8:53:56 AM
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 08:54:19 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":20:8:20:14|Assignment target DataBus must be of type reg or genvar
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":22:8:22:14|Assignment target DataBus must be of type reg or genvar
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG342 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":87:10:87:13|Expecting target variable, found addr -- possible misspelling
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":109:0:109:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:54:20 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:54:20 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 08:56:46 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":20:8:20:14|Assignment target DataBus must be of type reg or genvar
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":22:8:22:14|Assignment target DataBus must be of type reg or genvar
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG342 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":87:10:87:13|Expecting target variable, found addr -- possible misspelling
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":109:0:109:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:56:46 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:56:46 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 08:57:29 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":20:8:20:14|Assignment target DataBus must be of type reg or genvar
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":22:8:22:14|Assignment target DataBus must be of type reg or genvar
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":96:8:96:25|Assignment target SPI_Data_Available must be of type reg or genvar
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:57:29 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:57:30 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 08:58:20 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":20:8:20:14|Assignment target DataBus must be of type reg or genvar
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":22:8:22:14|Assignment target DataBus must be of type reg or genvar
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":96:8:96:25|Assignment target SPI_Data_Available must be of type reg or genvar
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:58:20 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:58:20 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 08:58:46 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":20:8:20:14|Assignment target DataBus must be of type reg or genvar
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":22:8:22:14|Assignment target DataBus must be of type reg or genvar
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:58:46 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:58:46 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 08:58:58 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@E: CG317 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":26:22:26:27|Expression does not evaluate to a constant
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:58:58 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 08:58:58 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:00:34 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":17:4:17:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":8:15:8:22|Object SPI_Read is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":9:15:9:23|Object SPI_Write is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":12:15:12:25|Object RegMap_Read is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":13:15:13:26|Object RegMap_Write is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CG313 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":6:17:6:23|Port DataBus: direction is incompatible with declaration (can only be type wire)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:00:34 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:00:34 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:01:03 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":17:4:17:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":8:15:8:22|Object SPI_Read is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":9:15:9:23|Object SPI_Write is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":12:15:12:25|Object RegMap_Read is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":13:15:13:26|Object RegMap_Write is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CG313 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":6:17:6:23|Port DataBus: direction is incompatible with declaration (can only be type wire)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:01:03 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:01:03 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:01:08 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":17:4:17:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":8:15:8:22|Object SPI_Read is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":9:15:9:23|Object SPI_Write is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":12:15:12:25|Object RegMap_Read is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":13:15:13:26|Object RegMap_Write is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CG313 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":6:17:6:23|Port DataBus: direction is incompatible with declaration (can only be type wire)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:01:08 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:01:08 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:01:49 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":18:4:18:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":8:15:8:22|Object SPI_Read is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":9:15:9:23|Object SPI_Write is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":12:15:12:25|Object RegMap_Read is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":13:15:13:26|Object RegMap_Write is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CG313 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":6:17:6:23|Port DataBus: direction is incompatible with declaration (can only be type wire)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:01:50 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:01:50 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:02:52 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":18:4:18:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":8:15:8:22|Object SPI_Read is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":9:15:9:23|Object SPI_Write is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":12:15:12:25|Object RegMap_Read is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":13:15:13:26|Object RegMap_Write is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CG313 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":6:17:6:23|Port DataBus: direction is incompatible with declaration (can only be type wire)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:02:52 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:02:52 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:04:56 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CG313 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":6:17:6:23|Port DataBus: direction is incompatible with declaration (can only be type wire)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:04:56 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:04:56 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:05:15 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CG313 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":6:17:6:23|Port DataBus: direction is incompatible with declaration (can only be type wire)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:05:15 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:05:15 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:06:12 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":20:8:20:14|Assignment target DataBus must be of type reg or genvar
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":22:8:22:14|Assignment target DataBus must be of type reg or genvar
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:06:12 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:06:12 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:06:51 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":20:8:20:14|Assignment target DataBus must be of type reg or genvar
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":22:8:22:14|Assignment target DataBus must be of type reg or genvar
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:06:51 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:06:51 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:12:07 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:2:10:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|Object RegMap_Data_Available is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit SPI_Data_Available is always 1.
@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:8:4:15|Input SPI_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:18:4:26|Input SPI_Write is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":7:18:7:24|Inout DataBus is unused
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|*Unassigned bits of RegMap_Data_Available are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:7:3:17|Input RegMap_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Write' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'SPI_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'SPI_Write' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":14:10:14:30|Input RegMap_Data_available is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:12:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:12:08 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:12:08 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:12:09 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 09:12:10 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[0] (in view: work.Reg_Map(verilog)) on net DataBus[0] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[1] (in view: work.Reg_Map(verilog)) on net DataBus[1] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":22:12:22:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     190.4 MHz     5.251         inferred     Autoconstr_clkgroup_0     47   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Found inferred clock top|CLK which controls 47 sequential elements including controller.LED_state. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:12:10 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 09:12:11 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  45 /        44
   2		0h:00m:00s		    -1.56ns		  44 /        44
   3		0h:00m:00s		    -1.56ns		  44 /        44
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Replicating instance SPI_i.state[0] (in view: work.top(verilog)) with 13 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 15 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   4		0h:00m:00s		    -1.56ns		  54 /        48
   5		0h:00m:00s		    -1.56ns		  56 /        48


   6		0h:00m:00s		    -1.56ns		  53 /        48
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 147MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 147MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               48         SPI_i.state_2_rep1
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 147MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 147MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 147MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 09:12:13 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                          Starting                                              Arrival           
Instance                  Reference     Type          Pin     Net               Time        Slack 
                          Clock                                                                   
--------------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]          top|CLK       SB_DFFSR      Q       out_cnt[2]        0.796       -1.302
SPI_i.SCKr[2]             top|CLK       SB_DFF        Q       SCKr[2]           0.796       -1.230
SPI_i.out_data_ess[3]     top|CLK       SB_DFFESS     Q       out_data[3]       0.796       -1.199
SPI_i.state[1]            top|CLK       SB_DFF        Q       state[1]          0.796       -1.157
SPI_i.out_data_ess[7]     top|CLK       SB_DFFESS     Q       out_data[7]       0.796       -1.157
SPI_i.out_data_esr[1]     top|CLK       SB_DFFESR     Q       out_data[1]       0.796       -1.126
SPI_i.state_2_rep1        top|CLK       SB_DFFE       Q       state_2_rep1      0.796       -1.126
SPI_i.out_data_esr[5]     top|CLK       SB_DFFESR     Q       out_data[5]       0.796       -1.095
SPI_i.state_fast[0]       top|CLK       SB_DFFE       Q       state_fast[0]     0.796       -1.033
SPI_i.SCKr[1]             top|CLK       SB_DFF        Q       SCKr[1]           0.796       0.627 
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.in_cnt[0]         top|CLK       SB_DFFSR      D       in_cnt_RNO[0]       7.223        -1.230
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        -1.199
SPI_i.in_cnt[2]         top|CLK       SB_DFFSR      D       in_cnt_RNO[2]       7.223        -1.106
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.627 
SPI_i.out_cnt[0]        top|CLK       SB_DFFSR      D       out_cnt_RNO[0]      7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFFSR      D       out_cnt_RNO[1]      7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
SPI_i.SCKr[2]                    SB_DFF       Q        Out     0.796     0.796       -         
SCKr[2]                          Net          -        -       1.599     -           7         
SPI_i.state_fast_RNIEL731[0]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_fast_RNIEL731[0]     SB_LUT4      O        Out     0.661     3.056       -         
state_fast_RNIEL731[0]           Net          -        -       1.371     -           1         
SPI_i.SCKr_RNICF5J1[1]           SB_LUT4      I2       In      -         4.427       -         
SPI_i.SCKr_RNICF5J1[1]           SB_LUT4      O        Out     0.558     4.986       -         
in_data_0_sqmuxa                 Net          -        -       1.371     -           11        
SPI_i.in_cnt_RNO[0]              SB_LUT4      I1       In      -         6.356       -         
SPI_i.in_cnt_RNO[0]              SB_LUT4      O        Out     0.589     6.946       -         
in_cnt_RNO[0]                    Net          -        -       1.507     -           1         
SPI_i.in_cnt[0]                  SB_DFFSR     D        In      -         8.453       -         
===============================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_6           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data_ess[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data_ess[3]       SB_DFFESS     Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.in_cnt[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
SPI_i.SCKr[2]                    SB_DFF       Q        Out     0.796     0.796       -         
SCKr[2]                          Net          -        -       1.599     -           7         
SPI_i.state_fast_RNIEL731[0]     SB_LUT4      I0       In      -         2.395       -         
SPI_i.state_fast_RNIEL731[0]     SB_LUT4      O        Out     0.661     3.056       -         
state_fast_RNIEL731[0]           Net          -        -       1.371     -           1         
SPI_i.SCKr_RNICF5J1[1]           SB_LUT4      I2       In      -         4.427       -         
SPI_i.SCKr_RNICF5J1[1]           SB_LUT4      O        Out     0.558     4.986       -         
in_data_0_sqmuxa                 Net          -        -       1.371     -           11        
SPI_i.in_cnt_RNO[1]              SB_LUT4      I2       In      -         6.356       -         
SPI_i.in_cnt_RNO[1]              SB_LUT4      O        Out     0.558     6.915       -         
in_cnt_RNO[1]                    Net          -        -       1.507     -           1         
SPI_i.in_cnt[1]                  SB_DFFSR     D        In      -         8.422       -         
===============================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 147MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_DFF          10 uses
SB_DFFE         22 uses
SB_DFFESR       5 uses
SB_DFFESS       4 uses
SB_DFFSR        6 uses
SB_DFFSS        1 use
VCC             2 uses
SB_LUT4         54 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   48 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 54 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:12:13 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
template_Implmnt: newer file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc 
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc 
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	23
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	77
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	48
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	77/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.5 (sec)

Final Design Statistics
    Number of LUTs      	:	77
    Number of DFFs      	:	48
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	77/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 195.74 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 171
used logic cells: 77
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 171
used logic cells: 77
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 85 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:14:51 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:2:10:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|Object RegMap_Data_Available is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:8:4:15|Input SPI_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:18:4:26|Input SPI_Write is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":7:18:7:24|Inout DataBus is unused
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|*Unassigned bits of RegMap_Data_Available are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:7:3:17|Input RegMap_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Write' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'SPI_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'SPI_Write' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":14:10:14:30|Input RegMap_Data_available is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:14:52 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:14:52 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:14:52 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:14:53 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 09:14:53 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[0] (in view: work.Reg_Map(verilog)) on net DataBus[0] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[1] (in view: work.Reg_Map(verilog)) on net DataBus[1] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":22:12:22:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     190.4 MHz     5.251         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.LED_state. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:14:54 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 09:14:54 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  47 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Replicating instance SPI_i.state[0] (in view: work.top(verilog)) with 13 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   4		0h:00m:00s		    -1.56ns		  55 /        49
   5		0h:00m:00s		    -1.56ns		  58 /        49


   6		0h:00m:00s		    -1.56ns		  56 /        49
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 147MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 147MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               49         SPI_i.state_2_rep1
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 147MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 147MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 147MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 09:14:55 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                          Starting                                            Arrival           
Instance                  Reference     Type          Pin     Net             Time        Slack 
                          Clock                                                                 
------------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]          top|CLK       SB_DFFSR      Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data_ess[3]     top|CLK       SB_DFFESS     Q       out_data[3]     0.796       -1.199
SPI_i.out_data_ess[7]     top|CLK       SB_DFFESS     Q       out_data[7]     0.796       -1.157
SPI_i.out_data_esr[1]     top|CLK       SB_DFFESR     Q       out_data[1]     0.796       -1.126
SPI_i.out_data_esr[5]     top|CLK       SB_DFFESR     Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]             top|CLK       SB_DFF        Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]             top|CLK       SB_DFFE       Q       addr[0]         0.796       0.627 
SPI_i.addr[4]             top|CLK       SB_DFFE       Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]             top|CLK       SB_DFF        Q       SCKr[2]         0.796       0.699 
SPI_i.SSELr[1]            top|CLK       SB_DFF        Q       SSELr[1]        0.796       0.699 
================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                               Required           
Instance              Reference     Type          Pin     Net                Time         Slack 
                      Clock                                                                     
------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr     top|CLK       SB_DFFESR     D       bit_out_2          7.223        -1.302
SPI_i.addr[2]         top|CLK       SB_DFFE       D       addr_4[2]          7.223        0.627 
SPI_i.addr[7]         top|CLK       SB_DFFE       D       addr_4[7]          7.223        0.627 
SPI_i.in_cnt[0]       top|CLK       SB_DFFSR      D       in_cnt_RNO[0]      7.223        0.627 
SPI_i.in_cnt[1]       top|CLK       SB_DFFSR      D       in_cnt_RNO[1]      7.223        0.627 
SPI_i.in_cnt[2]       top|CLK       SB_DFFSR      D       in_cnt_RNO[2]      7.223        0.627 
SPI_i.out_cnt[0]      top|CLK       SB_DFFSR      D       out_cnt_RNO[0]     7.223        0.627 
SPI_i.out_cnt[1]      top|CLK       SB_DFFSR      D       out_cnt_RNO[1]     7.223        0.627 
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR      D       out_cnt_RNO[2]     7.223        0.627 
SPI_i.addr[5]         top|CLK       SB_DFFE       D       addr_4[5]          7.223        0.699 
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_6           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data_ess[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data_ess[3]       SB_DFFESS     Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data_ess[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data_ess[7]       SB_DFFESS     Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data_esr[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data_esr[1]       SB_DFFESR     Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_6           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 147MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_DFF          10 uses
SB_DFFE         23 uses
SB_DFFESR       5 uses
SB_DFFESS       4 uses
SB_DFFSR        6 uses
SB_DFFSS        1 use
VCC             2 uses
SB_LUT4         58 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 58 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 58 = 58 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:14:55 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	58
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	23
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	81
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	49
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	32
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	81/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.8 (sec)

Final Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	81/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 203.64 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 260
used logic cells: 81
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 260
used logic cells: 81
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 88 
I1212: Iteration  1 :    24 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:24:55 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG426 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":99:10:99:16|Assignment target DataBus must be of type reg or genvar
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:24:55 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:24:55 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:25:45 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Pruning unused register LED_state. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:2:10:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|Object RegMap_Data_Available is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:8:4:15|Input SPI_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|*Unassigned bits of RegMap_Data_Available are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:7:3:17|Input RegMap_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Write' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'SPI_Read' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":14:10:14:30|Input RegMap_Data_available is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:25:45 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:25:45 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:25:45 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:25:47 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 09:25:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@W: MO112 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Deleting tristate instance un9_DataBus[0] (in view: work.top(verilog)) on net LED (in view: work.top(verilog)) because its enable is connected to 0.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[1] (in view: work.Reg_Map(verilog)) on net DataBus[1] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[2] (in view: work.Reg_Map(verilog)) on net DataBus[2] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":22:12:22:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     187.9 MHz     5.323         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:25:47 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 09:25:47 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.
@W: FX469 :|Net SPI_i.N_18 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_17 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_16 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_15 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_14 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_13 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_12 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  53 /        46
   2		0h:00m:00s		    -1.56ns		  51 /        46
   3		0h:00m:00s		    -1.56ns		  51 /        46
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":56:6:56:9|Replicating instance SPI_i.in_cnt9_0_a2 (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 18 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 20 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   4		0h:00m:00s		    -1.56ns		  63 /        50
   5		0h:00m:00s		    -1.56ns		  65 /        50


   6		0h:00m:00s		    -1.56ns		  62 /        50
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               50         SPI_i.state_2_rep1
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 09:25:49 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                          Starting                                            Arrival           
Instance                  Reference     Type          Pin     Net             Time        Slack 
                          Clock                                                                 
------------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]          top|CLK       SB_DFF        Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data_ess[3]     top|CLK       SB_DFFESS     Q       out_data[3]     0.796       -1.199
SPI_i.out_data_ess[7]     top|CLK       SB_DFFESS     Q       out_data[7]     0.796       -1.157
SPI_i.out_data_esr[1]     top|CLK       SB_DFFESR     Q       out_data[1]     0.796       -1.126
SPI_i.out_data_esr[5]     top|CLK       SB_DFFESR     Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]             top|CLK       SB_DFF        Q       SCKr[1]         0.796       0.627 
SPI_i.SCKr[2]             top|CLK       SB_DFF        Q       SCKr[2]         0.796       0.627 
SPI_i.addr[1]             top|CLK       SB_DFFE       Q       addr[1]         0.796       0.627 
SPI_i.addr[4]             top|CLK       SB_DFFE       Q       addr[4]         0.796       0.627 
SPI_i.in_cnt[0]           top|CLK       SB_DFF        Q       in_cnt[0]       0.796       0.627 
================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       N_73                7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.627 
SPI_i.in_cnt[0]         top|CLK       SB_DFF        D       in_cnt              7.223        0.627 
SPI_i.in_cnt[1]         top|CLK       SB_DFF        D       in_cnt_0            7.223        0.627 
SPI_i.in_cnt[2]         top|CLK       SB_DFF        D       in_cnt_1            7.223        0.627 
SPI_i.out_cnt[0]        top|CLK       SB_DFF        D       out_cnt             7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFF        D       out_cnt_1           7.223        0.627 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFF        Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
N_73                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFF        Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_6           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
N_73                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data_ess[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data_ess[3]       SB_DFFESS     Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
N_73                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data_ess[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data_ess[7]       SB_DFFESS     Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
N_73                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data_esr[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data_esr[1]       SB_DFFESR     Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_6           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
N_73                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_DFF          17 uses
SB_DFFE         23 uses
SB_DFFESR       5 uses
SB_DFFESS       4 uses
SB_DFFSS        1 use
VCC             2 uses
SB_LUT4         64 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   50 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 64 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:25:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	24
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	88
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	38
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	88/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.1 (sec)

Final Design Statistics
    Number of LUTs      	:	88
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	88/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 216.49 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 256
used logic cells: 88
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 256
used logic cells: 88
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 96 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:27:38 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:2:10:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|Object RegMap_Data_Available is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":4:8:4:15|Input SPI_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|*Unassigned bits of RegMap_Data_Available are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:7:3:17|Input RegMap_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Write' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'SPI_Read' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":14:10:14:30|Input RegMap_Data_available is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:27:38 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:27:38 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:27:38 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:27:39 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 09:27:40 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[0] (in view: work.Reg_Map(verilog)) on net DataBus[0] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[1] (in view: work.Reg_Map(verilog)) on net DataBus[1] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":22:12:22:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     187.9 MHz     5.323         inferred     Autoconstr_clkgroup_0     49   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Found inferred clock top|CLK which controls 49 sequential elements including controller.LED_state. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:27:40 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 09:27:40 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.
@W: FX469 :|Net SPI_i.N_18 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_17 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_16 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_15 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_14 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_13 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net SPI_i.N_12 is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  51 /        46
   2		0h:00m:00s		    -1.56ns		  49 /        46
   3		0h:00m:00s		    -1.56ns		  49 /        46
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":56:6:56:9|Replicating instance SPI_i.in_cnt9_0_a2 (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   4		0h:00m:00s		    -1.56ns		  64 /        50
   5		0h:00m:00s		    -1.56ns		  66 /        50


   6		0h:00m:00s		    -1.56ns		  62 /        50
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Boundary register controller.LED_state (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               50         SPI_i.state_2_rep1
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 09:27:41 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                          Starting                                            Arrival           
Instance                  Reference     Type          Pin     Net             Time        Slack 
                          Clock                                                                 
------------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]          top|CLK       SB_DFF        Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data_ess[3]     top|CLK       SB_DFFESS     Q       out_data[3]     0.796       -1.199
SPI_i.out_data_ess[7]     top|CLK       SB_DFFESS     Q       out_data[7]     0.796       -1.157
SPI_i.out_data_esr[1]     top|CLK       SB_DFFESR     Q       out_data[1]     0.796       -1.126
SPI_i.out_data_esr[5]     top|CLK       SB_DFFESR     Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]             top|CLK       SB_DFF        Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]             top|CLK       SB_DFFE       Q       addr[0]         0.796       0.627 
SPI_i.addr[4]             top|CLK       SB_DFFE       Q       addr[4]         0.796       0.627 
SPI_i.in_cnt[0]           top|CLK       SB_DFF        Q       in_cnt[0]       0.796       0.627 
SPI_i.out_cnt[0]          top|CLK       SB_DFF        Q       out_cnt[0]      0.796       0.627 
================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       N_73                7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.627 
SPI_i.in_cnt[0]         top|CLK       SB_DFF        D       in_cnt              7.223        0.627 
SPI_i.in_cnt[1]         top|CLK       SB_DFF        D       in_cnt_0            7.223        0.627 
SPI_i.in_cnt[2]         top|CLK       SB_DFF        D       in_cnt_1            7.223        0.627 
SPI_i.out_cnt[0]        top|CLK       SB_DFF        D       out_cnt             7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFF        D       out_cnt_1           7.223        0.627 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFF        Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           6         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
N_73                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFF        Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           6         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_6           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
N_73                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data_ess[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data_ess[3]       SB_DFFESS     Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
N_73                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data_ess[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data_ess[7]       SB_DFFESS     Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
N_73                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data_esr[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data_esr[1]       SB_DFFESR     Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_6           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
N_73                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_DFF          17 uses
SB_DFFE         23 uses
SB_DFFESR       5 uses
SB_DFFESS       4 uses
SB_DFFSS        1 use
VCC             2 uses
SB_LUT4         62 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   50 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 62 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 62 = 62 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:27:42 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	24
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	24
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	86
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	86/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.2 (sec)

Final Design Statistics
    Number of LUTs      	:	86
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	86/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 216.39 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 219
used logic cells: 86
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 219
used logic cells: 86
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 93 
I1212: Iteration  1 :    20 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:34:18 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:2:10:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|Object RegMap_Data_Available is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|*Unassigned bits of RegMap_Data_Available are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:7:3:17|Input RegMap_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Write' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":14:10:14:30|Input RegMap_Data_available is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:34:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:34:18 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:34:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:34:20 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 09:34:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[0] (in view: work.Reg_Map(verilog)) on net DataBus[0] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[1] (in view: work.Reg_Map(verilog)) on net DataBus[1] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":22:12:22:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     163.8 MHz     6.103         inferred     Autoconstr_clkgroup_0     50   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Found inferred clock top|CLK which controls 50 sequential elements including controller.LED_state. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:34:20 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 09:34:20 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.SPI_Read (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Removing sequential instance SPI_i.out_data[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Removing sequential instance SPI_i.out_data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.LED_state (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Boundary register controller.LED_state (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@E: MF529 :|Tristates on constant net VCC (in view: work.top(verilog)) triggering multiple-drivers failure:
@E: MF531 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":113:19:113:42|Conflicting driver SPI_i.un2_DataBus[1] (in view: work.top(verilog))
@E: MF531 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":113:19:113:42|Conflicting driver SPI_i.un2_DataBus[3] (in view: work.top(verilog))
@E: MF531 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":113:19:113:42|Conflicting driver SPI_i.un2_DataBus[5] (in view: work.top(verilog))
@E: MF531 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":113:19:113:42|Conflicting driver SPI_i.un2_DataBus[7] (in view: work.top(verilog))
@E: MF529 :|Tristates on constant net GND (in view: work.top(verilog)) triggering multiple-drivers failure:
@E: MF531 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":113:19:113:42|Conflicting driver SPI_i.un2_DataBus[0] (in view: work.top(verilog))
@E: MF531 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":113:19:113:42|Conflicting driver SPI_i.un2_DataBus[2] (in view: work.top(verilog))
@E: MF531 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":113:19:113:42|Conflicting driver SPI_i.un2_DataBus[4] (in view: work.top(verilog))
@E: MF531 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":113:19:113:42|Conflicting driver SPI_i.un2_DataBus[6] (in view: work.top(verilog))
@A: MF496 |Use Resolve Mixed Driver option on Device tab to automatically resolve.
@E: MF498 |Found 2 multiple-drivers error(s)
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:34:21 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:35:46 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:2:10:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|Object RegMap_Data_Available is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL201 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Trying to extract state machine for register state.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|*Unassigned bits of RegMap_Data_Available are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:7:3:17|Input RegMap_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Write' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":14:10:14:30|Input RegMap_Data_available is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:35:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:35:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:35:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:35:47 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 09:35:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[0] (in view: work.Reg_Map(verilog)) on net DataBus[0] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[1] (in view: work.Reg_Map(verilog)) on net DataBus[1] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":22:12:22:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     163.8 MHz     6.103         inferred     Autoconstr_clkgroup_0     50   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Found inferred clock top|CLK which controls 50 sequential elements including controller.LED_state. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:35:48 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 09:35:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.SPI_Read (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  59 /        46
   2		0h:00m:00s		    -1.56ns		  57 /        46
   3		0h:00m:00s		    -1.56ns		  57 /        46
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":56:6:56:9|Replicating instance SPI_i.in_cnt9_0_a2 (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Replicating instance SPI_i.state[1] (in view: work.top(verilog)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Replicating instance SPI_i.state[2] (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Replicating instance controller.SPI_Write (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   4		0h:00m:00s		    -1.56ns		  73 /        51
   5		0h:00m:00s		    -1.56ns		  75 /        51


   6		0h:00m:00s		    -1.56ns		  71 /        51
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Boundary register controller.LED_state (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 51 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               51         SPI_i.state_2_rep1
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 09:35:49 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFF       Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFSS     Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFSS     Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFSR     Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFSR     Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.in_cnt[0]       top|CLK       SB_DFF       Q       in_cnt[0]       0.796       0.627 
SPI_i.out_cnt[0]      top|CLK       SB_DFF       Q       out_cnt[0]      0.796       0.627 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       N_74                7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.627 
SPI_i.in_cnt[0]         top|CLK       SB_DFF        D       in_cnt              7.223        0.627 
SPI_i.in_cnt[1]         top|CLK       SB_DFF        D       in_cnt_0            7.223        0.627 
SPI_i.in_cnt[2]         top|CLK       SB_DFF        D       in_cnt_1            7.223        0.627 
SPI_i.out_cnt[0]        top|CLK       SB_DFF        D       out_cnt             7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFF        D       out_cnt_1           7.223        0.627 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFF        Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           6         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
N_74                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFF        Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           6         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_6           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
N_74                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFSS      Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           2         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
N_74                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFSS      Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           2         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
N_74                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFSR      Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           2         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_6     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_6           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_i_m2_ns_1       Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
N_74                        Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_DFF          18 uses
SB_DFFE         23 uses
SB_DFFESR       1 use
SB_DFFSR        4 uses
SB_DFFSS        5 uses
VCC             2 uses
SB_LUT4         71 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 71 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 71 = 71 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:35:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	16
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	87
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	51
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	87/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.0 (sec)

Final Design Statistics
    Number of LUTs      	:	87
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	87/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 196.37 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 200
used logic cells: 87
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 200
used logic cells: 87
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 93 
I1212: Iteration  1 :    25 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:43:06 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG351 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":92:28:92:29|Integer size out of range 1 to 1048576
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":103:0:103:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:43:06 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:43:06 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:43:32 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:2:10:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|Object RegMap_Data_Available is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning unused register bit_out. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|*Unassigned bits of RegMap_Data_Available are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:7:3:17|Input RegMap_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Write' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":14:10:14:30|Input RegMap_Data_available is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:43:32 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:43:32 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:43:32 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:43:33 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 09:43:34 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[0] (in view: work.Reg_Map(verilog)) on net DataBus[0] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[1] (in view: work.Reg_Map(verilog)) on net DataBus[1] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":22:12:22:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     47   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Found inferred clock top|CLK which controls 47 sequential elements including controller.LED_state. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:43:34 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 09:43:34 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.SPI_Read (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  38 /        43
   2		0h:00m:00s		    -1.56ns		  37 /        43
   3		0h:00m:00s		    -1.56ns		  37 /        43

   4		0h:00m:00s		    -1.56ns		  37 /        43

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":11:2:11:7|Replicating instance SPI_i.SCKr[1] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Boundary register controller.LED_state (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               44         SPI_i.SCKr_fast[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 09:43:35 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                       Starting                                           Arrival           
Instance               Reference     Type        Pin     Net              Time        Slack 
                       Clock                                                                
--------------------------------------------------------------------------------------------
SPI_i.addr[0]          top|CLK       SB_DFFE     Q       addr[0]          0.796       -1.013
SPI_i.addr[4]          top|CLK       SB_DFFE     Q       addr[4]          0.796       -1.013
SPI_i.SCKr[2]          top|CLK       SB_DFF      Q       SCKr[2]          0.796       -0.940
SPI_i.addr[1]          top|CLK       SB_DFFE     Q       addr[1]          0.796       -0.940
SPI_i.addr[5]          top|CLK       SB_DFFE     Q       addr[5]          0.796       -0.940
SPI_i.SCKr[1]          top|CLK       SB_DFF      Q       SCKr[1]          0.796       -0.909
SPI_i.addr[2]          top|CLK       SB_DFFE     Q       addr[2]          0.796       -0.909
SPI_i.addr[6]          top|CLK       SB_DFFE     Q       addr[6]          0.796       -0.909
SPI_i.addr[7]          top|CLK       SB_DFFE     Q       addr[7]          0.796       -0.909
SPI_i.SCKr_fast[1]     top|CLK       SB_DFF      Q       SCKr_fast[1]     0.796       -0.868
============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           5.583        -1.013
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           5.583        -1.013
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           5.583        -0.940
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           5.583        -0.940
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     5.583        -0.940
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           5.583        -0.909
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           5.583        -0.816
SPI_i.addr[4]           top|CLK       SB_DFFE       D       addr_4[4]           5.583        -0.816
SPI_i.in_cnt[2]         top|CLK       SB_DFFSR      D       in_cnt_RNO[2]       5.583        -0.816
SPI_i.in_cnt_esr[1]     top|CLK       SB_DFFESR     E       state_0[0]          5.738        -0.754
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.addr[0] / Q
    Ending point:                            SPI_i.addr[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.addr[0]              SB_DFFE     Q        Out     0.796     0.796       -         
addr[0]                    Net         -        -       1.599     -           9         
SPI_i.addr_RNIQ6BF1[3]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.addr_RNIQ6BF1[3]     SB_LUT4     O        Out     0.661     3.056       -         
un1_addr_c4                Net         -        -       1.371     -           3         
SPI_i.addr_RNO[5]          SB_LUT4     I0       In      -         4.427       -         
SPI_i.addr_RNO[5]          SB_LUT4     O        Out     0.661     5.089       -         
addr_4[5]                  Net         -        -       1.507     -           1         
SPI_i.addr[5]              SB_DFFE     D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.addr[4] / Q
    Ending point:                            SPI_i.addr[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
SPI_i.addr[4]           SB_DFFE     Q        Out     0.796     0.796       -         
addr[4]                 Net         -        -       1.599     -           5         
SPI_i.addr_RNO_0[7]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.addr_RNO_0[7]     SB_LUT4     O        Out     0.661     3.056       -         
addr_RNO_0[7]           Net         -        -       1.371     -           1         
SPI_i.addr_RNO[7]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.addr_RNO[7]       SB_LUT4     O        Out     0.661     5.089       -         
addr_4[7]               Net         -        -       1.507     -           1         
SPI_i.addr[7]           SB_DFFE     D        In      -         6.596       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.byte_received / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.SCKr[2]                 SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                       Net         -        -       1.599     -           7         
SPI_i.byte_received_RNO_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.byte_received_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
byte_received_e_1             Net         -        -       1.371     -           1         
SPI_i.byte_received_RNO       SB_LUT4     I1       In      -         4.427       -         
SPI_i.byte_received_RNO       SB_LUT4     O        Out     0.589     5.017       -         
byte_received_0               Net         -        -       1.507     -           1         
SPI_i.byte_received           SB_DFF      D        In      -         6.524       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.addr[1] / Q
    Ending point:                            SPI_i.addr[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.addr[1]              SB_DFFE     Q        Out     0.796     0.796       -         
addr[1]                    Net         -        -       1.599     -           7         
SPI_i.addr_RNIQ6BF1[3]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.addr_RNIQ6BF1[3]     SB_LUT4     O        Out     0.589     2.984       -         
un1_addr_c4                Net         -        -       1.371     -           3         
SPI_i.addr_RNO[5]          SB_LUT4     I0       In      -         4.355       -         
SPI_i.addr_RNO[5]          SB_LUT4     O        Out     0.661     5.017       -         
addr_4[5]                  Net         -        -       1.507     -           1         
SPI_i.addr[5]              SB_DFFE     D        In      -         6.524       -         
========================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.addr[5] / Q
    Ending point:                            SPI_i.addr[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
SPI_i.addr[5]           SB_DFFE     Q        Out     0.796     0.796       -         
addr[5]                 Net         -        -       1.599     -           5         
SPI_i.addr_RNO_0[5]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.addr_RNO_0[5]     SB_LUT4     O        Out     0.661     3.056       -         
addr_RNO_0[5]           Net         -        -       1.371     -           1         
SPI_i.addr_RNO[5]       SB_LUT4     I1       In      -         4.427       -         
SPI_i.addr_RNO[5]       SB_LUT4     O        Out     0.589     5.017       -         
addr_4[5]               Net         -        -       1.507     -           1         
SPI_i.addr[5]           SB_DFFE     D        In      -         6.524       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_DFF          16 uses
SB_DFFE         17 uses
SB_DFFESR       2 uses
SB_DFFSR        5 uses
SB_DFFSS        4 uses
VCC             2 uses
SB_LUT4         42 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 42 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 42 = 42 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:43:35 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	26
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	26
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	68
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	44
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	24
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	68/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.2 (sec)

Final Design Statistics
    Number of LUTs      	:	68
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	68/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.44 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 175
used logic cells: 68
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 175
used logic cells: 68
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 74 
I1212: Iteration  1 :     6 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:44:29 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG351 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":93:28:93:29|Integer size out of range 1 to 1048576
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":104:0:104:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:44:29 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:44:29 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:44:35 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:2:10:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|Object RegMap_Data_Available is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|*Unassigned bits of RegMap_Data_Available are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:7:3:17|Input RegMap_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Write' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":14:10:14:30|Input RegMap_Data_available is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:44:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:44:35 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:44:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:44:37 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 09:44:37 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[0] (in view: work.Reg_Map(verilog)) on net DataBus[0] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[1] (in view: work.Reg_Map(verilog)) on net DataBus[1] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":22:12:22:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.LED_state. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:44:37 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 09:44:37 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.SPI_Read (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  38 /        44
   2		0h:00m:00s		    -1.56ns		  36 /        44
   3		0h:00m:00s		    -1.56ns		  36 /        44

   4		0h:00m:00s		    -1.56ns		  36 /        44
   5		0h:00m:00s		    -1.56ns		  38 /        44


   6		0h:00m:00s		    -1.56ns		  38 /        44
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Boundary register controller.LED_state (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               44         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 09:44:39 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFSS     Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFSS     Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFSS     Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFSS     Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
SPI_i.addr[4]           top|CLK       SB_DFFE       D       addr_4[4]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFSS      Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFSS      Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFSS      Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_DFF          14 uses
SB_DFFE         17 uses
SB_DFFESR       1 use
SB_DFFSR        8 uses
SB_DFFSS        4 uses
VCC             2 uses
SB_LUT4         38 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 38 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 38 = 38 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:44:39 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	25
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	25
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	63
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	44
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	63/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.7 (sec)

Final Design Statistics
    Number of LUTs      	:	63
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	63/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.37 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 149
used logic cells: 63
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 149
used logic cells: 63
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 70 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 09:46:02 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":19:4:19:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:2:10:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|Object RegMap_Data_Available is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@A: CL153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":4:12:4:32|*Unassigned bits of RegMap_Data_Available are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:7:3:17|Input RegMap_Read is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Read' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":23:4:23:9|Removing register 'RegMap_Write' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":14:10:14:30|Input RegMap_Data_available is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:46:02 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:46:02 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:46:02 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 09:46:04 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 09:46:04 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[0] (in view: work.Reg_Map(verilog)) on net DataBus[0] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":26:19:26:87|Tristate driver un9_DataBus[1] (in view: work.Reg_Map(verilog)) on net DataBus[1] (in view: work.Reg_Map(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":22:12:22:20|Removing instance reg_mag_i (in view: work.top(verilog)) of type view:work.Reg_Map(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     292.3 MHz     3.421         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.LED_state. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:46:04 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 09:46:04 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  47 /        45
   2		0h:00m:00s		    -1.56ns		  45 /        45
   3		0h:00m:00s		    -1.56ns		  45 /        45

   4		0h:00m:00s		    -1.56ns		  45 /        45
   5		0h:00m:00s		    -1.56ns		  47 /        45


   6		0h:00m:00s		    -1.56ns		  47 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":23:4:23:9|Boundary register controller.LED_state (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 09:46:06 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_DFF          16 uses
SB_DFFE         25 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             2 uses
SB_LUT4         47 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 47 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 47 = 47 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 09:46:06 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	47
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.9 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.26 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:01:36 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG285 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:28:19:28|Expecting statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":33:0:33:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:01:37 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:01:37 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:02:29 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG342 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":21:8:21:14|Expecting target variable, found reqData -- possible misspelling
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":33:0:33:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:02:29 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:02:29 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:02:50 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":18:2:18:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:02:50 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:02:50 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:02:50 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:02:51 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:02:51 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:02:52 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:02:52 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:02:53 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:02:53 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.1 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:03:49 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":18:2:18:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:03:49 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:03:49 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:03:49 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:03:50 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:03:50 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:03:51 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:03:51 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:03:52 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:03:52 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.1 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:05:06 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":18:2:18:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:05:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:05:07 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:05:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:05:08 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:05:08 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:05:09 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:05:09 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:05:10 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:05:10 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.1 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 111
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:08:36 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":18:2:18:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:08:36 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:08:36 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:08:36 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:08:37 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:08:37 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:08:38 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:08:38 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":6:10:6:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:08:39 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:08:39 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.9 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Active-HDL command:
 design create -a SPI_TestBench {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec}; design open -a {C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_TestBench}; addfile {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top_tb.v};designverlibrarysim -L ovi_ice ice 
Active-HDL command:
 design create -a SPI_TestBench {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\Test Bench}; design open -a {C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/Test Bench/SPI_TestBench}; addfile {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top_tb.v};designverlibrarysim -L ovi_ice ice 
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:19:19 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG285 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":16:26:16:26|Expecting statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":35:0:35:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:19:19 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:19:19 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:19:29 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[0] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[4] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[6] is always 0.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning register bit 6 of reqData[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning register bit 4 of reqData[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning register bit 2 of reqData[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning register bit 0 of reqData[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:19:30 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:19:30 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:19:30 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:19:31 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:19:31 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":19:2:19:7|Removing sequential instance reg_mag_i.reqData[7] because it is equivalent to instance reg_mag_i.reqData[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":19:2:19:7|Removing sequential instance reg_mag_i.reqData[5] because it is equivalent to instance reg_mag_i.reqData[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":19:2:19:7|Removing sequential instance reg_mag_i.reqData[3] because it is equivalent to instance reg_mag_i.reqData[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     49   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 49 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:19:32 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:19:32 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  53 /        46
   2		0h:00m:00s		    -1.56ns		  50 /        46
   3		0h:00m:00s		    -1.56ns		  50 /        46

   4		0h:00m:00s		    -1.56ns		  50 /        46
   5		0h:00m:00s		    -1.56ns		  52 /        46


   6		0h:00m:00s		    -1.56ns		  52 /        46
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 46 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               46         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:19:33 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                         Starting                                           Arrival           
Instance                 Reference     Type         Pin     Net             Time        Slack 
                         Clock                                                                
----------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]         top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]        top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]        top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]        top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]        top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]            top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]            top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]            top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]            top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
controller.SPI_Write     top|CLK       SB_DFF       Q       SPI_Write       0.796       0.699 
==============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                Required           
Instance                 Reference     Type          Pin     Net                 Time         Slack 
                         Clock                                                                      
----------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr        top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]            top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]            top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]         top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]         top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]            top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]            top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received      top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
reg_mag_i.reqData[1]     top|CLK       SB_DFFE       D       reqData6            7.223        0.699 
SPI_i.in_cnt[1]          top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         25 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         53 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   46 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 53 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:19:33 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	68
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	46
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	68/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.4 (sec)

Final Design Statistics
    Number of LUTs      	:	68
    Number of DFFs      	:	46
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	68/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.93 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 142
used logic cells: 68
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 142
used logic cells: 68
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 74 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:20:37 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:20:38 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:20:38 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:20:38 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:20:39 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:20:39 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:20:40 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:20:40 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:20:41 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:20:41 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.1 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:22:57 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:22:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:22:57 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:22:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:22:58 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:22:58 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:22:59 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:22:59 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:23:00 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:23:00 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:24:06 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:24:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:24:06 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:24:06 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:24:08 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:24:08 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:24:08 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:24:08 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:24:10 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:24:10 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "template_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 195 seconds
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
template_Implmnt: newer file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf detected. Need to run "Import P&R Input Files"
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:30:00 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:30:00 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:30:00 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:30:00 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:30:01 2020

###########################################################]
# Sun Dec 06 10:30:01 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:30:02 2020

###########################################################]
# Sun Dec 06 10:30:02 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:30:03 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:30:03 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:34:42 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CS180 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":12:8:12:10|Assignment target int must be a register or integer
@E: CG295 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":12:12:12:12|Expecting =, <=, or arithmetic-assignment operator.
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":37:0:37:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:34:42 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:34:42 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:38:48 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:38:48 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:38:48 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:38:48 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:38:49 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:38:50 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:38:50 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:38:50 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:38:51 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:38:51 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.1 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:39:55 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:39:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:39:56 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:39:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:39:57 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:39:57 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:39:57 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:39:58 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:39:59 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:39:59 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:41:14 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:41:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:41:15 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:41:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:41:16 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:41:16 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:41:16 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:41:17 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:41:18 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:41:18 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:41:31 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:41:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:41:31 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:41:31 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:41:33 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:41:33 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:41:33 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:41:33 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:41:34 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:41:35 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.3 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:42:46 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:42:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:42:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:42:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:42:47 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:42:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:42:48 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:42:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:42:49 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:42:49 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:43:04 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:43:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:43:05 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:43:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:43:06 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:43:06 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:43:06 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:43:06 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:43:08 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:43:08 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:46:47 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:13|Object r1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:16:8:17|Object r2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:20:8:21|Object r3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:24:8:25|Object r4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:46:47 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:46:48 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:46:48 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:46:49 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:46:49 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:46:49 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:46:50 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:46:51 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:46:51 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.9 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:49:12 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:13|Object r1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:16:8:17|Object r2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:20:8:21|Object r3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:24:8:25|Object r4 is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Removing register 'reqData' because it is only assigned 0 or its original value.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:49:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:49:13 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:49:13 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:49:14 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:49:14 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:49:15 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:49:15 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:49:16 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:49:16 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:49:34 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:13|Object r1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:16:8:17|Object r2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:20:8:21|Object r3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:24:8:25|Object r4 is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[1] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[7] is always 1.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:49:34 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:49:35 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:49:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:49:36 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:49:36 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:49:36 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:49:36 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:49:38 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:49:38 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:53:53 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[1] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[7] is always 1.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:53:54 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:53:54 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:53:54 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:53:55 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:53:55 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:53:56 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:53:56 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:53:57 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:53:57 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.2 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:55:01 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:55:02 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:55:02 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:55:02 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:55:03 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:55:03 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     56   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 56 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:55:03 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:55:04 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  56 /        53
   2		0h:00m:00s		    -1.56ns		  54 /        53
   3		0h:00m:00s		    -1.56ns		  54 /        53

   4		0h:00m:00s		    -1.56ns		  54 /        53
   5		0h:00m:00s		    -1.56ns		  56 /        53


   6		0h:00m:00s		    -1.56ns		  56 /        53
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               53         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:55:05 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         32 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:55:05 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	72
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	53
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.3 (sec)

Final Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	72/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.64 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 159
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 159
used logic cells: 72
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 77 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:56:43 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:56:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:56:43 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:56:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:56:44 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:56:44 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     56   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 56 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:56:45 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:56:45 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  56 /        53
   2		0h:00m:00s		    -1.56ns		  54 /        53
   3		0h:00m:00s		    -1.56ns		  54 /        53

   4		0h:00m:00s		    -1.56ns		  54 /        53
   5		0h:00m:00s		    -1.56ns		  56 /        53


   6		0h:00m:00s		    -1.56ns		  56 /        53
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               53         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:56:46 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         32 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:56:46 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:56:57 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:56:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:56:57 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:56:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:56:58 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:56:59 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     64   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 64 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:56:59 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:56:59 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  56 /        61
   2		0h:00m:00s		    -1.56ns		  54 /        61
   3		0h:00m:00s		    -1.56ns		  54 /        61

   4		0h:00m:00s		    -1.56ns		  54 /        61
   5		0h:00m:00s		    -1.56ns		  56 /        61


   6		0h:00m:00s		    -1.56ns		  56 /        61
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 61 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               61         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:57:00 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         40 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   61 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:57:00 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	23
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	80
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	61
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	80/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.5 (sec)

Final Design Statistics
    Number of LUTs      	:	80
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.83 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 160
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 160
used logic cells: 80
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 87 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 10:59:05 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:59:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:59:05 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:59:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 10:59:06 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 10:59:06 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     64   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 64 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:59:07 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 10:59:07 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  56 /        61
   2		0h:00m:00s		    -1.56ns		  54 /        61
   3		0h:00m:00s		    -1.56ns		  54 /        61

   4		0h:00m:00s		    -1.56ns		  54 /        61
   5		0h:00m:00s		    -1.56ns		  56 /        61


   6		0h:00m:00s		    -1.56ns		  56 /        61
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 61 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               61         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 10:59:08 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         40 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   61 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 10:59:08 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	23
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	23
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	80
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	61
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	80/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.5 (sec)

Final Design Statistics
    Number of LUTs      	:	80
    Number of DFFs      	:	61
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	80/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.83 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 160
used logic cells: 80
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 160
used logic cells: 80
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 87 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:00:35 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:00:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:00:35 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:00:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:00:36 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 11:00:36 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:00:37 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 11:00:37 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 11:00:38 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:00:38 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:02:43 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[7] is always 1.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning register bit 7 of reqData[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning register bits 3 to 2 of reqData[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning register bit 0 of reqData[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning register bits 6 to 5 of reqData[6:4]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:02:44 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:02:44 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:02:44 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:02:45 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 11:02:45 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     58   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 58 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:02:45 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 11:02:46 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":19:2:19:7|Removing sequential instance reg_mag_i.reqAddr[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":19:2:19:7|Removing sequential instance reg_mag_i.reqAddr[1] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  59 /        53
   2		0h:00m:00s		    -1.56ns		  57 /        53
   3		0h:00m:00s		    -1.56ns		  57 /        53

   4		0h:00m:00s		    -1.56ns		  57 /        53
   5		0h:00m:00s		    -1.56ns		  59 /        53


   6		0h:00m:00s		    -1.56ns		  59 /        53
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               53         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 11:02:47 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                Required           
Instance                 Reference     Type          Pin     Net                 Time         Slack 
                         Clock                                                                      
----------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr        top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]            top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]            top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]         top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]         top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]            top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]            top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received      top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
reg_mag_i.reqData[1]     top|CLK       SB_DFF        D       reqData_0           7.223        0.699 
SPI_i.in_cnt[1]          top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          22 uses
SB_DFFE         27 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:02:47 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	18
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	18
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	75
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	53
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	22
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	75/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.3 (sec)

Final Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	75/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.75 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 151
used logic cells: 75
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 151
used logic cells: 75
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 83 
I1212: Iteration  1 :    21 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:06:04 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CL104 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":27:47:27:53|Couldn't find binding for variable reqAddr
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:06:05 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:06:05 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:06:29 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CL104 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":27:49:27:55|Couldn't find binding for variable reqAddr
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:06:29 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:06:29 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:06:44 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CL264 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":27:30:27:36|Range bounds are not constants (variable reqAddr).
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:06:44 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:06:44 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:08:53 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:13:8:21|Object registers_0_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:13:8:21|Object registers_1_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:13:8:21|Object registers_2_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:13:8:21|Object registers_3_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:13:8:21|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:13:8:21|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:13:8:21|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:13:8:21|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:13:8:21|Some of the address location in the memory "registers" are not assigned.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[7] is always 1.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:08:54 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:08:54 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:08:54 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:08:55 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 11:08:55 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:08:55 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 11:08:56 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 11:08:57 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:08:57 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.1 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:10:35 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG304 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":27:31:27:31|Range illegal for multi-dimensional reference registers
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":41:0:41:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:10:35 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:10:35 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:10:56 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":11:2:11:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":19:2:19:7|Register bit reqData[7] is always 1.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:10:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:10:56 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:10:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:10:57 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 11:10:57 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     48   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 48 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:10:58 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 11:10:58 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  48 /        45
   2		0h:00m:00s		    -1.56ns		  46 /        45
   3		0h:00m:00s		    -1.56ns		  46 /        45

   4		0h:00m:00s		    -1.56ns		  46 /        45
   5		0h:00m:00s		    -1.56ns		  48 /        45


   6		0h:00m:00s		    -1.56ns		  48 /        45
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               45         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 11:10:59 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                           Arrival           
Instance              Reference     Type         Pin     Net             Time        Slack 
                      Clock                                                                
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]      0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]     0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]     0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]     0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]     0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]         0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]         0.796       0.627 
SPI_i.addr[4]         top|CLK       SB_DFFE      Q       addr[4]         0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]         0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]         0.796       0.699 
===========================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                Required           
Instance                Reference     Type          Pin     Net                 Time         Slack 
                        Clock                                                                      
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr       top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]           top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]           top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]        top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]        top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]           top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]           top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received     top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
SPI_i.in_cnt[1]         top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
SPI_i.addr[3]           top|CLK       SB_DFFE       D       addr_4[3]           7.223        0.824 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          17 uses
SB_DFFE         24 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         49 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 49 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 49 = 49 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:10:59 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	49
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	15
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	15
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	64/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.0 (sec)

Final Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	45
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	64/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.46 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 64
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:13:21 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG376 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:11:8:11|Expecting variable name
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":41:0:41:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:13:21 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:13:21 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:15:02 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":12:2:12:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:6:10:10|Object state is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning unused register registers_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning unused register registers_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning unused register registers_3_[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[1] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[7] is always 1.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning register bits 7 to 2 of reqData[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning register bit 0 of reqData[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:15:02 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:15:02 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:15:02 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:15:04 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 11:15:04 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     57   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 57 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:15:04 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 11:15:04 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":17:2:17:7|Removing sequential instance reg_mag_i.reqAddr[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":17:2:17:7|Removing sequential instance reg_mag_i.reqAddr[1] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  57 /        52
   2		0h:00m:00s		    -1.56ns		  55 /        52
   3		0h:00m:00s		    -1.56ns		  55 /        52

   4		0h:00m:00s		    -1.56ns		  55 /        52
   5		0h:00m:00s		    -1.56ns		  57 /        52


   6		0h:00m:00s		    -1.56ns		  57 /        52
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               52         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 11:15:06 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                              Arrival           
Instance              Reference     Type         Pin     Net                Time        Slack 
                      Clock                                                                   
----------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]         0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]        0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]        0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]        0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]        0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]            0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]            0.796       0.627 
SPI_i.addr[6]         top|CLK       SB_DFFE      Q       DataBus_i_i[6]     0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]            0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]            0.796       0.699 
==============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                Required           
Instance                 Reference     Type          Pin     Net                 Time         Slack 
                         Clock                                                                      
----------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr        top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]            top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]            top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]         top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]         top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]            top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]            top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received      top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
reg_mag_i.reqData[1]     top|CLK       SB_DFF        D       reqData             7.223        0.699 
SPI_i.in_cnt[1]          top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          18 uses
SB_DFFE         30 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         52 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 52 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 52 = 52 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:15:06 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:15:10 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":12:2:12:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:6:10:10|Object state is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning unused register registers_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning unused register registers_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning unused register registers_3_[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[1] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[7] is always 1.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning register bits 7 to 2 of reqData[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning register bit 0 of reqData[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:15:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:15:10 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:15:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:15:12 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 11:15:12 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     57   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 57 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:15:12 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 11:15:12 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":17:2:17:7|Removing sequential instance reg_mag_i.reqAddr[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":17:2:17:7|Removing sequential instance reg_mag_i.reqAddr[1] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  57 /        52
   2		0h:00m:00s		    -1.56ns		  55 /        52
   3		0h:00m:00s		    -1.56ns		  55 /        52

   4		0h:00m:00s		    -1.56ns		  55 /        52
   5		0h:00m:00s		    -1.56ns		  57 /        52


   6		0h:00m:00s		    -1.56ns		  57 /        52
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               52         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 11:15:14 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                              Arrival           
Instance              Reference     Type         Pin     Net                Time        Slack 
                      Clock                                                                   
----------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFFSR     Q       out_cnt[2]         0.796       -1.302
SPI_i.out_data[3]     top|CLK       SB_DFFE      Q       out_data[3]        0.796       -1.199
SPI_i.out_data[7]     top|CLK       SB_DFFE      Q       out_data[7]        0.796       -1.157
SPI_i.out_data[1]     top|CLK       SB_DFFE      Q       out_data[1]        0.796       -1.126
SPI_i.out_data[5]     top|CLK       SB_DFFE      Q       out_data[5]        0.796       -1.095
SPI_i.SCKr[1]         top|CLK       SB_DFF       Q       SCKr[1]            0.796       0.627 
SPI_i.addr[0]         top|CLK       SB_DFFE      Q       addr[0]            0.796       0.627 
SPI_i.addr[6]         top|CLK       SB_DFFE      Q       DataBus_i_i[6]     0.796       0.627 
SPI_i.SCKr[2]         top|CLK       SB_DFF       Q       SCKr[2]            0.796       0.699 
SPI_i.addr[1]         top|CLK       SB_DFFE      Q       addr[1]            0.796       0.699 
==============================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                Required           
Instance                 Reference     Type          Pin     Net                 Time         Slack 
                         Clock                                                                      
----------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr        top|CLK       SB_DFFESR     D       bit_out_2           7.223        -1.302
SPI_i.addr[2]            top|CLK       SB_DFFE       D       addr_4[2]           7.223        0.627 
SPI_i.addr[7]            top|CLK       SB_DFFE       D       addr_4[7]           7.223        0.627 
SPI_i.out_cnt[1]         top|CLK       SB_DFF        D       out_cnt_0           7.223        0.627 
SPI_i.out_cnt[2]         top|CLK       SB_DFFSR      D       out_cnt_RNO[2]      7.223        0.627 
SPI_i.addr[5]            top|CLK       SB_DFFE       D       addr_4[5]           7.223        0.699 
SPI_i.addr[6]            top|CLK       SB_DFFE       D       addr_4[6]           7.223        0.699 
SPI_i.byte_received      top|CLK       SB_DFF        D       byte_received_0     7.223        0.699 
reg_mag_i.reqData[1]     top|CLK       SB_DFF        D       reqData             7.223        0.699 
SPI_i.in_cnt[1]          top|CLK       SB_DFFSR      D       in_cnt_RNO[1]       7.223        0.731 
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          18 uses
SB_DFFE         30 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         52 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 52 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 52 = 52 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:15:14 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	52
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	73
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	52
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	73/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.5 (sec)

Final Design Statistics
    Number of LUTs      	:	73
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	73/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 221.26 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 146
used logic cells: 73
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 146
used logic cells: 73
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 79 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Sun Dec 06 11:16:19 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":12:2:12:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_4_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_5_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_6_ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Object registers_7_ is declared but not assigned. Either assign a value or remove the declaration.
@W:"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":8:12:8:20|Some of the address location in the memory "registers" are not assigned.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:6:10:10|Object state is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_0_[0] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_0_[1] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_0_[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_0_[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_0_[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_0_[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_0_[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_0_[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[1] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_1_[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_2_[0] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_2_[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_2_[2] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_2_[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_2_[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_2_[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_2_[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_2_[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_3_[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_3_[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_3_[2] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_3_[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_3_[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_3_[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_3_[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit registers_3_[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Register bit reqData[7] is always 1.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning register bit 7 of reqData[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":17:2:17:7|Pruning register bit 5 of reqData[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":44:2:44:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:16:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:16:19 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:16:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Dec 06 11:16:20 2020

###########################################################]
Pre-mapping Report

# Sun Dec 06 11:16:21 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Write because it is equivalent to instance controller.SPI_Read. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Read because it is equivalent to instance controller.SPI_Write. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     296.5 MHz     3.373         inferred     Autoconstr_clkgroup_0     62   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 62 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:16:21 2020

###########################################################]
Map & Optimize Report

# Sun Dec 06 11:16:21 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":17:2:17:7|Removing instance reg_mag_i.reqData[6] because it is equivalent to instance reg_mag_i.reqData[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  61 /        58
   2		0h:00m:00s		    -1.56ns		  59 /        58
   3		0h:00m:00s		    -1.56ns		  59 /        58

   4		0h:00m:00s		    -1.56ns		  66 /        58
   5		0h:00m:00s		    -1.56ns		  68 /        58


   6		0h:00m:00s		    -1.56ns		  68 /        58
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":50:2:50:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               58         SPI_i.in_cnt[0]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 146MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

@W: MT420 |Found inferred clock top|CLK with period 7.38ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 06 11:16:22 2020
#


Top view:               top
Requested Frequency:    135.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.302

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.5 MHz     115.2 MHz     7.378         8.680         -1.302     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.378       -1.302  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                     Arrival           
Instance                            Reference     Type         Pin     Net                       Time        Slack 
                                    Clock                                                                          
-------------------------------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]                    top|CLK       SB_DFFSR     Q       out_cnt[2]                0.796       -1.302
SPI_i.out_data[3]                   top|CLK       SB_DFFE      Q       out_data[3]               0.796       -1.199
SPI_i.out_data[7]                   top|CLK       SB_DFFE      Q       out_data[7]               0.796       -1.157
SPI_i.out_data[1]                   top|CLK       SB_DFFE      Q       out_data[1]               0.796       -1.126
SPI_i.out_data[5]                   top|CLK       SB_DFFE      Q       out_data[5]               0.796       -1.095
reg_mag_i.RegMap_Data_Available     top|CLK       SB_DFF       Q       RegMap_Data_Available     0.796       0.627 
SPI_i.SCKr[1]                       top|CLK       SB_DFF       Q       SCKr[1]                   0.796       0.627 
SPI_i.addr[0]                       top|CLK       SB_DFFE      Q       addr[0]                   0.796       0.627 
SPI_i.addr[4]                       top|CLK       SB_DFFE      Q       addr[4]                   0.796       0.627 
reg_mag_i.reqAddr[4]                top|CLK       SB_DFFE      Q       reqAddr[4]                0.796       0.627 
===================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                               Required           
Instance                 Reference     Type          Pin     Net                Time         Slack 
                         Clock                                                                     
---------------------------------------------------------------------------------------------------
SPI_i.bit_out_esr        top|CLK       SB_DFFESR     D       bit_out_2          7.223        -1.302
SPI_i.addr[2]            top|CLK       SB_DFFE       D       addr_4[2]          7.223        0.627 
SPI_i.addr[7]            top|CLK       SB_DFFE       D       addr_4[7]          7.223        0.627 
SPI_i.out_cnt[1]         top|CLK       SB_DFF        D       out_cnt_0          7.223        0.627 
SPI_i.out_cnt[2]         top|CLK       SB_DFFSR      D       out_cnt_RNO[2]     7.223        0.627 
reg_mag_i.reqData[0]     top|CLK       SB_DFF        D       reqData            7.223        0.627 
reg_mag_i.reqData[1]     top|CLK       SB_DFF        D       reqData_0          7.223        0.627 
reg_mag_i.reqData[4]     top|CLK       SB_DFF        D       reqData_2          7.223        0.627 
SPI_i.addr[5]            top|CLK       SB_DFFE       D       addr_4[5]          7.223        0.699 
SPI_i.addr[6]            top|CLK       SB_DFFE       D       addr_4[6]          7.223        0.699 
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.302

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     5.089       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.460       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     7.018       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.525       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.453
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.230

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]            SB_DFFSR      Q        Out     0.796     0.796       -         
out_cnt[2]                  Net           -        -       1.599     -           5         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I0       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.661     3.056       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.427       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.589     5.017       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.388       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.946       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.453       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.608 is 2.760(32.1%) logic and 5.848(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.422
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.199

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[3]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[3]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.558     2.953       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.324       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.986       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.356       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.915       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.422       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.577 is 2.729(31.8%) logic and 5.848(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.157

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[7]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[7]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       I2       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_4     SB_LUT4       O        Out     0.517     2.912       -         
bit_out_esr_RNO_4           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I0       In      -         4.283       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.661     4.944       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.315       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.873       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.380       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.535 is 2.687(31.5%) logic and 5.848(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.378
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.223

    - Propagation time:                      8.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out_esr / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                        Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.out_data[1]           SB_DFFE       Q        Out     0.796     0.796       -         
out_data[1]                 Net           -        -       1.599     -           1         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       I1       In      -         2.395       -         
SPI_i.bit_out_esr_RNO_5     SB_LUT4       O        Out     0.589     2.984       -         
bit_out_esr_RNO_5           Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       I1       In      -         4.355       -         
SPI_i.bit_out_esr_RNO_3     SB_LUT4       O        Out     0.558     4.913       -         
bit_out_2_7_ns_1            Net           -        -       1.371     -           1         
SPI_i.bit_out_esr_RNO       SB_LUT4       I2       In      -         6.284       -         
SPI_i.bit_out_esr_RNO       SB_LUT4       O        Out     0.558     6.842       -         
bit_out_2                   Net           -        -       1.507     -           1         
SPI_i.bit_out_esr           SB_DFFESR     D        In      -         8.349       -         
===========================================================================================
Total path delay (propagation time + setup) of 8.504 is 2.656(31.2%) logic and 5.848(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 146MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          21 uses
SB_DFFE         33 uses
SB_DFFESR       1 use
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         69 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   58 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 69 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 69 = 69 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 06 11:16:22 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	69
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	17
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	86
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	58
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	28
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	86/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.8 (sec)

Final Design Statistics
    Number of LUTs      	:	86
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	86/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 219.95 MHz | Target: 135.50 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 233
used logic cells: 86
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 233
used logic cells: 86
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 92 
I1212: Iteration  1 :    15 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
3:06:48 PM
