/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:1.1-17.14" *)
module helloworldfpga(a, b, c, f);
  wire _0_;
  (* unused_bits = "0" *)
  wire _1_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:3.17-3.18" *)
  input a;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:4.17-4.18" *)
  input b;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:5.17-5.18" *)
  input c;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:7.17-7.18" *)
  output f;
  logic_1 _2_ (
    .a(_0_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X6Y3"),
    .IO_PAD("5"),
    .IO_TYPE("BIDIR")
  ) _3_ (
    .P(a),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _4_ (
    .P(b),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _5_ (
    .P(c),
    .Q(_1_)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _6_ (
    .A(_0_),
    .P(f)
  );
endmodule
