head	1.7;
access;
symbols
	OPENBSD_3_5:1.6.0.8
	OPENBSD_3_5_BASE:1.6
	OPENBSD_3_4:1.6.0.6
	OPENBSD_3_4_BASE:1.6
	OPENBSD_3_3:1.6.0.4
	OPENBSD_3_3_BASE:1.6
	OPENBSD_3_2:1.6.0.2
	OPENBSD_3_2_BASE:1.6
	binutils-2_11_2:1.1.1.6
	OPENBSD_3_1:1.5.0.8
	OPENBSD_3_1_BASE:1.5
	OPENBSD_3_0:1.5.0.6
	OPENBSD_3_0_BASE:1.5
	BINUTILS-2_10_1:1.1.1.5
	OPENBSD_2_9:1.5.0.4
	OPENBSD_2_9_BASE:1.5
	OPENBSD_2_8:1.5.0.2
	OPENBSD_2_8_BASE:1.5
	BINUTILS-2_10:1.1.1.5
	OPENBSD_2_7:1.3.0.16
	OPENBSD_2_7_BASE:1.3
	new-binutils:1.3.0.14
	OPENBSD_2_6:1.3.0.12
	OPENBSD_2_6_BASE:1.3
	OPENBSD_2_5:1.3.0.10
	OPENBSD_2_5_BASE:1.3
	OPENBSD_2_4:1.3.0.8
	OPENBSD_2_4_BASE:1.3
	OPENBSD_2_3:1.3.0.6
	OPENBSD_2_3_BASE:1.3
	OPENBSD_2_2:1.3.0.4
	OPENBSD_2_2_BASE:1.3
	BINUTILS-2_8_1:1.1.1.4
	OPENBSD_2_1:1.3.0.2
	OPENBSD_2_1_BASE:1.3
	CYGNUS-961112:1.1.1.3
	OPENBSD_2_0:1.2.0.2
	OPENBSD_2_0_BASE:1.2
	CYGNUS-960904:1.1.1.2
	CYGNUS-960609:1.1.1.2
	CYGNUS:1.1.1
	FSF_2_6:1.1.1.1
	FSF:1.1.1;
locks; strict;
comment	@# @;


1.7
date	2004.05.17.21.54.41;	author drahn;	state dead;
branches;
next	1.6;

1.6
date	2002.05.13.17.07.39;	author fgsch;	state Exp;
branches;
next	1.5;

1.5
date	2000.09.12.22.25.30;	author espie;	state Exp;
branches;
next	1.4;

1.4
date	2000.09.12.19.12.18;	author espie;	state Exp;
branches;
next	1.3;

1.3
date	96.11.23.03.35.34;	author niklas;	state Exp;
branches;
next	1.2;

1.2
date	96.06.10.10.52.38;	author niklas;	state Exp;
branches;
next	1.1;

1.1
date	96.01.08.11.07.28;	author niklas;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	96.01.08.11.07.28;	author niklas;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	96.06.09.19.42.10;	author niklas;	state Exp;
branches;
next	1.1.1.3;

1.1.1.3
date	96.11.19.14.15.26;	author niklas;	state Exp;
branches;
next	1.1.1.4;

1.1.1.4
date	97.05.29.09.25.28;	author niklas;	state Exp;
branches;
next	1.1.1.5;

1.1.1.5
date	2000.09.12.14.47.11;	author espie;	state Exp;
branches;
next	1.1.1.6;

1.1.1.6
date	2002.05.13.13.42.38;	author fgsch;	state Exp;
branches;
next	;


desc
@@


1.7
log
@Resolve merge conflicts, adjust method of W^X handing (.sh files)
remove testsuites (not useable) remove mmalloc (not part of new binutils).
@
text
@#objdump: -dr --prefix-addresses -mmips:3000
#name: MIPS ulh-svr4pic
#as: -mips1 -KPIC -EB
#source: ulh-pic.s

# Test the unaligned load and store macros with -KPIC.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> lw	at,0\(gp\)
[ 	]*0: R_MIPS_GOT16	.data
0+0004 <[^>]*> nop
0+0008 <[^>]*> addiu	at,at,0
[ 	]*8: R_MIPS_LO16	.data
0+000c <[^>]*> lb	a0,0\(at\)
0+0010 <[^>]*> lbu	at,1\(at\)
0+0014 <[^>]*> sll	a0,a0,0x8
0+0018 <[^>]*> or	a0,a0,at
0+001c <[^>]*> lw	at,0\(gp\)
[ 	]*1c: R_MIPS_GOT16	big_external_data_label
0+0020 <[^>]*> nop
0+0024 <[^>]*> lbu	a0,0\(at\)
0+0028 <[^>]*> lbu	at,1\(at\)
0+002c <[^>]*> sll	a0,a0,0x8
0+0030 <[^>]*> or	a0,a0,at
0+0034 <[^>]*> lw	at,0\(gp\)
[ 	]*34: R_MIPS_GOT16	small_external_data_label
0+0038 <[^>]*> nop
0+003c <[^>]*> lwl	a0,0\(at\)
0+0040 <[^>]*> lwr	a0,3\(at\)
0+0044 <[^>]*> lw	at,0\(gp\)
[ 	]*44: R_MIPS_GOT16	big_external_common
0+0048 <[^>]*> nop
0+004c <[^>]*> sb	a0,1\(at\)
0+0050 <[^>]*> srl	a0,a0,0x8
0+0054 <[^>]*> sb	a0,0\(at\)
0+0058 <[^>]*> lbu	at,1\(at\)
0+005c <[^>]*> sll	a0,a0,0x8
0+0060 <[^>]*> or	a0,a0,at
0+0064 <[^>]*> lw	at,0\(gp\)
[ 	]*64: R_MIPS_GOT16	small_external_common
0+0068 <[^>]*> nop
0+006c <[^>]*> swl	a0,0\(at\)
0+0070 <[^>]*> swr	a0,3\(at\)
0+0074 <[^>]*> lw	at,0\(gp\)
[ 	]*74: R_MIPS_GOT16	.bss
0+0078 <[^>]*> nop
0+007c <[^>]*> addiu	at,at,0
[ 	]*7c: R_MIPS_LO16	.bss
0+0080 <[^>]*> lb	a0,0\(at\)
0+0084 <[^>]*> lbu	at,1\(at\)
0+0088 <[^>]*> sll	a0,a0,0x8
0+008c <[^>]*> or	a0,a0,at
0+0090 <[^>]*> lw	at,0\(gp\)
[ 	]*90: R_MIPS_GOT16	.bss
0+0094 <[^>]*> nop
0+0098 <[^>]*> addiu	at,at,1000
[ 	]*98: R_MIPS_LO16	.bss
0+009c <[^>]*> lbu	a0,0\(at\)
0+00a0 <[^>]*> lbu	at,1\(at\)
0+00a4 <[^>]*> sll	a0,a0,0x8
0+00a8 <[^>]*> or	a0,a0,at
0+00ac <[^>]*> lw	at,0\(gp\)
[ 	]*ac: R_MIPS_GOT16	.data
0+00b0 <[^>]*> nop
0+00b4 <[^>]*> addiu	at,at,0
[ 	]*b4: R_MIPS_LO16	.data
0+00b8 <[^>]*> addiu	at,at,1
0+00bc <[^>]*> lwl	a0,0\(at\)
0+00c0 <[^>]*> lwr	a0,3\(at\)
0+00c4 <[^>]*> lw	at,0\(gp\)
[ 	]*c4: R_MIPS_GOT16	big_external_data_label
0+00c8 <[^>]*> nop
0+00cc <[^>]*> addiu	at,at,1
0+00d0 <[^>]*> sb	a0,1\(at\)
0+00d4 <[^>]*> srl	a0,a0,0x8
0+00d8 <[^>]*> sb	a0,0\(at\)
0+00dc <[^>]*> lbu	at,1\(at\)
0+00e0 <[^>]*> sll	a0,a0,0x8
0+00e4 <[^>]*> or	a0,a0,at
0+00e8 <[^>]*> lw	at,0\(gp\)
[ 	]*e8: R_MIPS_GOT16	small_external_data_label
0+00ec <[^>]*> nop
0+00f0 <[^>]*> addiu	at,at,1
0+00f4 <[^>]*> swl	a0,0\(at\)
0+00f8 <[^>]*> swr	a0,3\(at\)
0+00fc <[^>]*> lw	at,0\(gp\)
[ 	]*fc: R_MIPS_GOT16	big_external_common
0+0100 <[^>]*> nop
0+0104 <[^>]*> addiu	at,at,1
0+0108 <[^>]*> lb	a0,0\(at\)
0+010c <[^>]*> lbu	at,1\(at\)
0+0110 <[^>]*> sll	a0,a0,0x8
0+0114 <[^>]*> or	a0,a0,at
0+0118 <[^>]*> lw	at,0\(gp\)
[ 	]*118: R_MIPS_GOT16	small_external_common
0+011c <[^>]*> nop
0+0120 <[^>]*> addiu	at,at,1
0+0124 <[^>]*> lbu	a0,0\(at\)
0+0128 <[^>]*> lbu	at,1\(at\)
0+012c <[^>]*> sll	a0,a0,0x8
0+0130 <[^>]*> or	a0,a0,at
0+0134 <[^>]*> lw	at,0\(gp\)
[ 	]*134: R_MIPS_GOT16	.bss
0+0138 <[^>]*> nop
0+013c <[^>]*> addiu	at,at,0
[ 	]*13c: R_MIPS_LO16	.bss
0+0140 <[^>]*> addiu	at,at,1
0+0144 <[^>]*> lwl	a0,0\(at\)
0+0148 <[^>]*> lwr	a0,3\(at\)
0+014c <[^>]*> lw	at,0\(gp\)
[ 	]*14c: R_MIPS_GOT16	.bss
0+0150 <[^>]*> nop
0+0154 <[^>]*> addiu	at,at,1000
[ 	]*154: R_MIPS_LO16	.bss
0+0158 <[^>]*> addiu	at,at,1
0+015c <[^>]*> sb	a0,1\(at\)
0+0160 <[^>]*> srl	a0,a0,0x8
0+0164 <[^>]*> sb	a0,0\(at\)
0+0168 <[^>]*> lbu	at,1\(at\)
0+016c <[^>]*> sll	a0,a0,0x8
0+0170 <[^>]*> or	a0,a0,at
	...
@


1.6
log
@resolve conflicts.
@
text
@@


1.5
log
@Resolve other problems that dumb cvs can't find out by itself.

(trivial part done, `interesting' patches remain)
@
text
@d11 1
a11 1
0+0000 <[^>]*> lw	\$at,0\(\$gp\)
d14 1
a14 1
0+0008 <[^>]*> addiu	\$at,\$at,0
d16 5
a20 5
0+000c <[^>]*> lb	\$a0,0\(\$at\)
0+0010 <[^>]*> lbu	\$at,1\(\$at\)
0+0014 <[^>]*> sll	\$a0,\$a0,0x8
0+0018 <[^>]*> or	\$a0,\$a0,\$at
0+001c <[^>]*> lw	\$at,0\(\$gp\)
d23 5
a27 5
0+0024 <[^>]*> lbu	\$a0,0\(\$at\)
0+0028 <[^>]*> lbu	\$at,1\(\$at\)
0+002c <[^>]*> sll	\$a0,\$a0,0x8
0+0030 <[^>]*> or	\$a0,\$a0,\$at
0+0034 <[^>]*> lw	\$at,0\(\$gp\)
d30 3
a32 3
0+003c <[^>]*> lwl	\$a0,0\(\$at\)
0+0040 <[^>]*> lwr	\$a0,3\(\$at\)
0+0044 <[^>]*> lw	\$at,0\(\$gp\)
d35 7
a41 7
0+004c <[^>]*> sb	\$a0,1\(\$at\)
0+0050 <[^>]*> srl	\$a0,\$a0,0x8
0+0054 <[^>]*> sb	\$a0,0\(\$at\)
0+0058 <[^>]*> lbu	\$at,1\(\$at\)
0+005c <[^>]*> sll	\$a0,\$a0,0x8
0+0060 <[^>]*> or	\$a0,\$a0,\$at
0+0064 <[^>]*> lw	\$at,0\(\$gp\)
d44 3
a46 3
0+006c <[^>]*> swl	\$a0,0\(\$at\)
0+0070 <[^>]*> swr	\$a0,3\(\$at\)
0+0074 <[^>]*> lw	\$at,0\(\$gp\)
d49 1
a49 1
0+007c <[^>]*> addiu	\$at,\$at,0
d51 5
a55 5
0+0080 <[^>]*> lb	\$a0,0\(\$at\)
0+0084 <[^>]*> lbu	\$at,1\(\$at\)
0+0088 <[^>]*> sll	\$a0,\$a0,0x8
0+008c <[^>]*> or	\$a0,\$a0,\$at
0+0090 <[^>]*> lw	\$at,0\(\$gp\)
d58 1
a58 1
0+0098 <[^>]*> addiu	\$at,\$at,1000
d60 5
a64 5
0+009c <[^>]*> lbu	\$a0,0\(\$at\)
0+00a0 <[^>]*> lbu	\$at,1\(\$at\)
0+00a4 <[^>]*> sll	\$a0,\$a0,0x8
0+00a8 <[^>]*> or	\$a0,\$a0,\$at
0+00ac <[^>]*> lw	\$at,0\(\$gp\)
d67 1
a67 1
0+00b4 <[^>]*> addiu	\$at,\$at,0
d69 4
a72 4
0+00b8 <[^>]*> addiu	\$at,\$at,1
0+00bc <[^>]*> lwl	\$a0,0\(\$at\)
0+00c0 <[^>]*> lwr	\$a0,3\(\$at\)
0+00c4 <[^>]*> lw	\$at,0\(\$gp\)
d75 8
a82 8
0+00cc <[^>]*> addiu	\$at,\$at,1
0+00d0 <[^>]*> sb	\$a0,1\(\$at\)
0+00d4 <[^>]*> srl	\$a0,\$a0,0x8
0+00d8 <[^>]*> sb	\$a0,0\(\$at\)
0+00dc <[^>]*> lbu	\$at,1\(\$at\)
0+00e0 <[^>]*> sll	\$a0,\$a0,0x8
0+00e4 <[^>]*> or	\$a0,\$a0,\$at
0+00e8 <[^>]*> lw	\$at,0\(\$gp\)
d85 4
a88 4
0+00f0 <[^>]*> addiu	\$at,\$at,1
0+00f4 <[^>]*> swl	\$a0,0\(\$at\)
0+00f8 <[^>]*> swr	\$a0,3\(\$at\)
0+00fc <[^>]*> lw	\$at,0\(\$gp\)
d91 6
a96 6
0+0104 <[^>]*> addiu	\$at,\$at,1
0+0108 <[^>]*> lb	\$a0,0\(\$at\)
0+010c <[^>]*> lbu	\$at,1\(\$at\)
0+0110 <[^>]*> sll	\$a0,\$a0,0x8
0+0114 <[^>]*> or	\$a0,\$a0,\$at
0+0118 <[^>]*> lw	\$at,0\(\$gp\)
d99 6
a104 6
0+0120 <[^>]*> addiu	\$at,\$at,1
0+0124 <[^>]*> lbu	\$a0,0\(\$at\)
0+0128 <[^>]*> lbu	\$at,1\(\$at\)
0+012c <[^>]*> sll	\$a0,\$a0,0x8
0+0130 <[^>]*> or	\$a0,\$a0,\$at
0+0134 <[^>]*> lw	\$at,0\(\$gp\)
d107 1
a107 1
0+013c <[^>]*> addiu	\$at,\$at,0
d109 4
a112 4
0+0140 <[^>]*> addiu	\$at,\$at,1
0+0144 <[^>]*> lwl	\$a0,0\(\$at\)
0+0148 <[^>]*> lwr	\$a0,3\(\$at\)
0+014c <[^>]*> lw	\$at,0\(\$gp\)
d115 1
a115 1
0+0154 <[^>]*> addiu	\$at,\$at,1000
d117 7
a123 7
0+0158 <[^>]*> addiu	\$at,\$at,1
0+015c <[^>]*> sb	\$a0,1\(\$at\)
0+0160 <[^>]*> srl	\$a0,\$a0,0x8
0+0164 <[^>]*> sb	\$a0,0\(\$at\)
0+0168 <[^>]*> lbu	\$at,1\(\$at\)
0+016c <[^>]*> sll	\$a0,\$a0,0x8
0+0170 <[^>]*> or	\$a0,\$a0,\$at
@


1.4
log
@Help stupid cvs fixing basic conflicts.
@
text
@d3 1
a3 1
#as: -mips1 -KPIC
@


1.3
log
@Merge to Cygnus 961112 + add some support (not ready) for shared libs
@
text
@d1 1
a1 1
#objdump: -dr --prefix-addresses
@


1.2
log
@Bring Cygnus versions into the trunk, keeping our local patches
@
text
@d1 1
a1 1
#objdump: -dr
d11 114
a124 114
0+0000 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0000 R_MIPS_GOT16 .data
...
0+0008 <[^>]*> addiu \$at,\$at,0
[ 	]*RELOC: 0+0008 R_MIPS_LO16 .data
0+000c <[^>]*> lb \$a0,0\(\$at\)
0+0010 <[^>]*> lbu \$at,1\(\$at\)
0+0014 <[^>]*> sll \$a0,\$a0,0x8
0+0018 <[^>]*> or \$a0,\$a0,\$at
0+001c <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+001c R_MIPS_GOT16 big_external_data_label
...
0+0024 <[^>]*> lbu \$a0,0\(\$at\)
0+0028 <[^>]*> lbu \$at,1\(\$at\)
0+002c <[^>]*> sll \$a0,\$a0,0x8
0+0030 <[^>]*> or \$a0,\$a0,\$at
0+0034 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0034 R_MIPS_GOT16 small_external_data_label
...
0+003c <[^>]*> lwl \$a0,0\(\$at\)
0+0040 <[^>]*> lwr \$a0,3\(\$at\)
0+0044 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0044 R_MIPS_GOT16 big_external_common
...
0+004c <[^>]*> sb \$a0,1\(\$at\)
0+0050 <[^>]*> srl \$a0,\$a0,0x8
0+0054 <[^>]*> sb \$a0,0\(\$at\)
0+0058 <[^>]*> lbu \$at,1\(\$at\)
0+005c <[^>]*> sll \$a0,\$a0,0x8
0+0060 <[^>]*> or \$a0,\$a0,\$at
0+0064 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0064 R_MIPS_GOT16 small_external_common
...
0+006c <[^>]*> swl \$a0,0\(\$at\)
0+0070 <[^>]*> swr \$a0,3\(\$at\)
0+0074 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0074 R_MIPS_GOT16 .bss
...
0+007c <[^>]*> addiu \$at,\$at,0
[ 	]*RELOC: 0+007c R_MIPS_LO16 .bss
0+0080 <[^>]*> lb \$a0,0\(\$at\)
0+0084 <[^>]*> lbu \$at,1\(\$at\)
0+0088 <[^>]*> sll \$a0,\$a0,0x8
0+008c <[^>]*> or \$a0,\$a0,\$at
0+0090 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0090 R_MIPS_GOT16 .bss
...
0+0098 <[^>]*> addiu \$at,\$at,1000
[ 	]*RELOC: 0+0098 R_MIPS_LO16 .bss
0+009c <[^>]*> lbu \$a0,0\(\$at\)
0+00a0 <[^>]*> lbu \$at,1\(\$at\)
0+00a4 <[^>]*> sll \$a0,\$a0,0x8
0+00a8 <[^>]*> or \$a0,\$a0,\$at
0+00ac <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00ac R_MIPS_GOT16 .data
...
0+00b4 <[^>]*> addiu \$at,\$at,0
[ 	]*RELOC: 0+00b4 R_MIPS_LO16 .data
0+00b8 <[^>]*> addiu \$at,\$at,1
0+00bc <[^>]*> lwl \$a0,0\(\$at\)
0+00c0 <[^>]*> lwr \$a0,3\(\$at\)
0+00c4 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00c4 R_MIPS_GOT16 big_external_data_label
...
0+00cc <[^>]*> addiu \$at,\$at,1
0+00d0 <[^>]*> sb \$a0,1\(\$at\)
0+00d4 <[^>]*> srl \$a0,\$a0,0x8
0+00d8 <[^>]*> sb \$a0,0\(\$at\)
0+00dc <[^>]*> lbu \$at,1\(\$at\)
0+00e0 <[^>]*> sll \$a0,\$a0,0x8
0+00e4 <[^>]*> or \$a0,\$a0,\$at
0+00e8 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00e8 R_MIPS_GOT16 small_external_data_label
...
0+00f0 <[^>]*> addiu \$at,\$at,1
0+00f4 <[^>]*> swl \$a0,0\(\$at\)
0+00f8 <[^>]*> swr \$a0,3\(\$at\)
0+00fc <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00fc R_MIPS_GOT16 big_external_common
...
0+0104 <[^>]*> addiu \$at,\$at,1
0+0108 <[^>]*> lb \$a0,0\(\$at\)
0+010c <[^>]*> lbu \$at,1\(\$at\)
0+0110 <[^>]*> sll \$a0,\$a0,0x8
0+0114 <[^>]*> or \$a0,\$a0,\$at
0+0118 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0118 R_MIPS_GOT16 small_external_common
...
0+0120 <[^>]*> addiu \$at,\$at,1
0+0124 <[^>]*> lbu \$a0,0\(\$at\)
0+0128 <[^>]*> lbu \$at,1\(\$at\)
0+012c <[^>]*> sll \$a0,\$a0,0x8
0+0130 <[^>]*> or \$a0,\$a0,\$at
0+0134 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0134 R_MIPS_GOT16 .bss
...
0+013c <[^>]*> addiu \$at,\$at,0
[ 	]*RELOC: 0+013c R_MIPS_LO16 .bss
0+0140 <[^>]*> addiu \$at,\$at,1
0+0144 <[^>]*> lwl \$a0,0\(\$at\)
0+0148 <[^>]*> lwr \$a0,3\(\$at\)
0+014c <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+014c R_MIPS_GOT16 .bss
...
0+0154 <[^>]*> addiu \$at,\$at,1000
[ 	]*RELOC: 0+0154 R_MIPS_LO16 .bss
0+0158 <[^>]*> addiu \$at,\$at,1
0+015c <[^>]*> sb \$a0,1\(\$at\)
0+0160 <[^>]*> srl \$a0,\$a0,0x8
0+0164 <[^>]*> sb \$a0,0\(\$at\)
0+0168 <[^>]*> lbu \$at,1\(\$at\)
0+016c <[^>]*> sll \$a0,\$a0,0x8
0+0170 <[^>]*> or \$a0,\$a0,\$at
...
@


1.1
log
@Initial revision
@
text
@d67 1
a67 1
0+00b4 <[^>]*> addiu \$at,\$at,1
d69 35
a103 37
0+00b8 <[^>]*> lwl \$a0,0\(\$at\)
0+00bc <[^>]*> lwr \$a0,3\(\$at\)
0+00c0 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00c0 R_MIPS_GOT16 big_external_data_label
...
0+00c8 <[^>]*> sb \$a0,1\(\$at\)
0+00cc <[^>]*> srl \$a0,\$a0,0x8
0+00d0 <[^>]*> sb \$a0,0\(\$at\)
0+00d4 <[^>]*> lbu \$at,1\(\$at\)
0+00d8 <[^>]*> sll \$a0,\$a0,0x8
0+00dc <[^>]*> or \$a0,\$a0,\$at
0+00e0 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00e0 R_MIPS_GOT16 small_external_data_label
...
0+00e8 <[^>]*> swl \$a0,0\(\$at\)
0+00ec <[^>]*> swr \$a0,3\(\$at\)
0+00f0 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00f0 R_MIPS_GOT16 big_external_common
...
0+00f8 <[^>]*> lb \$a0,0\(\$at\)
0+00fc <[^>]*> lbu \$at,1\(\$at\)
0+0100 <[^>]*> sll \$a0,\$a0,0x8
0+0104 <[^>]*> or \$a0,\$a0,\$at
0+0108 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0108 R_MIPS_GOT16 small_external_common
...
0+0110 <[^>]*> lbu \$a0,0\(\$at\)
0+0114 <[^>]*> lbu \$at,1\(\$at\)
0+0118 <[^>]*> sll \$a0,\$a0,0x8
0+011c <[^>]*> or \$a0,\$a0,\$at
0+0120 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0120 R_MIPS_GOT16 .bss
...
0+0128 <[^>]*> addiu \$at,\$at,1
[ 	]*RELOC: 0+0128 R_MIPS_LO16 .bss
0+012c <[^>]*> lwl \$a0,0\(\$at\)
0+0130 <[^>]*> lwr \$a0,3\(\$at\)
d107 1
a107 1
0+013c <[^>]*> addiu \$at,\$at,1001
d109 15
a123 6
0+0140 <[^>]*> sb \$a0,1\(\$at\)
0+0144 <[^>]*> srl \$a0,\$a0,0x8
0+0148 <[^>]*> sb \$a0,0\(\$at\)
0+014c <[^>]*> lbu \$at,1\(\$at\)
0+0150 <[^>]*> sll \$a0,\$a0,0x8
0+0154 <[^>]*> or \$a0,\$a0,\$at
@


1.1.1.1
log
@Initial GNU binutils 2.6 import
@
text
@@


1.1.1.2
log
@Import of binutils, gas, ld & gprof from Cygnus 960609 tree
@
text
@d67 1
a67 1
0+00b4 <[^>]*> addiu \$at,\$at,0
d69 37
a105 35
0+00b8 <[^>]*> addiu \$at,\$at,1
0+00bc <[^>]*> lwl \$a0,0\(\$at\)
0+00c0 <[^>]*> lwr \$a0,3\(\$at\)
0+00c4 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00c4 R_MIPS_GOT16 big_external_data_label
...
0+00cc <[^>]*> addiu \$at,\$at,1
0+00d0 <[^>]*> sb \$a0,1\(\$at\)
0+00d4 <[^>]*> srl \$a0,\$a0,0x8
0+00d8 <[^>]*> sb \$a0,0\(\$at\)
0+00dc <[^>]*> lbu \$at,1\(\$at\)
0+00e0 <[^>]*> sll \$a0,\$a0,0x8
0+00e4 <[^>]*> or \$a0,\$a0,\$at
0+00e8 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00e8 R_MIPS_GOT16 small_external_data_label
...
0+00f0 <[^>]*> addiu \$at,\$at,1
0+00f4 <[^>]*> swl \$a0,0\(\$at\)
0+00f8 <[^>]*> swr \$a0,3\(\$at\)
0+00fc <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00fc R_MIPS_GOT16 big_external_common
...
0+0104 <[^>]*> addiu \$at,\$at,1
0+0108 <[^>]*> lb \$a0,0\(\$at\)
0+010c <[^>]*> lbu \$at,1\(\$at\)
0+0110 <[^>]*> sll \$a0,\$a0,0x8
0+0114 <[^>]*> or \$a0,\$a0,\$at
0+0118 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0118 R_MIPS_GOT16 small_external_common
...
0+0120 <[^>]*> addiu \$at,\$at,1
0+0124 <[^>]*> lbu \$a0,0\(\$at\)
0+0128 <[^>]*> lbu \$at,1\(\$at\)
0+012c <[^>]*> sll \$a0,\$a0,0x8
0+0130 <[^>]*> or \$a0,\$a0,\$at
d109 1
a109 1
0+013c <[^>]*> addiu \$at,\$at,0
d111 6
a116 15
0+0140 <[^>]*> addiu \$at,\$at,1
0+0144 <[^>]*> lwl \$a0,0\(\$at\)
0+0148 <[^>]*> lwr \$a0,3\(\$at\)
0+014c <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+014c R_MIPS_GOT16 .bss
...
0+0154 <[^>]*> addiu \$at,\$at,1000
[ 	]*RELOC: 0+0154 R_MIPS_LO16 .bss
0+0158 <[^>]*> addiu \$at,\$at,1
0+015c <[^>]*> sb \$a0,1\(\$at\)
0+0160 <[^>]*> srl \$a0,\$a0,0x8
0+0164 <[^>]*> sb \$a0,0\(\$at\)
0+0168 <[^>]*> lbu \$at,1\(\$at\)
0+016c <[^>]*> sll \$a0,\$a0,0x8
0+0170 <[^>]*> or \$a0,\$a0,\$at
@


1.1.1.3
log
@Import of 961112 Cygnus binutils+gas+ld+gdb+gprof
@
text
@d1 1
a1 1
#objdump: -dr --prefix-addresses
d11 114
a124 114
0+0000 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*0: R_MIPS_GOT16	.data
0+0004 <[^>]*> nop
0+0008 <[^>]*> addiu	\$at,\$at,0
[ 	]*8: R_MIPS_LO16	.data
0+000c <[^>]*> lb	\$a0,0\(\$at\)
0+0010 <[^>]*> lbu	\$at,1\(\$at\)
0+0014 <[^>]*> sll	\$a0,\$a0,0x8
0+0018 <[^>]*> or	\$a0,\$a0,\$at
0+001c <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*1c: R_MIPS_GOT16	big_external_data_label
0+0020 <[^>]*> nop
0+0024 <[^>]*> lbu	\$a0,0\(\$at\)
0+0028 <[^>]*> lbu	\$at,1\(\$at\)
0+002c <[^>]*> sll	\$a0,\$a0,0x8
0+0030 <[^>]*> or	\$a0,\$a0,\$at
0+0034 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*34: R_MIPS_GOT16	small_external_data_label
0+0038 <[^>]*> nop
0+003c <[^>]*> lwl	\$a0,0\(\$at\)
0+0040 <[^>]*> lwr	\$a0,3\(\$at\)
0+0044 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*44: R_MIPS_GOT16	big_external_common
0+0048 <[^>]*> nop
0+004c <[^>]*> sb	\$a0,1\(\$at\)
0+0050 <[^>]*> srl	\$a0,\$a0,0x8
0+0054 <[^>]*> sb	\$a0,0\(\$at\)
0+0058 <[^>]*> lbu	\$at,1\(\$at\)
0+005c <[^>]*> sll	\$a0,\$a0,0x8
0+0060 <[^>]*> or	\$a0,\$a0,\$at
0+0064 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*64: R_MIPS_GOT16	small_external_common
0+0068 <[^>]*> nop
0+006c <[^>]*> swl	\$a0,0\(\$at\)
0+0070 <[^>]*> swr	\$a0,3\(\$at\)
0+0074 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*74: R_MIPS_GOT16	.bss
0+0078 <[^>]*> nop
0+007c <[^>]*> addiu	\$at,\$at,0
[ 	]*7c: R_MIPS_LO16	.bss
0+0080 <[^>]*> lb	\$a0,0\(\$at\)
0+0084 <[^>]*> lbu	\$at,1\(\$at\)
0+0088 <[^>]*> sll	\$a0,\$a0,0x8
0+008c <[^>]*> or	\$a0,\$a0,\$at
0+0090 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*90: R_MIPS_GOT16	.bss
0+0094 <[^>]*> nop
0+0098 <[^>]*> addiu	\$at,\$at,1000
[ 	]*98: R_MIPS_LO16	.bss
0+009c <[^>]*> lbu	\$a0,0\(\$at\)
0+00a0 <[^>]*> lbu	\$at,1\(\$at\)
0+00a4 <[^>]*> sll	\$a0,\$a0,0x8
0+00a8 <[^>]*> or	\$a0,\$a0,\$at
0+00ac <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*ac: R_MIPS_GOT16	.data
0+00b0 <[^>]*> nop
0+00b4 <[^>]*> addiu	\$at,\$at,0
[ 	]*b4: R_MIPS_LO16	.data
0+00b8 <[^>]*> addiu	\$at,\$at,1
0+00bc <[^>]*> lwl	\$a0,0\(\$at\)
0+00c0 <[^>]*> lwr	\$a0,3\(\$at\)
0+00c4 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*c4: R_MIPS_GOT16	big_external_data_label
0+00c8 <[^>]*> nop
0+00cc <[^>]*> addiu	\$at,\$at,1
0+00d0 <[^>]*> sb	\$a0,1\(\$at\)
0+00d4 <[^>]*> srl	\$a0,\$a0,0x8
0+00d8 <[^>]*> sb	\$a0,0\(\$at\)
0+00dc <[^>]*> lbu	\$at,1\(\$at\)
0+00e0 <[^>]*> sll	\$a0,\$a0,0x8
0+00e4 <[^>]*> or	\$a0,\$a0,\$at
0+00e8 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*e8: R_MIPS_GOT16	small_external_data_label
0+00ec <[^>]*> nop
0+00f0 <[^>]*> addiu	\$at,\$at,1
0+00f4 <[^>]*> swl	\$a0,0\(\$at\)
0+00f8 <[^>]*> swr	\$a0,3\(\$at\)
0+00fc <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*fc: R_MIPS_GOT16	big_external_common
0+0100 <[^>]*> nop
0+0104 <[^>]*> addiu	\$at,\$at,1
0+0108 <[^>]*> lb	\$a0,0\(\$at\)
0+010c <[^>]*> lbu	\$at,1\(\$at\)
0+0110 <[^>]*> sll	\$a0,\$a0,0x8
0+0114 <[^>]*> or	\$a0,\$a0,\$at
0+0118 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*118: R_MIPS_GOT16	small_external_common
0+011c <[^>]*> nop
0+0120 <[^>]*> addiu	\$at,\$at,1
0+0124 <[^>]*> lbu	\$a0,0\(\$at\)
0+0128 <[^>]*> lbu	\$at,1\(\$at\)
0+012c <[^>]*> sll	\$a0,\$a0,0x8
0+0130 <[^>]*> or	\$a0,\$a0,\$at
0+0134 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*134: R_MIPS_GOT16	.bss
0+0138 <[^>]*> nop
0+013c <[^>]*> addiu	\$at,\$at,0
[ 	]*13c: R_MIPS_LO16	.bss
0+0140 <[^>]*> addiu	\$at,\$at,1
0+0144 <[^>]*> lwl	\$a0,0\(\$at\)
0+0148 <[^>]*> lwr	\$a0,3\(\$at\)
0+014c <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*14c: R_MIPS_GOT16	.bss
0+0150 <[^>]*> nop
0+0154 <[^>]*> addiu	\$at,\$at,1000
[ 	]*154: R_MIPS_LO16	.bss
0+0158 <[^>]*> addiu	\$at,\$at,1
0+015c <[^>]*> sb	\$a0,1\(\$at\)
0+0160 <[^>]*> srl	\$a0,\$a0,0x8
0+0164 <[^>]*> sb	\$a0,0\(\$at\)
0+0168 <[^>]*> lbu	\$at,1\(\$at\)
0+016c <[^>]*> sll	\$a0,\$a0,0x8
0+0170 <[^>]*> or	\$a0,\$a0,\$at
	...
@


1.1.1.4
log
@Import of binutils-2.8.1 from Cygnus/FSF
@
text
@d3 1
a3 1
#as: -mips1 -KPIC -EB
@


1.1.1.5
log
@Import binutils-2.10
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@d1 1
a1 1
#objdump: -dr --prefix-addresses -mmips:3000
@


1.1.1.6
log
@Import binutils-2.11.2
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@d11 1
a11 1
0+0000 <[^>]*> lw	at,0\(gp\)
d14 1
a14 1
0+0008 <[^>]*> addiu	at,at,0
d16 5
a20 5
0+000c <[^>]*> lb	a0,0\(at\)
0+0010 <[^>]*> lbu	at,1\(at\)
0+0014 <[^>]*> sll	a0,a0,0x8
0+0018 <[^>]*> or	a0,a0,at
0+001c <[^>]*> lw	at,0\(gp\)
d23 5
a27 5
0+0024 <[^>]*> lbu	a0,0\(at\)
0+0028 <[^>]*> lbu	at,1\(at\)
0+002c <[^>]*> sll	a0,a0,0x8
0+0030 <[^>]*> or	a0,a0,at
0+0034 <[^>]*> lw	at,0\(gp\)
d30 3
a32 3
0+003c <[^>]*> lwl	a0,0\(at\)
0+0040 <[^>]*> lwr	a0,3\(at\)
0+0044 <[^>]*> lw	at,0\(gp\)
d35 7
a41 7
0+004c <[^>]*> sb	a0,1\(at\)
0+0050 <[^>]*> srl	a0,a0,0x8
0+0054 <[^>]*> sb	a0,0\(at\)
0+0058 <[^>]*> lbu	at,1\(at\)
0+005c <[^>]*> sll	a0,a0,0x8
0+0060 <[^>]*> or	a0,a0,at
0+0064 <[^>]*> lw	at,0\(gp\)
d44 3
a46 3
0+006c <[^>]*> swl	a0,0\(at\)
0+0070 <[^>]*> swr	a0,3\(at\)
0+0074 <[^>]*> lw	at,0\(gp\)
d49 1
a49 1
0+007c <[^>]*> addiu	at,at,0
d51 5
a55 5
0+0080 <[^>]*> lb	a0,0\(at\)
0+0084 <[^>]*> lbu	at,1\(at\)
0+0088 <[^>]*> sll	a0,a0,0x8
0+008c <[^>]*> or	a0,a0,at
0+0090 <[^>]*> lw	at,0\(gp\)
d58 1
a58 1
0+0098 <[^>]*> addiu	at,at,1000
d60 5
a64 5
0+009c <[^>]*> lbu	a0,0\(at\)
0+00a0 <[^>]*> lbu	at,1\(at\)
0+00a4 <[^>]*> sll	a0,a0,0x8
0+00a8 <[^>]*> or	a0,a0,at
0+00ac <[^>]*> lw	at,0\(gp\)
d67 1
a67 1
0+00b4 <[^>]*> addiu	at,at,0
d69 4
a72 4
0+00b8 <[^>]*> addiu	at,at,1
0+00bc <[^>]*> lwl	a0,0\(at\)
0+00c0 <[^>]*> lwr	a0,3\(at\)
0+00c4 <[^>]*> lw	at,0\(gp\)
d75 8
a82 8
0+00cc <[^>]*> addiu	at,at,1
0+00d0 <[^>]*> sb	a0,1\(at\)
0+00d4 <[^>]*> srl	a0,a0,0x8
0+00d8 <[^>]*> sb	a0,0\(at\)
0+00dc <[^>]*> lbu	at,1\(at\)
0+00e0 <[^>]*> sll	a0,a0,0x8
0+00e4 <[^>]*> or	a0,a0,at
0+00e8 <[^>]*> lw	at,0\(gp\)
d85 4
a88 4
0+00f0 <[^>]*> addiu	at,at,1
0+00f4 <[^>]*> swl	a0,0\(at\)
0+00f8 <[^>]*> swr	a0,3\(at\)
0+00fc <[^>]*> lw	at,0\(gp\)
d91 6
a96 6
0+0104 <[^>]*> addiu	at,at,1
0+0108 <[^>]*> lb	a0,0\(at\)
0+010c <[^>]*> lbu	at,1\(at\)
0+0110 <[^>]*> sll	a0,a0,0x8
0+0114 <[^>]*> or	a0,a0,at
0+0118 <[^>]*> lw	at,0\(gp\)
d99 6
a104 6
0+0120 <[^>]*> addiu	at,at,1
0+0124 <[^>]*> lbu	a0,0\(at\)
0+0128 <[^>]*> lbu	at,1\(at\)
0+012c <[^>]*> sll	a0,a0,0x8
0+0130 <[^>]*> or	a0,a0,at
0+0134 <[^>]*> lw	at,0\(gp\)
d107 1
a107 1
0+013c <[^>]*> addiu	at,at,0
d109 4
a112 4
0+0140 <[^>]*> addiu	at,at,1
0+0144 <[^>]*> lwl	a0,0\(at\)
0+0148 <[^>]*> lwr	a0,3\(at\)
0+014c <[^>]*> lw	at,0\(gp\)
d115 1
a115 1
0+0154 <[^>]*> addiu	at,at,1000
d117 7
a123 7
0+0158 <[^>]*> addiu	at,at,1
0+015c <[^>]*> sb	a0,1\(at\)
0+0160 <[^>]*> srl	a0,a0,0x8
0+0164 <[^>]*> sb	a0,0\(at\)
0+0168 <[^>]*> lbu	at,1\(at\)
0+016c <[^>]*> sll	a0,a0,0x8
0+0170 <[^>]*> or	a0,a0,at
@


