timestamp=1554845443367

[~A]
E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll.v=0*162238*163376
E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll0.v=0*164461*165776
E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll1.v=0*166849*168148
E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll2.v=0*169205*170344
E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll3.v=0*171401*172524
E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/Cpll4.v=0*173598*174721
E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/LA_FIFO.v=0*176649*187039
E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/readoutfifo.v=0*188672*194521
LastVerilogToplevel=readoutfifo
ModifyID=57
Version=74

[$root]
A/$root=22|||1*185991
BinI32/$root=3*9053
SLP=3*9157
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|c73a565f2ade592f8ac1c68f484c9216e33b9cb458e7160bce9ddf782ac7511f

[Cpll]
A/Cpll=22|./../../../../workdir/Cpll.v|8|1*81615
BinI32/Cpll=3*3635
R=./../../../../workdir/Cpll.v|8
SLP=3*3973
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|80960985682b106df3b7d20be5c70db5da57b80fd4df59b66a8ebfad85f691ea

[Cpll0]
A/Cpll0=22|./../../../../workdir/Cpll0.v|8|1*86015
BinI32/Cpll0=3*4317
R=./../../../../workdir/Cpll0.v|8
SLP=3*4658
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|62599b7f916d35a7ba975fc4205f72284945a7bb8849ca8ee9d1bd92a53e0d0b

[Cpll1]
A/Cpll1=22|./../../../../workdir/Cpll1.v|8|1*91395
BinI32/Cpll1=3*5017
R=./../../../../workdir/Cpll1.v|8
SLP=3*5357
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|8ed61171b86338981d9eb358cac667ba3d8418c41812c3cf0d2c6e2af5e2cfea

[Cpll2]
A/Cpll2=22|./../../../../workdir/Cpll2.v|8|1*96636
BinI32/Cpll2=3*5711
R=./../../../../workdir/Cpll2.v|8
SLP=3*6053
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|b37ef43321164c10cc408fb3ee49804f9d1ea65b410bbc8a19ffa61dada4f4c1

[Cpll3]
A/Cpll3=22|./../../../../workdir/Cpll3.v|8|1*100985
BinI32/Cpll3=3*6398
R=./../../../../workdir/Cpll3.v|8
SLP=3*6738
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|851bc9dc22486cc7a3555b33607f2e98b5fc2ebb0be7cb7aed51e52032a97fc4

[Cpll4]
A/Cpll4=22|./../../../../workdir/Cpll4.v|8|1*105334
BinI32/Cpll4=3*7083
R=./../../../../workdir/Cpll4.v|8
SLP=3*7425
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|4917835d4ce74781a1a8ee3ad1f77e408afa57503b12222afff481c18031db9b

[LA_FIFO]
A/LA_FIFO=22|./../../../../workdir/LA_FIFO.v|8|1*109699
BinI32/LA_FIFO=3*7770
R=./../../../../workdir/LA_FIFO.v|8
SLP=3*8186
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|cbd25e2a14acbeddb9cdbdc1a7e0eed826527262ddaa47cb266f3a3c4d9b973a08f73e853af40c9f5bf0b54ba0ff5117

[basic_type_declaration]
E=1*80589
I=0*161436
M=3|0|vd0|1554845185499|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/basic_type_declaration.vhd|0*160916*0xf611a48505aadf892ccfd14981d6e06cdfa993a8|0*161284*0x23b75c12e3e89f2ef000564498faa8c2
R=E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/basic_type_declaration.vhd|8
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|f35fd2c41110100a3648dbfe44639a03612149947baf50984d8bb3bdd52b0f3bc4727347335537d188495339ff47852e

[config]
E=1*17014
I=0*20226
M=3|0|vd0|1554845180571|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/config.vhd|0*16815*0xfca143ac5396c9109005e8e56af1c7c4ea0be752|0*20113*0x23b75c12e3e89f2ef000564498faa8c2
R=E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/config.vhd|6
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|85e4ee2e4a8cbcd1e2a9784b188acdfbdba5e17cbc23fa3f6fcaa5dd042aef97

[debuguart]
I=0*494957
M=11|0|vd0|1554845280427|E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/debuguart.vhd|0*494317*0x5556482ee5ebe5fb6d98b232a5a73f420133a853|0*494843*0x23b75c12e3e89f2ef000564498faa8c2
R=E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/debuguart.vhd|10
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|1f4ac61d0caa34460fc2b489cd86e321b9026f15b4eda400c3832a21ffdbeabde5b69de699b1def90f396583c7acaf26

[edge_to_pulse]
A/arch_edge_to_pulse=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd|97|1*583731
BinI32/arch_edge_to_pulse=3*24570
I=0*393325
I/arch_edge_to_pulse=0*394647
M=11|0|vd0|1554845253898|E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd|0*392823*0x4b6d8a798db33d4e2c7459f46221e41f99f3d471|0*393199*0x23b75c12e3e89f2ef000564498faa8c2
M/arch_edge_to_pulse=21|0|vd0|1554845253900|E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd|0*393612*0x22f1365165897b03d8cad962357b4d7d0e67c5e4|0*394499*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd|87
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|6278c2867bcd5f48be3dd1d455a94a16b75a3a796de4946e7db5c2fc4f6dacd548673219269d05499d80b5bece0df106
Version/arch_edge_to_pulse=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|d1133fe4a0598333652d6b9fe6b431a166601c284a1ee8b3da8417c42567bee3a8ecc0bee9dd2678ed04f57f7e045039

[f_divider]
A/arch_f_divider=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd|23|1*582303
BinI32/arch_f_divider=3*23115
I=0*391001
I/arch_f_divider=0*392314
M=11|0|vd0|1554845253769|E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd|0*390511*0xda14df6f7625c724e76bb0d2da20a01228eb5960|0*390879*0x23b75c12e3e89f2ef000564498faa8c2
M/arch_f_divider=21|0|vd0|1554845253785|E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd|0*391284*0xab8097432734cda6e1dd374a5273e50915a68596|0*392174*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd|7
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|f5c26f25dc6386b812a315617573582b068f673cb80690eb3befc401eddf8c989b30bdf15f7e07798837d8ba6d009af7
Version/arch_f_divider=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|10e36978cff88afc8a111fe7e072235957e73823c8d4944ed45d82154b7703b79a0023323239908f096a413622ea7418

[fifo_18x1k_oreg]
A/structure=A/Structure 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd|29|1*599782
BinI32/structure=3*29949
I=0*412902
I/structure=I/Structure 0*441943
M=11|0|vd0|1554845264661|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd|0*412183*0x781acbcc3512509eac10ffdd9ba8ddf3387ee163|0*412763*0x23b75c12e3e89f2ef000564498faa8c2
M/structure=M/Structure 21|0|vd0|1554845266520|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd|0*413147*0x363b5c80f55047a735eaa701f3712a07f02dd0f0|0*441791*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x1k_oreg.vhd|14
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|31c9dd10ac468011eba1a32eecfddd18dfc081ee10747b1b859729145b35023fe06dd0efdf0fde5db200dc670241b0ad
Version/structure=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|eab8953fe0a98340e036eda18bd6d669520908b071c9b2c5bba6c893b05fa680aa5e10bc8c55c5efdbf65116636807f2

[fifo_18x2k_oreg]
A/structure=A/Structure 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x2k_oreg.vhd|29|1*888114
BinI32/structure=3*111764
I=0*613284
I/structure=I/Structure 0*645647
M=11|0|vd0|1554845441497|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x2k_oreg.vhd|0*612565*0xe88238343d5e1b754de76adde796995415d6cf14|0*613145*0x23b75c12e3e89f2ef000564498faa8c2
M/structure=M/Structure 21|0|vd0|1554845441942|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x2k_oreg.vhd|0*613529*0x9657ebe41ec4616e0f0d31785bd4bef008890b26|0*645495*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x2k_oreg.vhd|14
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|13ddae8f13cb38ac3123844ced3c95d9ef118a325bf3b62923b70162b6c92002668e5388431f6428d6f69af41a5f8bb2
Version/structure=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|eab8953fe0a98340e036eda18bd6d669520908b071c9b2c5bba6c893b05fa6807e42bae71df9d8ba26181a1cc1c8ec4b

[fifo_36x256_oreg]
A/structure=A/Structure 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd|29|1*366288
BinI32/structure=3*16425
I=0*268619
I/structure=I/Structure 0*294072
M=11|0|vd0|1554845247276|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd|0*267894*0x1afcfbaf278bd398d70ca91e61c8bd946c1a38c0|0*268478*0x23b75c12e3e89f2ef000564498faa8c2
M/structure=M/Structure 21|0|vd0|1554845249269|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd|0*268865*0x28512a39ecd55708b1a9a35416cdfba529f94165|0*293918*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_36x256_oreg.vhd|14
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|3bdac73ddc1428056d140eb116214abf9f1b72a8436e0c8f0bedfc1200b07ee4c793fb40d3abb3937209c89e84b7e0db
Version/structure=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|eab8953fe0a98340e036eda18bd6d669520908b071c9b2c5bba6c893b05fa6802072dba6e9aa9808fa1a65b2e0ca4285

[fifo_9x2k_oreg]
A/structure=A/Structure 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_9x2k_oreg.vhd|26|1*695745
BinI32/structure=3*46325
I=0*463964
I/structure=I/Structure 0*484907
M=11|0|vd0|1554845271871|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_9x2k_oreg.vhd|0*463359*0xd92ff1d2bd5b9e8f0cb904fe1e60615271b84a9a|0*463827*0x23b75c12e3e89f2ef000564498faa8c2
M/structure=M/Structure 21|0|vd0|1554845276386|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_9x2k_oreg.vhd|0*464208*0x3d237b68472dc4eccfe0d1a1341e0decadd2cfc3|0*484757*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_9x2k_oreg.vhd|14
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|52116e2932904c037cc13d20de7b85ccbe393d8e8ae02c7ea3cf4588e72ea12f2d7ad12b854fc52f74658bee9b9f893d
Version/structure=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|eab8953fe0a98340e036eda18bd6d669520908b071c9b2c5bba6c893b05fa68063a9a81adef2b19003afde3189baec41

[fpga_reboot]
A/fpga_reboot_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/fpga_reboot.vhd|15|1*791329
BinI32/fpga_reboot_arch=3*74185
I=0*536327
I/fpga_reboot_arch=0*537462
M=11|0|vd0|1554845420249|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/fpga_reboot.vhd|0*535883*0x3dbf4eb9dd02b128d08c0508951420fd49361592|0*536206*0x23b75c12e3e89f2ef000564498faa8c2
M/fpga_reboot_arch=21|0|vd0|1554845420266|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/fpga_reboot.vhd|0*536569*0x39f1d676749aac24ff6069ca9e890b33e58e190b|0*537321*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/special/fpga_reboot.vhd|6
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|154918cc870d6181d654d94050b3dbd8670f1b9bf588b7323d2879c7dd772fd5617e4fc585ba2af32688659df9e079d5
Version/fpga_reboot_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|91097426b17e928542c396a020dc521a7b8c6120d9a966fd33696147e1bda62a62a36969384f9ab58760bea1ebe5b7e9

[handler_ipu]
A/handler_ipu_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_ipu.vhd|51|1*874505
BinI32/handler_ipu_arch=3*102178
I=0*599868
I/handler_ipu_arch=0*611881
M=11|0|vd0|1554845438779|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_ipu.vhd|0*598387*0x7f9ea5549fa40fcb89b483ec8d6747286b7ff5a9|0*599747*0x23b75c12e3e89f2ef000564498faa8c2
M/handler_ipu_arch=21|0|vd0|1554845439647|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_ipu.vhd|0*600256*0x84fcecb0ca065349c6db73e7758214f98d2b0608|0*611740*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/special/handler_ipu.vhd|15
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|ec4d2a9cb293290c6be654dd695b0455ebf2905d865fd7f8bc35deb6a22bebbfd17b7bf7fcbe2a22058b0b50b09d7e43
Version/handler_ipu_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|7db11bf32d2d6981cc3e437894ece29345a0a787102fe3e6af6ecad546242ab9583ac8eb4c7abe1b8f27c799dad3f3a4

[input_statistics]
A/input_statistics_arch=21|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_statistics.vhd|29|1*678503
BinI32/input_statistics_arch=3*30980
I=0*445486
I/input_statistics_arch=0*452833
M=11|0|vd0|1554845268000|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_statistics.vhd|0*444685*0x5aa1e6b1dace97d73a3590ebbde10b11174beeed|0*445355*0x23b75c12e3e89f2ef000564498faa8c2
M/input_statistics_arch=21|0|vd0|1554845268102|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_statistics.vhd|0*445845*0xa617c75d53f7f43fff2376d923de5c9e9ed1ad97|0*452677*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_statistics.vhd|7
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|fff372e9ee806550906172d7c8b5f9e51c254f08afdcb8e3ad48292d98d19138e9ec2274a2664da65aa29a5f02e2e68c
Version/input_statistics_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|fff372e9ee806550906172d7c8b5f9e519dc8630d06a289aae24a9da69f1487a35128c111a23e75af60b5bd9dbe3f63e

[input_to_trigger_logic_record]
A/input_to_trigger_logic_arch=21|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_to_trigger_logic_record.vhd|24|1*687990
BinI32/input_to_trigger_logic_arch=3*37511
I=0*454278
I/input_to_trigger_logic_arch=0*462713
M=11|0|vd0|1554845269208|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_to_trigger_logic_record.vhd|0*453585*0x28ad896213bd8c75f05a5b2c3a855e40c8e43e85|0*454121*0x23b75c12e3e89f2ef000564498faa8c2
M/input_to_trigger_logic_arch=21|0|vd0|1554845269279|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_to_trigger_logic_record.vhd|0*454650*0xdedac6e30e1ca12d7004a9747055596a97fe573b|0*462525*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/input_to_trigger_logic_record.vhd|7
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|69f7e2af07ff1a8e848e75213f23e2574ef3fe0145bfb09dead934c3ee385117b240cfa08d1ba2318c975cb2e6358a7d783cf20e72d0f50520a5d1c0d36dd6bd
Version/input_to_trigger_logic_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|69f7e2af07ff1a8e848e75213f23e2576fd2faa30a4bdbf4ca974c1132e5755a72226e0625c410cd80d77530e0da51b8d8cedd572d28c609bd45911f0b206767

[lattice_ecp2m_fifo]
E=1*76380
I=0*160128
M=3|0|vd0|1554845184709|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp2m_fifo.vhd|0*154118*0xa28455d29e69d83fd65ebe4b6567bea2f305009b|0*159988*0x23b75c12e3e89f2ef000564498faa8c2
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp2m_fifo.vhd|8
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|38ed9de235757abe305a16e6390ef6080c47dd8904de019e34e253bc9ddd00f631074c8a03f08149ffe108882d15a597

[lattice_ecp3_fifo_16x16_dualport]
A/structure=A/Structure 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd|29|1*233971
BinI32/structure=3*15797
I=0*210466
I/structure=I/Structure 0*235777
M=11|0|vd0|1554845238943|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd|0*209683*0xb8b9751749ec6b09031ac52e18e9e73daefbd059|0*210298*0x23b75c12e3e89f2ef000564498faa8c2
M/structure=M/Structure 21|0|vd0|1554845241251|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd|0*210728*0x6586f9d8e22876e51be5daedbf6cdf46f032369a|0*235596*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_16x16_dualport.vhd|14
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|078434bd1c87727264007e4f4c6f7db7001f3307acc8e3bb9060dbd0e42e7f809aa5e68aa40b893c4538a356f4042cb478f3fa41678a5f37730981b6fa3258ff
Version/structure=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|eab8953fe0a98340e036eda18bd6d669520908b071c9b2c5bba6c893b05fa68038350a11bcd32edb7c9092106ac71182

[lattice_ecp3_fifo_18x16_dualport]
A/structure=A/Structure 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd|29|1*299314
BinI32/structure=3*16111
I=0*239152
I/structure=I/Structure 0*265314
M=11|0|vd0|1554845244347|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd|0*238369*0x5bbe9a72672cdf562b8fbcd8db2ecae27ea3f141|0*238984*0x23b75c12e3e89f2ef000564498faa8c2
M/structure=M/Structure 21|0|vd0|1554845245768|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd|0*239414*0xd7439457a1fc258e61564f27fc876e55cf2d4d57|0*265133*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/lattice_ecp3_fifo_18x16_dualport.vhd|14
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|078434bd1c87727264007e4f4c6f7db7301db6bd4f6cd05a7b1897f55999afe9f8c6b99d48ebdc7788419a6f9fc1626a12a3f2c7c7b6e7744d7ea4f1656fa57c
Version/structure=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|eab8953fe0a98340e036eda18bd6d669520908b071c9b2c5bba6c893b05fa680828dd13ad57ee22f2eb3e395ce677436

[lcd]
I=0*508932
M=11|0|vd0|1554845285696|E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/lcd.vhd|0*508379*0x8dd1f2e055d41f5448662f3e24d1646612649eda|0*508830*0x23b75c12e3e89f2ef000564498faa8c2
R=E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/lcd.vhd|8
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|7514c2287cd4b160fb0616dc829a8d56b30b0f13d343391b8160e8df3d005526

[load_settings]
A/load_settings_arch=21|E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/load_settings.vhd|38|1*780859
BinI32/load_settings_arch=3*66130
I=0*522461
I/load_settings_arch=0*535217
M=11|0|vd0|1554845292384|E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/load_settings.vhd|0*521672*0x51ca1675c5553eb29bcddc7f69d3329bc522c07a|0*522339*0x23b75c12e3e89f2ef000564498faa8c2
M/load_settings_arch=21|0|vd0|1554845292968|E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/load_settings.vhd|0*522817*0x7ea90486122b0c8fb6d892df2bf2e5760d0b00d1|0*535073*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/load_settings.vhd|8
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|7e2c77288b18925d77c8508efacba38da5d8a933ebc79e229640bb8b5b9b50c5d95ae389a9846aa3265298456ba104af
Version/load_settings_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|7e2c77288b18925d77c8508efacba38d45a81ba55b38541e97b53f3939f8ab9e08ff69e58e2969a6e34176595e341859

[pcsd]
A/pcsd_arch=A/PCSD_arch 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|517|1*435143
BinI32/pcsd_arch=3*17369
I=0*313749
I/pcsd_arch=I/PCSD_arch 0*345279
M=11|0|vd0|1554845250964|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|0*298445*0x625baa68bf665e0df98dddfea2819038fa27d88b|0*313615*0x23b75c12e3e89f2ef000564498faa8c2
M/pcsd_arch=M/PCSD_arch 21|0|vd0|1554845251186|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|0*313945*0x1d87982ddbdb9f8cdb03f5a59ff447ad08e0864f|0*345132*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|11
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|e212812b0b898c4f0c9fa333d2828aec372160aa82154ce60b58ebc0cfac0daf
Version/pcsd_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|05d7c9ecae37157416ab4e097d9d696b59e4ed595574a5656b8ead9383b9757aa7f76073f22d2c4f2d43f262f6f72d27

[pulse_sync]
A/behavioral=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd|20|1*225403
BinI32/behavioral=3*11551
I=0*198788
I/behavioral=0*200158
M=11|0|vd0|1554845226935|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd|0*198234*0x5ebc48a4e0ef324f642784d3300bda3acfdb7c13|0*198670*0x23b75c12e3e89f2ef000564498faa8c2
M/behavioral=21|0|vd0|1554845226937|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd|0*199072*0x766b96982253957da9f439a868db5a10e5f10745|0*200026*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/pulse_sync.vhd|9
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|af44e5b68fdae69a94b05e25b18bd3c83ab045b7ba10442b5e4a516841f0feac3edf30d958d719a6039f2d4506325a33
Version/behavioral=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|35f8e56ee514308d50318f7abb190927faf8176ad6902a7357df79bb1a85bff43edf30d958d719a6039f2d4506325a33

[ram]
A/ram_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram.vhd|23|1*775740
BinI32/ram_arch=3*62650
I=0*515680
I/ram_arch=0*516475
M=11|0|vd0|1554845289879|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram.vhd|0*515083*0xb4305fc4f24921931d46a617ea49f068f44fe50d|0*515576*0x23b75c12e3e89f2ef000564498faa8c2
M/ram_arch=21|0|vd0|1554845289889|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram.vhd|0*515991*0xa2cdd13b1ab77668784b8de73c07ea074b2bd90f|0*516359*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram.vhd|9
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|a936fc2a703b3f48871772595baaafeba86dafc7359c4328364f643b85143dbc
Version/ram_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|da194d248fa93d6f950bd4e969353d2521fbe190f4161edc23c1a73ed41f53dda210215d3e09b3701972f35e25f3b2ab

[ram_16x8_dp]
A/ram_16x8_dp_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd|31|1*228129
BinI32/ram_16x8_dp_arch=3*13207
I=0*203783
I/ram_16x8_dp_arch=0*204742
M=11|0|vd0|1554845230401|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd|0*202613*0x0e2fa455a458e44805dc1d232dcb8f26663cb1af|0*203663*0x23b75c12e3e89f2ef000564498faa8c2
M/ram_16x8_dp_arch=21|0|vd0|1554845230403|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd|0*204102*0x81b6b913bf798b232ad0c5f126076a0850785946|0*204602*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_16x8_dp.vhd|9
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|391d0cf4a3b251c8d3e8a1eae740f6978f283f619ba8656771f0f34ae184afe2184d9c80f99fe5289b538f5fca450e01
Version/ram_16x8_dp_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|ed38a0577e9534b0d83058a077b4b58e858e5cac7b0f6eabaa421484083d39be282d89f40e33b2996faf8e169a1241ae

[ram_dp]
A/ram_dp_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd|25|1*230183
BinI32/ram_dp_arch=3*14033
I=0*206043
I/ram_dp_arch=0*206930
M=11|0|vd0|1554845232326|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd|0*205340*0x3204c8c1b44c81da4d84c833f18a9afb2df5682d|0*205933*0x23b75c12e3e89f2ef000564498faa8c2
M/ram_dp_arch=21|0|vd0|1554845232328|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd|0*206357*0x8fef9cf02d73b9aa97b2b63a6e25f79a9d0f5388|0*206805*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp.vhd|9
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|e6578184505ede7e356ca1f8b4511b55b6e28871347dd7de5cb2c6ddd17de005
Version/ram_dp_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|11fbea72e3b7fb8cb146238eb01c02095d0d060f13b519ad864d2ae3bb87699b8c71f6e7a707ad3f57b722fe57be4920

[ram_dp_rw]
A/ram_dp_rw_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd|26|1*232125
BinI32/ram_dp_rw_arch=3*14951
I=0*208193
I/ram_dp_rw_arch=0*209060
M=11|0|vd0|1554845235689|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd|0*207520*0x9caa7b4901c24c6345d807df0252947114f81a47|0*208077*0x23b75c12e3e89f2ef000564498faa8c2
M/ram_dp_rw_arch=21|0|vd0|1554845235727|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd|0*208510*0x51fc48c541e11b2d88649865dbc714c2f6e34ca1|0*208926*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/ram_dp_rw.vhd|11
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|7561d0e47ad2725935dc3187d6cb5551420c16976db74be355c9c116369787f6cc781ba3070e8b86274b04ba57b90630
Version/ram_dp_rw_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|0281c98c6ddca89fd884575a4af7c88be066fa06b167901df1ba107c86b9e5b0ff990544b5d4543d08deb65c43533c02

[readoutfifo]
A/readoutfifo=22|./../../../../workdir/readoutfifo.v|8|1*186413
BinI32/readoutfifo=3*9225
R=./../../../../workdir/readoutfifo.v|8
SLP=3*9573
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|09990a73398968b4c18b4772f31b3e6f1f41e9f669c07067776296f61385a9afe9bf8a9b77438172aec43d8f1c24597a

[rx_reset_sm_125]
A/rx_reset_sm_125arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|1541|1*524629
BinI32/rx_reset_sm_125arch=3*17668
I=0*346500
I/rx_reset_sm_125arch=0*350009
M=11|0|vd0|1554845251337|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|0*345770*0xecabef47e5a29f7b71c376985d31dba0bf8fbf9b|0*346355*0x23b75c12e3e89f2ef000564498faa8c2
M/rx_reset_sm_125arch=21|0|vd0|1554845251368|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|0*346823*0x0c466a85c696bd42e07d8bd316aabe2e70f9f31f|0*349841*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|1528
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|8125479bdd890b732c1937e92046fd8e4cc5be6d41eece4df727e9fed4fb9f775bbe482e7e4ea9777d1df141df93cfd3
Version/rx_reset_sm_125arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|8125479bdd890b732c1937e92046fd8e3b8261712c64842d200c698524c33df08f53322e92406a788d2545131c61a8f2

[sedcheck]
A/sed_arch=21|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd|20|1*768961
BinI32/sed_arch=3*59144
I=0*510059
I/sed_arch=0*514707
M=11|0|vd0|1554845288597|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd|0*509559*0xbc978a91efd3817372c2f80c737606c852decfea|0*509944*0x23b75c12e3e89f2ef000564498faa8c2
M/sed_arch=21|0|vd0|1554845288629|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd|0*510410*0x8d5219e8b4615b8ec90f7e023d78351989d09ac1|0*514580*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/sedcheck.vhd|8
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|3471ce9c38eccb6b99a9926bc9c437e26b143096d3c51d0a9c6fa1cf847b2f8658c12f937e17a7df0877b8694766bb6e
Version/sed_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|2888be6bd1e0699af1ffdb310d0e0d909fe9f5d45387e315d0c1768e206a1b0d58c12f937e17a7df0877b8694766bb6e

[sfp_1_125_int]
A/sfp_1_125_int_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|1934|1*530057
BinI32/sfp_1_125_int_arch=3*22011
I=0*356721
I/sfp_1_125_int_arch=0*390145
M=11|0|vd0|1554845251771|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|0*354882*0x58be87138b8759e667c161fc632d65f175b4bcab|0*356578*0x23b75c12e3e89f2ef000564498faa8c2
M/sfp_1_125_int_arch=21|0|vd0|1554845251988|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|0*356964*0x3cb9e29857a2e56aabb2a30691d7256f33506b9b|0*389980*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|1883
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|828ac162b853d1ee070ba6e82ea02de8e80d5faaf89800ddb3f6b78d2be3043e4e3873f3beed455c8dfb73996805603d
Version/sfp_1_125_int_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|828ac162b853d1ee070ba6e82ea02de859f837a7c05a28028ce2952f165ffcd3696e22ee63b99b0414fac02da47efdcb

[signal_delay]
A/arch=21|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalDelay.vhd|25|1*590919
BinI32/arch=3*28109
I=0*405254
I/arch=0*406305
M=11|0|vd0|1554845261630|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalDelay.vhd|0*404644*0x6c170f97a17d66ad9a5763a11bee7e66ca7b7a71|0*405123*0x23b75c12e3e89f2ef000564498faa8c2
M/arch=21|0|vd0|1554845261648|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalDelay.vhd|0*405497*0x9d352dc3eca4227d2a12055d55ad5adcd3705ea9|0*406166*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalDelay.vhd|12
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|7a0ec243fb1436d9bf287a4e5f461db78f08e11eb86e5dcfaafbb5c87d5636ddf173381c9231fa97aa10d9f9748f99f0
Version/arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|907f1eb2ab5faaca81dadc47e735a03a6bd9b78ab3ba4bbcf1b6809e303bbae5

[signal_gated]
A/arch=21|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/signal_gated.vhd|19|1*586814
BinI32/arch=3*26254
I=0*398788
I/arch=0*399894
M=11|0|vd0|1554845257123|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/signal_gated.vhd|0*398314*0x32e956a76fe78ec4c157fd8c233c88d68b167745|0*398656*0x23b75c12e3e89f2ef000564498faa8c2
M/arch=21|0|vd0|1554845257202|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/signal_gated.vhd|0*399031*0x49324867e3a7127d0ac822931902b62530b9dc1d|0*399754*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/signal_gated.vhd|8
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|682dfb394c7220f80682e002a7cf5bfb857f90b442cca31dcc5c522d4f3db826b8adc35606be1f47312bd99389f05a56
Version/arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|907f1eb2ab5faaca81dadc47e735a03a39c36d2e2d7647a50303359b04a1001a

[signal_stretch]
A/arch=21|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalStretch.vhd|23|1*585480
BinI32/arch=3*25448
I=0*396733
I/arch=0*397717
M=11|0|vd0|1554845255693|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalStretch.vhd|0*396217*0x3eafa4fd7e3a8acf3b176ac53046974ab8661786|0*396598*0x23b75c12e3e89f2ef000564498faa8c2
M/arch=21|0|vd0|1554845255695|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalStretch.vhd|0*397090*0xf5b5908ec4fdcb2d28b139deada7b25d319f5317|0*397574*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/SignalStretch.vhd|12
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|e70de0484f7216dad10a00834e3219682a7139eeea86f443530e57cf3c90833b4c09978a7df6afb8dcecb62ff4d2147a
Version/arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|907f1eb2ab5faaca81dadc47e735a03a207d3aff79dff8ffd674a57c3bef6212

[spi_databus_memory]
A/behavioral=A/Behavioral 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_databus_memory.vhd|31|1*819107
BinI32/behavioral=3*75423
I=0*549896
I/behavioral=I/Behavioral 0*552495
M=11|0|vd0|1554845424035|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_databus_memory.vhd|0*548946*0xf3d215eb2b23b387c6768e63266eb27cfe8e9b8e|0*549761*0x23b75c12e3e89f2ef000564498faa8c2
M/behavioral=M/Behavioral 21|0|vd0|1554845424128|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_databus_memory.vhd|0*550291*0xc9941d719bfb9bf119ae7ecc34da698ae4c5c0b5|0*552346*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_databus_memory.vhd|10
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|e949951716511ee4684ea20e60b7f4bec5041a3e9e6af9bd5b046258b2f938d67a89d2b64e1dc12e9e1d1f119086753f
Version/behavioral=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|35f8e56ee514308d50318f7abb190927faf8176ad6902a7357df79bb1a85bff42b8a26acbfaa918dc8fc89be864c5cc1

[spi_dpram_32_to_8]
A/structure=A/Structure 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd|32|1*792671
I=0*538828
I/structure=I/Structure 0*547572
M=11|0|vd0|1554845422116|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd|0*538003*0x6c930be03d08b8e827d274baf22b82e6d8812b2a|0*538690*0x23b75c12e3e89f2ef000564498faa8c2
M/structure=M/Structure 21|0|vd0|1554845422140|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd|0*539075*0x1d65d5048b6cd3a7f37e43366feab7fada6e9949|0*547421*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/spi_dpram_32_to_8.vhd|14
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|0897b7cf7eff25cef9f598dc7fda2dd31c998417bf874342bbfb69f2076913d7d99c2eabd34218092db3047645c2e86d
Version/structure=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|eab8953fe0a98340e036eda18bd6d669520908b071c9b2c5bba6c893b05fa680451d106c0866092fbfa9567f44abc12e

[spi_flash_and_fpga_reload_record]
I=0*582014
M=11|0|vd0|1554845432213|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd|0*581226*0xe2076ab6646ff3bed4558a0b4b1391213b99d202|0*581851*0x23b75c12e3e89f2ef000564498faa8c2
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_flash_and_fpga_reload_record.vhd|11
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|b4e7399fe0b3314d7dfeb4ea149a338492196537dfc4da3f52b97ae8aaf7c12402b451abf4dd309f017fb454c5c4f8a7eb2d6a7cc3693ce22a225a228aaf9aff

[spi_ltc2600]
A/spi_ltc2600_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_ltc2600.vhd|32|1*763693
BinI32/spi_ltc2600_arch=3*54000
I=0*502201
I/spi_ltc2600_arch=0*507888
M=11|0|vd0|1554845284064|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_ltc2600.vhd|0*501317*0xbd43bf04c88774d09b86b57d0b59a79ef812eb03|0*502080*0x23b75c12e3e89f2ef000564498faa8c2
M/spi_ltc2600_arch=21|0|vd0|1554845284080|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_ltc2600.vhd|0*502443*0xc68ddee8df07b159703254fe12ddb7b6f91f8056|0*507747*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_ltc2600.vhd|6
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|1759fecf846751f8f8ee0befc5b4f1e933851cd9a707eb426905594c7588efc3feb31abe897a5195ac84f4193f941caf
Version/spi_ltc2600_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|d24c08271c69b6234f3dc837b5040753f51cd62472edd77864fe0cde529fc9ccc9c3bd50905fc2bea7d7d8729182250b

[spi_master]
A/behavioral=A/Behavioral 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_master.vhd|37|1*837904
BinI32/behavioral=3*88962
I=0*568661
I/behavioral=I/Behavioral 0*573392
M=11|0|vd0|1554845428697|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_master.vhd|0*567608*0x7372b8040767ac19ccd552b160c608efe0754f3d|0*568542*0x23b75c12e3e89f2ef000564498faa8c2
M/behavioral=M/Behavioral 21|0|vd0|1554845428789|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_master.vhd|0*569048*0xd8573c2a2ebb6a67a075396e61a185dc0169cc6c|0*573259*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_master.vhd|10
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|d1256530a4d29ff9ec8c51bb757f76d67bca822e3b193d76ae7bdf8a2d46ede3c985bcda18c4718b2fa5ce0d0d170ea8
Version/behavioral=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|35f8e56ee514308d50318f7abb190927faf8176ad6902a7357df79bb1a85bff4c985bcda18c4718b2fa5ce0d0d170ea8

[spi_master_generic]
A/spi_master_generic_arch=21|E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/spi_master_generic.vhd|37|1*777393
BinI32/spi_master_generic_arch=3*63453
I=0*517919
I/spi_master_generic_arch=0*520935
M=11|0|vd0|1554845291170|E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/spi_master_generic.vhd|0*517134*0x1500bf4ef64de6c51590018a09b3c6cc99323030|0*517787*0x23b75c12e3e89f2ef000564498faa8c2
M/spi_master_generic_arch=21|0|vd0|1554845291186|E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/spi_master_generic.vhd|0*518280*0x02f701ee84810e0efd7398f6bc7e40cac46a870f|0*520776*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trb3sc/code/spi_master_generic.vhd|8
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|b444036c6136922d6487ba1d6ffa2d837edc8cfc6838f3eb2db457e0d16c3dc41016f08e37f8cf39718ed5ae5c189b5a
Version/spi_master_generic_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|b444036c6136922d6487ba1d6ffa2d831157219acdd32353da742b5b3bc458a826527262ddaa47cb266f3a3c4d9b973a10b3dd63401224a9670dacf2a86525be

[spi_slim]
A/behavioral=A/Behavioral 21|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_slim.vhd|44|1*824077
BinI32/behavioral=3*76918
I=0*554475
I/behavioral=I/Behavioral 0*566908
M=11|0|vd0|1554845425745|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_slim.vhd|0*553296*0x5194a4023a21401909b06c9aac9b5b63ab91df12|0*554360*0x23b75c12e3e89f2ef000564498faa8c2
M/behavioral=M/Behavioral 21|0|vd0|1554845426591|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_slim.vhd|0*554860*0x6de9985caaa86d37b8c7c5c96b4e219ec44c0f3b|0*566779*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/special/spi_slim.vhd|12
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|d6d529a31a23f10593c50434341730a58daf0fa33d45c70b25ec0f1d61b92b1f404f2a8dec9cd92afd4c8dcbc10445bd
Version/behavioral=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|35f8e56ee514308d50318f7abb190927faf8176ad6902a7357df79bb1a85bff41b3a2c77a89b1a54760c6db89f765f5b

[state_sync]
A/behavioral=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd|18|1*226992
BinI32/behavioral=3*12619
I=0*201159
I/behavioral=0*202041
M=11|0|vd0|1554845228629|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd|0*200665*0x790284d484fb37f2af54f0b55e00a990673df26c|0*201041*0x23b75c12e3e89f2ef000564498faa8c2
M/behavioral=21|0|vd0|1554845228650|E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd|0*201443*0xce75433250d5721480407d331556d5c9aa11bef2|0*201909*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/basics/state_sync.vhd|9
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|1f78ea97f7c3b82a6f5b51b5ee8ae96ac375476e1391e700f0f0a79dced628f09b2941a44c44eed6f4b55ead9362f160
Version/behavioral=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|35f8e56ee514308d50318f7abb190927faf8176ad6902a7357df79bb1a85bff49b2941a44c44eed6f4b55ead9362f160

[structure_con]
BinI32/structure_con=3*112435
Configures=fifo_18x2k_oreg.Structure
E=1*956792
I=0*647428
M=2|0|vd0|1554845442130|E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x2k_oreg.vhd|0*646390*0xedd083bf94eabcaded74f8144a2f79ffb5b013be|0*647273*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/lattice/ecp3/fifo/fifo_18x2k_oreg.vhd|1086
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|91bab8d02e27836b7ffe05e485a1ca605405807a56299549a0eccf38ac4ca909e5af02a364f9fc343c51d51ab441b49a

[support]
E=1*585013
I=0*395787
M=3|0|vd0|1554845253979|E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd|0*395233*0x2dd7f7e38f9c5fe4e7111be14ca7f624177b5100|0*395667*0x23b75c12e3e89f2ef000564498faa8c2
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/optical_link/f_divider.vhd|153
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|ec3ded63a5e8ef112684b2cf2050447726527262ddaa47cb266f3a3c4d9b973a5919b2eb8d4a8aee575853076a2d11dc

[trb3_components]
E=1*68947
I=0*153305
M=3|0|vd0|1554845183894|E:/FPGA/trigger_FPGA_MUSE/trb3/base/trb3_components.vhd|0*113706*0x90445e6579480a9c474691fe4e695184ca9ae7af|0*153181*0x23b75c12e3e89f2ef000564498faa8c2
R=E:/FPGA/trigger_FPGA_MUSE/trb3/base/trb3_components.vhd|7
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|c91d5a576354476c06d26e1a36e0a1caad8b976c2228844cc16645bef99eaace19da2336ee0a7251baab9a326ef644e7

[trb3_tools]
A/trb3_tools_arch=21|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/trb3_tools.vhd|63|1*859103
BinI32/trb3_tools_arch=3*100059
I=0*590692
I/trb3_tools_arch=0*597227
M=11|0|vd0|1554845436622|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/trb3_tools.vhd|0*589120*0xace63d9f35bbd6ccd879f7792250bff261fefe2b|0*590573*0x23b75c12e3e89f2ef000564498faa8c2
M/trb3_tools_arch=21|0|vd0|1554845436974|E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/trb3_tools.vhd|0*591141*0xb054c8b923c7427c685f25ac1a38c740550ea8c2|0*597089*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trb3/base/code/trb3_tools.vhd|11
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|042ea253f9dc992710105afdcdfbe4661c1cc2de8f6aff42cd43d2537f90d68196813930eec48f1c446829113c7efac5
Version/trb3_tools_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|790bbaee946aeace95cde6420d3f17a9b1a83f611ae4f5a351de2c48d4aab112d09135ce7547889b250d273e8b1bfe7a

[trb_net16_regio_bus_handler]
A/regio_bus_handler_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler.vhd|49|1*845207
BinI32/regio_bus_handler_arch=3*91840
I=0*576163
I/regio_bus_handler_arch=0*580486
M=11|0|vd0|1554845430436|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler.vhd|0*574345*0x8077ed7ab353ac6b9c3d8d20fc385f363bb3002a|0*576018*0x23b75c12e3e89f2ef000564498faa8c2
M/regio_bus_handler_arch=21|0|vd0|1554845430502|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler.vhd|0*576567*0x2309ff215a79551094e4fab5396a7bf0553b8685|0*580315*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler.vhd|10
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|6ec551201dc9b514915ebf74a3e90b76ebf8d516093b0cfa424e37ebf96048435d8c7418d7457dcf3a8eb15f73351d50ea7cd34a7ee96bbce1f283350b83d870
Version/regio_bus_handler_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|60846e3d2408512e4c17acc617460d7dfa76dcab8096d10ecfae613bc8e832f827e00ac4e4a8a4c7e50e4e497749e72f

[trb_net16_regio_bus_handler_record]
A/regio_bus_handler_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd|46|1*852686
BinI32/regio_bus_handler_arch=3*96123
I=0*583793
I/regio_bus_handler_arch=0*588241
M=11|0|vd0|1554845434748|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd|0*582858*0xa8119a9ec0a13f8682ae015343485002e4a162a7|0*583634*0x23b75c12e3e89f2ef000564498faa8c2
M/regio_bus_handler_arch=21|0|vd0|1554845434770|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd|0*584170*0x4d6854d720cfef890b65a893e95d43ebb9cba98b|0*588056*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net16_regio_bus_handler_record.vhd|8
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|6ec551201dc9b514915ebf74a3e90b7636b579b774ab9bb3b6d9f38781306c399da6b276138d991930c667642e170f6e4ad8f254f2861862260c407df1ca2c79
Version/regio_bus_handler_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|60846e3d2408512e4c17acc617460d7dfa76dcab8096d10ecfae613bc8e832f8a3b0f03f8d467b532475e02ded319b96

[trb_net_components]
E=1*22221
I=0*112560
M=3|0|vd0|1554845183021|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_components.vhd|0*22004*0x285cb99bd3da35e9eccfd8b448a8765de1952343|0*112433*0x23b75c12e3e89f2ef000564498faa8c2
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_components.vhd|8
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|42d96cbd1e05239c8f356b597b5170771a6ffb0ec624143de5ceb8682b5d501a82923f579bf09f01e5cb109d42e4efdc

[trb_net_crc8]
A/imp_crc=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd|32|1*223018
BinI32/imp_crc=3*10246
I=0*195852
I/imp_crc=0*197679
M=11|0|vd0|1554845225475|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd|0*195336*0x7aefe741efaf0ecbb45262ae96e44747a5ac9045|0*195737*0x23b75c12e3e89f2ef000564498faa8c2
M/imp_crc=21|0|vd0|1554845225477|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd|0*196172*0x39147fad3a8b102a9d2810ea37cad7d34a924983|0*197553*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_CRC8.vhd|21
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|fecda90d1ee0be366d42d4d8b655c8a303def8b109d026e55114f657ff8a1f536a04a0c04ff681f0c1b0390934cfeebf
Version/imp_crc=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|a874deee72cff5f3d261c23637f8ccfe26527262ddaa47cb266f3a3c4d9b973abca4ddeb67530fc30c8ef255befc76fb

[trb_net_std]
BinI32/trb_net_std=3*0
E=1*530
I=0*12808
I/trb_net_std=0*15612
M=3|0|vd0|1554845179639|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_std.vhd|0*4373*0x0092e7bf9b19890c836335c24c50d636abc72f5e|0*12695*0x23b75c12e3e89f2ef000564498faa8c2
M/trb_net_std=4|0|vd0|1554845179733|E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_std.vhd|0*13093*0xa6c1b48f63ee623c7754f758095e198cc1bd5e1c|0*15485*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/trb_net_std.vhd|7
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|ce3d4f89a686b735a11544f9f566ea33dbbdab49837544f1802e77c840b683b6ef2c9263b748e61de1e3ecdc9dbdb67a
Version/trb_net_std=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|ce3d4f89a686b735a11544f9f566ea33dbbdab49837544f1802e77c840b683b668f30e1507ad35bdce1372baecee01aa

[trigger_master]
A/trigger_master_arch=21|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master.vhd|22|1*589662
BinI32/trigger_master_arch=3*27361
I=0*403092
I/trigger_master_arch=0*403996
M=11|0|vd0|1554845260140|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master.vhd|0*402525*0x82fdc574f039a36d3e1f037b3a88146c7135b18f|0*402956*0x23b75c12e3e89f2ef000564498faa8c2
M/trigger_master_arch=21|0|vd0|1554845260179|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master.vhd|0*403449*0x4660aa7e6c543c24d67bafd4058170d74397ccff|0*403837*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master.vhd|14
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|95f7b1e64f30ffda9739c57c206f502957a2ecf5a8223ce48d6e0d1395f0b96b904abc57e0b2b6f52e0ae08a8636dfaf
Version/trigger_master_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|a572cdd3a691cea9459e80ec11f7917e658d80accc4709b66a66a631b8f1d447cdb4de3c79590b8acf6d8f038fb9a6f6

[trigger_master_top]
A/trigger_master_top_arch=21|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master_top.vhd|29|1*592779
BinI32/trigger_master_top_arch=3*29242
I=0*407720
I/trigger_master_top_arch=0*411307
M=11|0|vd0|1554845263229|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master_top.vhd|0*406854*0x685b4a41e44bf9aa8cd63ad8f71037a680284139|0*407576*0x23b75c12e3e89f2ef000564498faa8c2
M/trigger_master_top_arch=21|0|vd0|1554845263267|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master_top.vhd|0*408122*0x182748ccc13393ced247166e1ccac59517caa6e9|0*411136*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_master_top.vhd|14
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|a572cdd3a691cea9459e80ec11f7917e1b569e5f7bb7ae86ce7d00c0612d118f07150098876e3d3a8d574b5e749bcc34
Version/trigger_master_top_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|a572cdd3a691cea9459e80ec11f7917ebfb12ac2e7caab406e2214479ce53971118a7729968b63eda3524c60282f1375

[trigger_or_enabled]
A/trigger_or_enabled_arch=A/trigger_OR_enabled_arch 21|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_OR_enabled.vhd|22|1*588386
BinI32/trigger_or_enabled_arch=3*26835
I=0*401000
I/trigger_or_enabled_arch=I/trigger_OR_enabled_arch 0*401926
M=11|0|vd0|1554845258727|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_OR_enabled.vhd|0*400409*0xd645a46cd5885175aa9e159ef5c5c9e9b8a15ffc|0*400856*0x23b75c12e3e89f2ef000564498faa8c2
M/trigger_or_enabled_arch=M/trigger_OR_enabled_arch 21|0|vd0|1554845258729|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_OR_enabled.vhd|0*401361*0xce36b92e10b62e0ce28c910a4cfdf6ef8122793e|0*401755*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/Source/trigger_OR_enabled.vhd|14
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|aeeaa2bd3ee4085b7675b51540d7a821f4974e5ba9dfa7bddbbf09e41af8ee2756403ecdfbaf79f1208e1981dbdb180e
Version/trigger_or_enabled_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|aeeaa2bd3ee4085b7675b51540d7a82175c0a0f14655a96dae5529485c86febb26527262ddaa47cb266f3a3c4d9b973aab96f1564c367256346efe7dbd3674bf

[tx_reset_sm_125]
A/tx_reset_sm_arch_125=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|1727|1*527551
BinI32/tx_reset_sm_arch_125=3*20038
I=0*351254
I/tx_reset_sm_arch_125=0*354028
M=11|0|vd0|1554845251482|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|0*350618*0x8b0d706690f92f329429c6a8b8bcccaeb771cccd|0*351109*0x23b75c12e3e89f2ef000564498faa8c2
M/tx_reset_sm_arch_125=21|0|vd0|1554845251503|E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|0*351577*0xc37dc3aac6f3824c52acd253d88d1632914b0129|0*353859*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/media_interfaces/ecp3_sfp/sfp_1_125_int.vhd|1716
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|228a97a3a342f41031fd44c4fa7e2c5cda6e286290494c9cfcc76c07b92b9acb9c7bdb747ab5888cc908376431f1ec25
Version/tx_reset_sm_arch_125=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|2342020f8909abcade1d9f16ab03d4c22b4498360151cd84426c3e3817023ad110816048674a6f1064d9e4107720a1db

[uart]
A/uart_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart.vhd|29|1*759026
BinI32/uart_arch=3*51441
I=0*496231
I/uart_arch=0*500487
M=11|0|vd0|1554845282674|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart.vhd|0*495612*0xcd925294083d1d13dce57feb945fb300a9988c8c|0*496124*0x23b75c12e3e89f2ef000564498faa8c2
M/uart_arch=21|0|vd0|1554845282722|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart.vhd|0*496611*0x5c466b9f42975c3d27ceddc8b1134ac8d61325dc|0*500367*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart.vhd|13
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|d6ad415262f8cf912e809713824a3c01ae667954b2ed508bfda77e089c96ce4b
Version/uart_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|8e53da5538a27ddfc0b3084db256b2b95fb4070a7fdfd8da59b6a7357a41e9dc1676ee890347a53550b7ae61fee8404b

[uart_rec]
A/uart_rec_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_rec.vhd|24|1*755810
BinI32/uart_rec_arch=3*49061
I=0*491080
I/uart_rec_arch=0*493748
M=11|0|vd0|1554845279206|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_rec.vhd|0*490559*0xa3e723e3608eea3e52fece8a1111299c2aecb5ee|0*490965*0x23b75c12e3e89f2ef000564498faa8c2
M/uart_rec_arch=21|0|vd0|1554845279222|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_rec.vhd|0*491319*0xf3af0c5162e177463271e15e55e0d0bbdb0852f8|0*493616*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_rec.vhd|6
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|67516c3bd3951cfb361a1fa982d372a8bf54c37a5929d0b0bef44c4f98f3ba1884847cd4d690a3bcdea9598ad60cdeb4
Version/uart_rec_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|b2869a04ce7a614070e7994c256758400e7b151c85f076c62d382c28a9f4ed555a5b07590a18a4f14889f7b3d17c4367

[uart_trans]
A/uart_trans_arch=21|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_trans.vhd|28|1*752899
BinI32/uart_trans_arch=3*47018
I=0*487913
I/uart_trans_arch=0*490047
M=11|0|vd0|1554845278110|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_trans.vhd|0*487368*0xc712e15371b84ef5173b1f885a4e7cad182892c4|0*487794*0x23b75c12e3e89f2ef000564498faa8c2
M/uart_trans_arch=21|0|vd0|1554845278127|E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_trans.vhd|0*488154*0x0ea1c0733bb3b136a99944836c5a75199935e013|0*489909*0x9065d32a2e40e13794b29a2731812845
R=E:/FPGA/trigger_FPGA_MUSE/trbnet/special/uart_trans.vhd|7
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|fe0b5ac7ae196e79df291aeb09bc3ea24dfceabd07151e69820f1e65d322cc83807bad0dc6fa14ae0d942c1c99ad729d
Version/uart_trans_arch=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|2cd9f1d3152d56c0a4b5a5069ec9ab2543e2d38582d0df45aa28ca7d45feecf64bdcb93e0d03819e39527657bca2a338

[version]
E=1*0
I=0*706
M=3|0|vd0|1554845174348|E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/version.vhd|0*271*0xcc34d4a963f8d324a868491cd3c1575b2019ee17|0*591*0x23b75c12e3e89f2ef000564498faa8c2
R=E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/version.vhd|9
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|b7196005d1e9e8c261fd86dbe388e28b26527262ddaa47cb266f3a3c4d9b973a9b0f78049878ae4df87a956a1ab50d3d

[~MFT]
0=13|0work.mgf|647428|8739
1=3|1work.mgf|956792|87309
3=3|3work.mgf|112435|2731

[~U]
$root=12|0*187596|
Cpll=12|0*161948||0x10
Cpll0=12|0*164128||0x10
Cpll1=12|0*166529||0x10
Cpll2=12|0*168917||0x10
Cpll3=12|0*171113||0x10
Cpll4=12|0*173309||0x10
LA_FIFO=12|0*175570||0x10
basic_type_declaration=3|0*160489|0*160712
config=3|0*15909|0*16160
debuguart=11|0*494001|
edge_to_pulse=11|0*392612|
f_divider=11|0*390285|
fifo_18x1k_oreg=11|0*411905|
fifo_18x2k_oreg=11|0*612286|
fifo_36x256_oreg=11|0*267614|
fifo_9x2k_oreg=11|0*463113|
fpga_reboot=11|0*535664|
handler_ipu=11|0*597964|
input_statistics=11|0*444337|
input_to_trigger_logic_record=11|0*453253|
lattice_ecp2m_fifo=3|0*153663|0*153805
lattice_ecp3_fifo_16x16_dualport=11|0*209392|
lattice_ecp3_fifo_18x16_dualport=11|0*238077|
lcd=11|0*508147|
load_settings=11|0*521320|
pcsd=PCSD 11|0*296479|
pulse_sync=11|0*198007|
ram=11|0*514832|
ram_16x8_dp=11|0*202336|
ram_dp=11|0*205078|
ram_dp_rw=11|0*207256|
readoutfifo=12|0*187938||0x10
rx_reset_sm_125=11|0*345485|
sedcheck=11|0*509308|
sfp_1_125_int=11|0*354372|
signal_delay=11|0*404373|
signal_gated=11|0*398079|
signal_stretch=11|0*395986|
spi_databus_memory=11|0*548646|
spi_dpram_32_to_8=11|0*537721|
spi_flash_and_fpga_reload_record=11|0*580913|
spi_ltc2600=11|0*500979|
spi_master=11|0*567304|
spi_master_generic=11|0*516795|
spi_slim=11|0*552942|
state_sync=11|0*200453|
structure_con=Structure_CON 2||
support=3|0*394953|0*395073
trb3_components=3|0*112921|0*113146
trb3_tools=11|0*588641|
trb_net16_regio_bus_handler=11|0*573827|
trb_net16_regio_bus_handler_record=11|0*582423|
trb_net_components=3|0*20575|0*20717
trb_net_crc8=trb_net_CRC8 11|0*195098|
trb_net_std=3|0*1021|0*1893
trigger_master=11|0*402311|
trigger_master_top=11|0*406553|
trigger_or_enabled=trigger_OR_enabled 11|0*400186|
tx_reset_sm_125=11|0*350352|
uart=11|0*495339|
uart_rec=11|0*490304|
uart_trans=11|0*487107|
version=3|0*0|0*120
