# FPGA Projects

This repository contains a collection of FPGA-based projects, focusing on digital design and hardware description using Verilog. Each project demonstrates specific concepts and techniques related to FPGA development and digital logic.

## Table of Contents
- [Introduction](#introduction)
- [Projects](#projects)
  - [FSM Project](#fsm-project)
  - [Lab 5](#lab-5)
  - [Lab 4 Counter](#lab-4-counter)
- [Getting Started](#getting-started)
- [Dependencies](#dependencies)
- [Usage](#usage)
- [License](#license)

---

## Introduction

This collection of FPGA projects showcases various digital design techniques using Verilog HDL. The primary focus of these projects is to develop and simulate digital logic circuits, finite state machines, and counters.

---

## Projects

### FSM Project
- **Description:** A finite state machine (FSM) implementation using Verilog, featuring a Mealy state machine.
- **Files:**
  - `FSM_MEALY.v` - Verilog file for the Mealy state machine.
  - `case.v` - Additional Verilog code related to the FSM.
  - `RTL_VIEW.pdf` - RTL schematic for the FSM.
  - `FSM_MEALY.qpf` - Quartus project file.
- **Readme:** See [FSM Project README](FSM_Project/README.md) for more details.

---

### Lab 5
- **Description:** Lab 5 project involving FPGA design and implementation.
- **Readme:** See [Lab 5 README](Lab5/README.md) for more details.

---

### Lab 4 Counter
- **Description:** Implementation of a digital counter using Verilog, including simulation and testbench files.
- **Files:**
  - `counter.v` - Main counter implementation.
  - `counter_tb.v` - Testbench for the counter.
  - `LEDs.v` - LED control module.
  - `SYNC.v` - Synchronization logic.
  - `ADDTEST.v` - Additional test file.
  - `Counter.csv` - Data output from simulations.
- **Readme:** See [Lab 4 Counter README](Lab_4_Counter/README.md) for more details.

---

