{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.824688",
   "Default View_TopLeft":"1878,-45",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port GPIO_0_0 -pg 1 -lvl 7 -x 3540 -y -120 -defaultsOSRD
preplace port DDR_0 -pg 1 -lvl 7 -x 3540 -y -100 -defaultsOSRD
preplace port IIC_1_0 -pg 1 -lvl 7 -x 3540 -y -40 -defaultsOSRD
preplace port IIC_0_0 -pg 1 -lvl 7 -x 3540 -y -60 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 7 -x 3540 -y -80 -defaultsOSRD
preplace port cmos_vsync_i_0 -pg 1 -lvl 0 -x -630 -y -280 -defaultsOSRD
preplace port cmos_href_i_0 -pg 1 -lvl 0 -x -630 -y -260 -defaultsOSRD
preplace port cmos_xclk_o_0 -pg 1 -lvl 0 -x -630 -y -160 -defaultsOSRD -left
preplace port cmos_vsync_i_1 -pg 1 -lvl 0 -x -630 -y 50 -defaultsOSRD
preplace port cmos_href_i_1 -pg 1 -lvl 0 -x -630 -y 70 -defaultsOSRD
preplace port cmos_xclk_o_1 -pg 1 -lvl 0 -x -630 -y 170 -defaultsOSRD -left
preplace port cmos_pclk_i_0 -pg 1 -lvl 0 -x -630 -y -240 -defaultsOSRD
preplace port cmos_pclk_i_1 -pg 1 -lvl 0 -x -630 -y 90 -defaultsOSRD
preplace port HDMI_CLK_P_0 -pg 1 -lvl 7 -x 3540 -y 410 -defaultsOSRD
preplace port HDMI_D2_P_0 -pg 1 -lvl 7 -x 3540 -y 450 -defaultsOSRD
preplace port HDMI_D2_N_0 -pg 1 -lvl 7 -x 3540 -y 470 -defaultsOSRD
preplace port HDMI_D1_P_0 -pg 1 -lvl 7 -x 3540 -y 490 -defaultsOSRD
preplace port HDMI_D1_N_0 -pg 1 -lvl 7 -x 3540 -y 510 -defaultsOSRD
preplace port HDMI_D0_P_0 -pg 1 -lvl 7 -x 3540 -y 530 -defaultsOSRD
preplace port HDMI_D0_N_0 -pg 1 -lvl 7 -x 3540 -y 550 -defaultsOSRD
preplace port HDMI_CLK_N_0 -pg 1 -lvl 7 -x 3540 -y 430 -defaultsOSRD
preplace portBus cmos_data_i_0 -pg 1 -lvl 0 -x -630 -y -220 -defaultsOSRD
preplace portBus cmos_data_i_1 -pg 1 -lvl 0 -x -630 -y 110 -defaultsOSRD
preplace inst OVSensor_0 -pg 1 -lvl 1 -x 1150 -y -260 -defaultsOSRD
preplace inst v_vid_in_axi4s_0 -pg 1 -lvl 2 -x 1540 -y -210 -defaultsOSRD
preplace inst OVSensor_1 -pg 1 -lvl 1 -x 1150 -y 70 -defaultsOSRD
preplace inst v_vid_in_axi4s_1 -pg 1 -lvl 2 -x 1540 -y 130 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 2960 -y -30 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 5 -x 2960 -y -310 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 2960 -y -530 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 3 -x 1980 -y -200 -defaultsOSRD
preplace inst axi_vdma_1 -pg 1 -lvl 3 -x 1980 -y 270 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 2480 -y -180 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 4 -x 2480 -y 140 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 2 -x 1540 -y -530 -defaultsOSRD
preplace inst v_mix_0 -pg 1 -lvl 4 -x 2480 -y 420 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 5 -x 2960 -y 490 -defaultsOSRD
preplace inst HDMI_tx_0 -pg 1 -lvl 6 -x 3390 -y 480 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 4 -x 2480 -y 630 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 1540 -y 450 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1980 -y -590 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 2480 -y -480 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 4 -x 2480 -y -610 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 1980 -y -420 -defaultsOSRD
preplace netloc OVSensor_0_hs_o 1 1 1 1310 -300n
preplace netloc OVSensor_0_vs_o 1 1 1 1290 -280n
preplace netloc OVSensor_0_rgb_o 1 1 1 1300 -280n
preplace netloc OVSensor_0_vid_clk_ce 1 1 1 1290 -220n
preplace netloc OVSensor_1_hs_o 1 1 1 1310 30n
preplace netloc OVSensor_1_vs_o 1 1 1 1300 50n
preplace netloc OVSensor_1_rgb_o 1 1 1 1320 60n
preplace netloc OVSensor_1_vid_clk_ce 1 1 1 1300 110n
preplace netloc v_axi4s_vid_out_0_vid_data 1 5 1 3210 430n
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 5 1 3220 450n
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 5 1 3200 470n
preplace netloc v_axi4s_vid_out_0_vid_active_video 1 5 1 3230 410n
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 1340 -690 1710 -50 2260 -20 2700 120 3200
preplace netloc clk_wiz_0_clk_out2 1 5 1 3250 -530n
preplace netloc Net1 1 3 3 2290 530 2710 330 3260
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 2 2730 -420 3230
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 5 1360 -700 N -700 2250 -400 2650J -410 3190
preplace netloc S00_ARESETN_1 1 1 5 1360 -40 1730 -60 2220 -30 2670 -180 3190
preplace netloc processing_system7_0_FCLK_CLK1 1 0 6 -600 510 NJ 510 NJ 510 2250J 290 NJ 290 3190
preplace netloc cmos_vsync_i_0_1 1 0 1 N -280
preplace netloc cmos_href_i_0_1 1 0 1 N -260
preplace netloc cmos_data_i_0_1 1 0 1 N -220
preplace netloc OVSensor_0_cmos_xclk_o 1 0 2 N -160 1280J
preplace netloc cmos_vsync_i_1_1 1 0 1 N 50
preplace netloc cmos_href_i_1_1 1 0 1 N 70
preplace netloc cmos_data_i_1_1 1 0 1 N 110
preplace netloc OVSensor_1_cmos_xclk_o 1 0 2 N 170 1280J
preplace netloc clk_wiz_0_locked 1 1 5 1370 520 NJ 520 2220J 520 2730J 310 3240
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 3 3 2280 320 NJ 320 3190
preplace netloc util_vector_logic_0_Res 1 1 4 1350 540 1720J 540 NJ 540 2680
preplace netloc cmos_pclk_i_0_1 1 0 2 -610 -150 1300
preplace netloc cmos_pclk_i_1_1 1 0 2 -610 180 1310
preplace netloc axi_vdma_0_mm2s_introut 1 3 1 2190 -500n
preplace netloc axi_vdma_1_mm2s_introut 1 3 1 2210 -480n
preplace netloc xlconcat_0_dout 1 4 1 2690 -480n
preplace netloc util_vector_logic_1_Res 1 4 1 2700 -610n
preplace netloc xlconstant_0_dout 1 2 2 1730 -650 2180
preplace netloc xlconstant_1_dout 1 2 2 1740 -360 2180
preplace netloc v_mix_0_interrupt 1 3 2 2260 -390 2650
preplace netloc HDMI_tx_0_HDMI_CLK_P 1 6 1 N 410
preplace netloc HDMI_tx_0_HDMI_D2_P 1 6 1 N 450
preplace netloc HDMI_tx_0_HDMI_D2_N 1 6 1 N 470
preplace netloc HDMI_tx_0_HDMI_D1_P 1 6 1 N 490
preplace netloc HDMI_tx_0_HDMI_D1_N 1 6 1 N 510
preplace netloc HDMI_tx_0_HDMI_D0_P 1 6 1 N 530
preplace netloc HDMI_tx_0_HDMI_D0_N 1 6 1 N 550
preplace netloc HDMI_tx_0_HDMI_CLK_N 1 6 1 N 430
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 3 1 2200 -220n
preplace netloc axi_interconnect_1_M00_AXI 1 4 1 2680 -40n
preplace netloc axi_interconnect_2_M00_AXI 1 2 1 1720 -550n
preplace netloc axi_vdma_1_M_AXI_MM2S 1 3 1 2230 50n
preplace netloc v_tc_0_vtiming_out 1 4 1 2720 430n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 2660 -180n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 1330 530 NJ 530 2270J 300 NJ 300 3210
preplace netloc axi_vdma_1_M_AXIS_MM2S 1 3 1 2180 250n
preplace netloc axi_interconnect_2_M02_AXI 1 2 2 NJ -510 2240
preplace netloc axi_vdma_0_M_AXI_MM2S 1 3 1 2200 -270n
preplace netloc processing_system7_0_IIC_1 1 5 2 NJ -40 NJ
preplace netloc v_vid_in_axi4s_0_video_out 1 2 1 1690 -260n
preplace netloc axi_vdma_1_M_AXI_S2MM 1 3 1 2190 70n
preplace netloc v_mix_0_m_axis_video 1 4 1 N 410
preplace netloc v_vid_in_axi4s_1_video_out 1 2 1 1690 90n
preplace netloc axi_vdma_0_M_AXI_S2MM 1 3 1 2200 -250n
preplace netloc axi_interconnect_2_M01_AXI 1 2 1 1700 -530n
preplace netloc processing_system7_0_FIXED_IO 1 5 2 NJ -80 NJ
preplace netloc processing_system7_0_IIC_0 1 5 2 NJ -60 NJ
preplace netloc processing_system7_0_DDR 1 5 2 NJ -100 NJ
preplace netloc processing_system7_0_GPIO_0 1 5 2 NJ -120 NJ
levelinfo -pg 1 -630 1150 1540 1980 2480 2960 3390 3540
pagesize -pg 1 -db -bbox -sgen -810 -1100 3700 1100
"
}
0
