#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Nov 13 09:41:01 2015
# Process ID: 6352
# Log file: U:/FIR_filter_4stage/FIR_filterDesign/vivado.log
# Journal file: U:/FIR_filter_4stage/FIR_filterDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/FIR_filter_4stage/FIR_filterDesign/FIR_filterDesign.xpr
INFO: [Project 1-313] Project file moved from 'U:/FIR_filter/FIR_filterDesign' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 773.176 ; gain = 198.316
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source U:/FIR_filter_4stage/FIR_filterDesign/FIR_filterDesign.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'U:/FIR_filter_4stage/FIR_filterDesign/FIR_filterDesign.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Nov 13 09:41:39 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 13 09:41:39 2015...
create_project I2S_Receiver U:/I2S_Receiver -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
file mkdir U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new
close [ open U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v w ]
add_files U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
[Fri Nov 13 10:09:04 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
[Fri Nov 13 10:11:29 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
[Fri Nov 13 10:12:39 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
[Fri Nov 13 10:16:00 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1162.246 ; gain = 334.773
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
[Fri Nov 13 10:19:50 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
[Fri Nov 13 10:25:03 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
[Fri Nov 13 10:26:10 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
[Fri Nov 13 10:27:43 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
[Fri Nov 13 10:30:35 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close [ open U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v w ]
add_files U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_I2S_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'U:/I2S_Receiver/I2S_Receiver.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_I2S_receiver_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2S_receiver
WARNING: [VRFC 10-756] identifier BUS_WIDTH is used before its declaration [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:24]
WARNING: [VRFC 10-756] identifier BUS_WIDTH is used before its declaration [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_I2S_receiver
ERROR: [VRFC 10-91] BUS_WIDTH is not declared [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:24]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:24]
ERROR: [VRFC 10-91] BUS_WIDTH is not declared [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:25]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK is not permitted, left-hand side should be reg/integer/time/genvar [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK is not permitted, left-hand side should be reg/integer/time/genvar [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK is not permitted, left-hand side should be reg/integer/time/genvar [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK is not permitted, left-hand side should be reg/integer/time/genvar [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:48]
ERROR: [VRFC 10-1040] module tb_I2S_receiver ignored due to previous errors [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'U:/I2S_Receiver/I2S_Receiver.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_I2S_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'U:/I2S_Receiver/I2S_Receiver.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_I2S_receiver_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2S_receiver
WARNING: [VRFC 10-756] identifier BUS_WIDTH is used before its declaration [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:24]
WARNING: [VRFC 10-756] identifier BUS_WIDTH is used before its declaration [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:25]
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_I2S_receiver
ERROR: [VRFC 10-91] BUS_WIDTH is not declared [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:24]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:24]
ERROR: [VRFC 10-91] BUS_WIDTH is not declared [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:25]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK is not permitted, left-hand side should be reg/integer/time/genvar [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK is not permitted, left-hand side should be reg/integer/time/genvar [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK is not permitted, left-hand side should be reg/integer/time/genvar [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register CLK is not permitted, left-hand side should be reg/integer/time/genvar [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:48]
ERROR: [VRFC 10-1040] module tb_I2S_receiver ignored due to previous errors [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'U:/I2S_Receiver/I2S_Receiver.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:1]
[Fri Nov 13 10:45:35 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:1]
[Fri Nov 13 10:46:03 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/I2S_receiver.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v" into library work [U:/I2S_Receiver/I2S_Receiver.srcs/sources_1/new/tb_I2S_receiver.v:1]
[Fri Nov 13 10:46:40 2015] Launched synth_1...
Run output will be captured here: U:/I2S_Receiver/I2S_Receiver.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 10:47:00 2015...
