# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Processor_23373470.srcs/sources_1/new/RF_Mux_32_1Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/RF_DFlipFlop_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/imports/new/RF_DestRegDecoder_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/RF_Mux16_1Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/RF_Mux3_1Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/RF_Mux3_32Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/RF_Mux_16_32Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/RF_Mux_32_32Bit _23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/RF_RegisterFile_32_15_2337340.vhd" \
"../../../../Processor_23373470.srcs/sources_1/imports/new/RF_Register_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/imports/new/RF_TempDestRegDecoder_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/imports/new/RF_Test_RegisterFile_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_FullAdder_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_RippleCarryAddder32Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_SingleBit_B_Logic_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_SingleBit_LogicCircuit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_32Bit_LogicCircuit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_ArithmeticLogicUnit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_Mux3_1Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_Shifter_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_CFlagMux2_1Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_ZeroDetection_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_FunctionalUnit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_32Bit_B_Logic_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_ShifterCFlagMux2_1Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_Mux2_32Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/DP_DataPath_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_RAM_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_PC_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_ZeroFill_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_SignExtend_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_SMux_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_CAR_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_JKFlipFlop_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_DFlipFlop_Qnot_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_IR_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_Status_Register_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_Mux2_17Bit_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_DFlipFlop_23373470.vhd" \
"../../../../Processor_23373470.srcs/sources_1/new/CPU_ControlMemory_23373470.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_RegisterFile_32_15_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_Register_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_Mux_16_32Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_DFlipFlop_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_DestRegDecoder_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_Mux3_1Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_Mux_32_32Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_Mux16_1Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_Mux3_32Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_TempDestRegDecoder_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_Mux32_1Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/RF_Test_Register_File_32_15_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_FullAdder_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_RippleCarryAdder32Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_SingleBit_B_Logic_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_32Bit_B_Logic_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_SingleBit_LogicCircuit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_32Bit_LogicCircuit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_Mux2_32Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_ArithmeticlogicUnit_23373470_Tb.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_Mux3_1Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_ShifterCFlagMux2_1Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_CFlagMux2_1Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_Shifter_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_ZeroProtection_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_FunctionalUnit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/DP_DataPath_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_RAM_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_PC_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_ZeroFill_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_SignExtend_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_SMux_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_DFlipFlop_Qnot_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_JKFlipFlop_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_IR_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_Status_Register_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_CAR_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_Mux2_17Bit_23373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_DFlipFlop_233373470_TB.vhd" \
"../../../../Processor_23373470.srcs/sim_1/new/CPU_ControlMemory_23373470_TB.vhd" \

# Do not sort compile order
nosort
