{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608273744359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608273744360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 01:42:24 2020 " "Processing started: Fri Dec 18 01:42:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608273744360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1608273744360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1608273744360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1608273744752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1608273744752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/pll/clk50to85m.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/pll/clk50to85m.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk50to85M " "Found entity 1: clk50to85M" {  } { { "scr/PLL/clk50to85M.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/PLL/clk50to85M.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608273760647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608273760647 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_game.v(60) " "Verilog HDL information at FSM_game.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1608273760649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_game.v(148) " "Verilog HDL information at FSM_game.v(148): always construct contains both blocking and non-blocking assignments" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1608273760649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/fsm_game.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/fsm_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_game " "Found entity 1: FSM_game" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608273760650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608273760650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "scr/VGA_driver.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608273760651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608273760651 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "test_VGA.v(163) " "Verilog HDL Module Instantiation warning at test_VGA.v(163): ignored dangling comma in List of Port Connections" {  } { { "scr/test_VGA.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 163 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1608273760653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "scr/test_VGA.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608273760654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608273760654 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buffer_ram_dp.v(32) " "Verilog HDL information at buffer_ram_dp.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "scr/buffer_ram_dp.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1608273760655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "scr/buffer_ram_dp.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608273760656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608273760656 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(24) " "Verilog HDL Parameter Declaration warning at FSM_game.v(24): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760656 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(25) " "Verilog HDL Parameter Declaration warning at FSM_game.v(25): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(26) " "Verilog HDL Parameter Declaration warning at FSM_game.v(26): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(27) " "Verilog HDL Parameter Declaration warning at FSM_game.v(27): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(28) " "Verilog HDL Parameter Declaration warning at FSM_game.v(28): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(30) " "Verilog HDL Parameter Declaration warning at FSM_game.v(30): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(31) " "Verilog HDL Parameter Declaration warning at FSM_game.v(31): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(32) " "Verilog HDL Parameter Declaration warning at FSM_game.v(32): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(33) " "Verilog HDL Parameter Declaration warning at FSM_game.v(33): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(40) " "Verilog HDL Parameter Declaration warning at FSM_game.v(40): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760657 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(43) " "Verilog HDL Parameter Declaration warning at FSM_game.v(43): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1608273760658 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Design Software" 0 -1 1608273760745 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Design Software" 0 -1 1608273760745 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Design Software" 0 -1 1608273760745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_VGA " "Elaborating entity \"test_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1608273760750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 test_VGA.v(79) " "Verilog HDL assignment warning at test_VGA.v(79): truncated value with size 32 to match size of target (14)" {  } { { "scr/test_VGA.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1608273760752 "|test_VGA"}
{ "Error" "EVRFX_VERI_TOO_MANY_PARAMETERS_MODULE" "buffer_ram_dp 2 3 test_VGA.v(105) " "Verilog HDL Module Instantiation error at test_VGA.v(105): too many parameter values (3) for instance of module \"buffer_ram_dp\", which declares 2 formal parameter(s)" {  } { { "scr/test_VGA.v" "" { Text "G:/Github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 105 0 0 } }  } 0 10183 "Verilog HDL Module Instantiation error at %4!s!: too many parameter values (%3!d!) for instance of module \"%1!s!\", which declares %2!d! formal parameter(s)" 0 0 "Design Software" 0 -1 1608273760753 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1608273760753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Github/wp01-vga-grupo05/hdl/quartus/output_files/test_VGA.map.smsg " "Generated suppressed messages file G:/Github/wp01-vga-grupo05/hdl/quartus/output_files/test_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1608273760776 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608273760828 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 18 01:42:40 2020 " "Processing ended: Fri Dec 18 01:42:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608273760828 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608273760828 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608273760828 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1608273760828 ""}
