
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.120144                       # Number of seconds simulated
sim_ticks                                1120143920000                       # Number of ticks simulated
final_tick                               1120143920000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 726804                       # Simulator instruction rate (inst/s)
host_op_rate                                  1178609                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1615043878                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663408                       # Number of bytes of host memory used
host_seconds                                   693.57                       # Real time elapsed on the host
sim_insts                                   504088751                       # Number of instructions simulated
sim_ops                                     817446081                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        20657792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20680384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     19112640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19112640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           322778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              323131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        298635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             298635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           18442087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18462256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        17062665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17062665                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        17062665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          18442087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             35524921                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245977                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335181                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2240287840                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088751                       # Number of instructions committed
system.cpu.committedOps                     817446081                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629962                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565887                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629962                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855533                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741295                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557760                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904580                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2240287840                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772143                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014342     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446081                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.826392                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620623                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682608                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.330027                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.826392                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923854                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629880                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629880                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64129206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64129206                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301759086                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301759086                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301759086                       # number of overall hits
system.cpu.dcache.overall_hits::total       301759086                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616097                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616097                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       245440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       245440                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       861537                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         861537                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       861537                       # number of overall misses
system.cpu.dcache.overall_misses::total        861537                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 119114886000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 119114886000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21871435000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21871435000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 140986321000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 140986321000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 140986321000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 140986321000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620623                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620623                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620623                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003813                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003813                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002847                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002847                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002847                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002847                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 193337.876990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 193337.876990                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89111.126956                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89111.126956                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 163645.114487                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 163645.114487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 163645.114487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 163645.114487                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657502                       # number of writebacks
system.cpu.dcache.writebacks::total            657502                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616097                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616097                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       245440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       245440                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       861537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       861537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       861537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       861537                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 118498789000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 118498789000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21625995000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21625995000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 140124784000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 140124784000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 140124784000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 140124784000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002847                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002847                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 192337.876990                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 192337.876990                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88111.126956                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88111.126956                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 162645.114487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 162645.114487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 162645.114487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 162645.114487                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682096                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.483518                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1918796.546742                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.483518                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545866                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545866                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670715                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334828                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334828                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334828                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334828                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334828                       # number of overall hits
system.cpu.icache.overall_hits::total       677334828                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63688000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63688000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63688000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63688000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63688000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63688000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335181                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335181                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335181                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335181                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335181                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 180419.263456                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 180419.263456                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 180419.263456                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 180419.263456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 180419.263456                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 180419.263456                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     63335000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63335000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     63335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     63335000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63335000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 179419.263456                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 179419.263456                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 179419.263456                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 179419.263456                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 179419.263456                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 179419.263456                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.642203                       # Cycle average of tags in use
system.l2.tags.total_refs                     1544031                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518837                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.975946                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.006811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.913386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.722006                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998849                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12871085                       # Number of tag accesses
system.l2.tags.data_accesses                 12871085                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657502                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657502                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            178929                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               178929                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3075                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161153                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164228                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164228                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164228                       # number of overall hits
system.l2.overall_hits::total                  164228                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454944                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454944                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518380                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518733                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data             518380                       # number of overall misses
system.l2.overall_misses::total                518733                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19346793000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19346793000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62804000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62804000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 115882536500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 115882536500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62804000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  135229329500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     135292133500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62804000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 135229329500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    135292133500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657502                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        178929                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           178929                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682608                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682961                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682608                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682961                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953767                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738429                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738429                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759411                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759535                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759411                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759535                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 304981.288228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 304981.288228                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 177915.014164                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 177915.014164                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 254718.243344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 254718.243344                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 177915.014164                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 260869.110498                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 260812.659885                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 177915.014164                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 260869.110498                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 260812.659885                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               507312                       # number of writebacks
system.l2.writebacks::total                    507312                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454944                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518733                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18712433000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18712433000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     59274000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59274000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 111333096500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 111333096500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     59274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 130045529500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 130104803500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     59274000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 130045529500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 130104803500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738429                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759535                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 294981.288228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 294981.288228                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 167915.014164                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 167915.014164                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 244718.243344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 244718.243344                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 167915.014164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 250869.110498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 250812.659885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 167915.014164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 250869.110498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 250812.659885                       # average overall mshr miss latency
system.l2.replacements                         516789                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16155.094324                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034660                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    363174                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.848937                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      614.756070                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.493317                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15533.844937                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.037522                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000396                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.948111                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986029                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16318                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2433470                       # Number of tag accesses
system.l3.tags.data_accesses                  2433470                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       507312                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           507312                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                720                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   720                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         194882                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            194882                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                195602                       # number of demand (read+write) hits
system.l3.demand_hits::total                   195602                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               195602                       # number of overall hits
system.l3.overall_hits::total                  195602                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62716                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62716                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       260062                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          260415                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              322778                       # number of demand (read+write) misses
system.l3.demand_misses::total                 323131                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data             322778                       # number of overall misses
system.l3.overall_misses::total                323131                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18007077000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18007077000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     55391000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 104271753000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 104327144000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      55391000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  122278830000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     122334221000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     55391000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 122278830000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    122334221000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       507312                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       507312                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454944                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455297                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518380                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518733                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518380                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518733                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.988650                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.988650                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.571635                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.571967                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.622667                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.622924                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.622667                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.622924                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 287120.942024                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 287120.942024                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 156915.014164                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 400949.592789                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 400618.796920                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 156915.014164                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 378832.603213                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 378590.172407                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 156915.014164                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 378832.603213                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 378590.172407                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               298635                       # number of writebacks
system.l3.writebacks::total                    298635                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          488                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           488                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62716                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62716                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       260062                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       260415                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         322778                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            323131                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        322778                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           323131                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17379917000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17379917000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51861000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 101671133000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 101722994000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51861000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 119051050000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 119102911000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51861000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 119051050000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 119102911000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.988650                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.988650                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.571635                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.571967                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.622667                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.622924                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.622667                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.622924                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 277120.942024                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 277120.942024                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 146915.014164                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 390949.592789                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 390618.796920                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 146915.014164                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 368832.603213                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 368590.172407                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 146915.014164                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 368832.603213                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 368590.172407                       # average overall mshr miss latency
system.l3.replacements                         346790                       # number of replacements
system.membus.snoop_filter.tot_requests        646522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       323391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             260415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       298635                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7828                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62716                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62716                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        260415                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       952725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       952725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 952725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     39793024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     39793024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39793024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            323131                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  323131    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              323131                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1841239500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1615657500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1544031                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       861070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12995                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12995                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1463449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           82226                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          178929                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         178929                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616097                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2405170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2405921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85767040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85792512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          863579                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51580608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1725469                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007531                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086456                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1712474     99.25%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12995      0.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1725469                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1429562500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1113376500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1120143920000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455297                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       805947                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           57258                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455297                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553881                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65666880                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          346790                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19112640                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1381949                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.250943                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.433556                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035159     74.91%     74.91% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 346790     25.09%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1381949                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1024896989                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778099511                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
