# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Control_Unit_tb_func_synth.v" \
"../../../../../alu.srcs/sources_1/new/ControlUnit_FSM.v" \
"../../../../../alu.srcs/sources_1/new/Control_Unit.v" \
"../../../../../alu.srcs/sources_1/new/decoder_for_alu.v" \
"../../../../../alu.srcs/sim_1/new/Control_Unit_tb.v" \

# Do not sort compile order
nosort
