|ARM_System
CLOCK_27 => CLOCK_27.IN1
KEY[0] => reset_ff.DATAIN
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
UART_RXD => UART_RXD.IN1
UART_TXD <= miniUART:UART.TxD
HEX7[0] <= GPIO:uGPIO.HEX7
HEX7[1] <= GPIO:uGPIO.HEX7
HEX7[2] <= GPIO:uGPIO.HEX7
HEX7[3] <= GPIO:uGPIO.HEX7
HEX7[4] <= GPIO:uGPIO.HEX7
HEX7[5] <= GPIO:uGPIO.HEX7
HEX7[6] <= GPIO:uGPIO.HEX7
HEX6[0] <= GPIO:uGPIO.HEX6
HEX6[1] <= GPIO:uGPIO.HEX6
HEX6[2] <= GPIO:uGPIO.HEX6
HEX6[3] <= GPIO:uGPIO.HEX6
HEX6[4] <= GPIO:uGPIO.HEX6
HEX6[5] <= GPIO:uGPIO.HEX6
HEX6[6] <= GPIO:uGPIO.HEX6
HEX5[0] <= GPIO:uGPIO.HEX5
HEX5[1] <= GPIO:uGPIO.HEX5
HEX5[2] <= GPIO:uGPIO.HEX5
HEX5[3] <= GPIO:uGPIO.HEX5
HEX5[4] <= GPIO:uGPIO.HEX5
HEX5[5] <= GPIO:uGPIO.HEX5
HEX5[6] <= GPIO:uGPIO.HEX5
HEX4[0] <= GPIO:uGPIO.HEX4
HEX4[1] <= GPIO:uGPIO.HEX4
HEX4[2] <= GPIO:uGPIO.HEX4
HEX4[3] <= GPIO:uGPIO.HEX4
HEX4[4] <= GPIO:uGPIO.HEX4
HEX4[5] <= GPIO:uGPIO.HEX4
HEX4[6] <= GPIO:uGPIO.HEX4
HEX3[0] <= GPIO:uGPIO.HEX3
HEX3[1] <= GPIO:uGPIO.HEX3
HEX3[2] <= GPIO:uGPIO.HEX3
HEX3[3] <= GPIO:uGPIO.HEX3
HEX3[4] <= GPIO:uGPIO.HEX3
HEX3[5] <= GPIO:uGPIO.HEX3
HEX3[6] <= GPIO:uGPIO.HEX3
HEX2[0] <= GPIO:uGPIO.HEX2
HEX2[1] <= GPIO:uGPIO.HEX2
HEX2[2] <= GPIO:uGPIO.HEX2
HEX2[3] <= GPIO:uGPIO.HEX2
HEX2[4] <= GPIO:uGPIO.HEX2
HEX2[5] <= GPIO:uGPIO.HEX2
HEX2[6] <= GPIO:uGPIO.HEX2
HEX1[0] <= GPIO:uGPIO.HEX1
HEX1[1] <= GPIO:uGPIO.HEX1
HEX1[2] <= GPIO:uGPIO.HEX1
HEX1[3] <= GPIO:uGPIO.HEX1
HEX1[4] <= GPIO:uGPIO.HEX1
HEX1[5] <= GPIO:uGPIO.HEX1
HEX1[6] <= GPIO:uGPIO.HEX1
HEX0[0] <= GPIO:uGPIO.HEX0
HEX0[1] <= GPIO:uGPIO.HEX0
HEX0[2] <= GPIO:uGPIO.HEX0
HEX0[3] <= GPIO:uGPIO.HEX0
HEX0[4] <= GPIO:uGPIO.HEX0
HEX0[5] <= GPIO:uGPIO.HEX0
HEX0[6] <= GPIO:uGPIO.HEX0
LEDR[0] <= GPIO:uGPIO.LEDR
LEDR[1] <= GPIO:uGPIO.LEDR
LEDR[2] <= GPIO:uGPIO.LEDR
LEDR[3] <= GPIO:uGPIO.LEDR
LEDR[4] <= GPIO:uGPIO.LEDR
LEDR[5] <= GPIO:uGPIO.LEDR
LEDR[6] <= GPIO:uGPIO.LEDR
LEDR[7] <= GPIO:uGPIO.LEDR
LEDR[8] <= GPIO:uGPIO.LEDR
LEDR[9] <= GPIO:uGPIO.LEDR
LEDR[10] <= GPIO:uGPIO.LEDR
LEDR[11] <= GPIO:uGPIO.LEDR
LEDR[12] <= GPIO:uGPIO.LEDR
LEDR[13] <= GPIO:uGPIO.LEDR
LEDR[14] <= GPIO:uGPIO.LEDR
LEDR[15] <= GPIO:uGPIO.LEDR
LEDR[16] <= GPIO:uGPIO.LEDR
LEDR[17] <= GPIO:uGPIO.LEDR
LEDG[0] <= GPIO:uGPIO.LEDG
LEDG[1] <= GPIO:uGPIO.LEDG
LEDG[2] <= GPIO:uGPIO.LEDG
LEDG[3] <= GPIO:uGPIO.LEDG
LEDG[4] <= GPIO:uGPIO.LEDG
LEDG[5] <= GPIO:uGPIO.LEDG
LEDG[6] <= GPIO:uGPIO.LEDG
LEDG[7] <= GPIO:uGPIO.LEDG
LEDG[8] <= GPIO:uGPIO.LEDG


|ARM_System|ALTPLL_clkgen:pll0
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ARM_System|ALTPLL_clkgen:pll0|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ARM_System|armreduced:arm_cpu
clk => clk.IN7
reset => reset.IN7
pc[0] <= pctmp[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pctmp[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pctmp[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pctmp[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pctmp[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pctmp[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pctmp[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pctmp[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pctmp[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pctmp[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pctmp[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pctmp[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pctmp[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pctmp[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pctmp[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pctmp[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pctmp[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pctmp[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pctmp[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pctmp[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pctmp[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pctmp[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pctmp[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pctmp[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pctmp[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pctmp[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pctmp[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pctmp[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pctmp[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pctmp[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pctmp[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pctmp[31].DB_MAX_OUTPUT_PORT_TYPE
inst[0] => instIF1[0].IN1
inst[1] => instIF1[1].IN1
inst[2] => instIF1[2].IN1
inst[3] => instIF1[3].IN1
inst[4] => instIF1[4].IN1
inst[5] => instIF1[5].IN1
inst[6] => instIF1[6].IN1
inst[7] => instIF1[7].IN1
inst[8] => instIF1[8].IN1
inst[9] => instIF1[9].IN1
inst[10] => instIF1[10].IN1
inst[11] => instIF1[11].IN1
inst[12] => instIF1[12].IN1
inst[13] => instIF1[13].IN1
inst[14] => instIF1[14].IN1
inst[15] => instIF1[15].IN1
inst[16] => instIF1[16].IN1
inst[17] => instIF1[17].IN1
inst[18] => instIF1[18].IN1
inst[19] => instIF1[19].IN1
inst[20] => instIF1[20].IN1
inst[21] => instIF1[21].IN1
inst[22] => instIF1[22].IN1
inst[23] => instIF1[23].IN1
inst[24] => instIF1[24].IN1
inst[25] => instIF1[25].IN1
inst[26] => instIF1[26].IN1
inst[27] => instIF1[27].IN1
inst[28] => instIF1[28].IN1
inst[29] => instIF1[29].IN1
inst[30] => instIF1[30].IN1
inst[31] => instIF1[31].IN1
nIRQ => ~NO_FANOUT~
be[0] <= <VCC>
be[1] <= <VCC>
be[2] <= <VCC>
be[3] <= <VCC>
memaddr[0] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[1] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[2] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[3] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[4] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[5] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[6] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[7] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[8] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[9] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[10] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[11] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[12] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[13] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[14] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[15] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[16] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[17] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[18] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[19] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[20] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[21] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[22] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[23] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[24] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[25] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[26] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[27] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[28] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[29] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[30] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memaddr[31] <= EX_MEM_Register:_EX_MEM_Register.memaddr
memwrite <= EX_MEM_Register:_EX_MEM_Register.MemWriteOut
memread <= EX_MEM_Register:_EX_MEM_Register.memreadOut
writedata[0] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[1] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[2] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[3] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[4] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[5] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[6] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[7] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[8] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[9] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[10] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[11] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[12] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[13] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[14] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[15] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[16] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[17] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[18] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[19] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[20] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[21] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[22] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[23] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[24] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[25] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[26] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[27] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[28] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[29] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[30] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
writedata[31] <= EX_MEM_Register:_EX_MEM_Register.wdataMOut
readdata[0] => readdata[0].IN1
readdata[1] => readdata[1].IN1
readdata[2] => readdata[2].IN1
readdata[3] => readdata[3].IN1
readdata[4] => readdata[4].IN1
readdata[5] => readdata[5].IN1
readdata[6] => readdata[6].IN1
readdata[7] => readdata[7].IN1
readdata[8] => readdata[8].IN1
readdata[9] => readdata[9].IN1
readdata[10] => readdata[10].IN1
readdata[11] => readdata[11].IN1
readdata[12] => readdata[12].IN1
readdata[13] => readdata[13].IN1
readdata[14] => readdata[14].IN1
readdata[15] => readdata[15].IN1
readdata[16] => readdata[16].IN1
readdata[17] => readdata[17].IN1
readdata[18] => readdata[18].IN1
readdata[19] => readdata[19].IN1
readdata[20] => readdata[20].IN1
readdata[21] => readdata[21].IN1
readdata[22] => readdata[22].IN1
readdata[23] => readdata[23].IN1
readdata[24] => readdata[24].IN1
readdata[25] => readdata[25].IN1
readdata[26] => readdata[26].IN1
readdata[27] => readdata[27].IN1
readdata[28] => readdata[28].IN1
readdata[29] => readdata[29].IN1
readdata[30] => readdata[30].IN1
readdata[31] => readdata[31].IN1


|ARM_System|armreduced:arm_cpu|IF_stage:_IF_stage
pcIn[0] => NextPC.DATAB
pcIn[0] => PCPlus4[0].DATAIN
pcIn[1] => NextPC.DATAB
pcIn[1] => PCPlus4[1].DATAIN
pcIn[2] => Add0.IN60
pcIn[3] => Add0.IN59
pcIn[4] => Add0.IN58
pcIn[5] => Add0.IN57
pcIn[6] => Add0.IN56
pcIn[7] => Add0.IN55
pcIn[8] => Add0.IN54
pcIn[9] => Add0.IN53
pcIn[10] => Add0.IN52
pcIn[11] => Add0.IN51
pcIn[12] => Add0.IN50
pcIn[13] => Add0.IN49
pcIn[14] => Add0.IN48
pcIn[15] => Add0.IN47
pcIn[16] => Add0.IN46
pcIn[17] => Add0.IN45
pcIn[18] => Add0.IN44
pcIn[19] => Add0.IN43
pcIn[20] => Add0.IN42
pcIn[21] => Add0.IN41
pcIn[22] => Add0.IN40
pcIn[23] => Add0.IN39
pcIn[24] => Add0.IN38
pcIn[25] => Add0.IN37
pcIn[26] => Add0.IN36
pcIn[27] => Add0.IN35
pcIn[28] => Add0.IN34
pcIn[29] => Add0.IN33
pcIn[30] => Add0.IN32
pcIn[31] => Add0.IN31
pcBranchIn[0] => NextPC.DATAA
pcBranchIn[1] => NextPC.DATAA
pcBranchIn[2] => NextPC.DATAA
pcBranchIn[3] => NextPC.DATAA
pcBranchIn[4] => NextPC.DATAA
pcBranchIn[5] => NextPC.DATAA
pcBranchIn[6] => NextPC.DATAA
pcBranchIn[7] => NextPC.DATAA
pcBranchIn[8] => NextPC.DATAA
pcBranchIn[9] => NextPC.DATAA
pcBranchIn[10] => NextPC.DATAA
pcBranchIn[11] => NextPC.DATAA
pcBranchIn[12] => NextPC.DATAA
pcBranchIn[13] => NextPC.DATAA
pcBranchIn[14] => NextPC.DATAA
pcBranchIn[15] => NextPC.DATAA
pcBranchIn[16] => NextPC.DATAA
pcBranchIn[17] => NextPC.DATAA
pcBranchIn[18] => NextPC.DATAA
pcBranchIn[19] => NextPC.DATAA
pcBranchIn[20] => NextPC.DATAA
pcBranchIn[21] => NextPC.DATAA
pcBranchIn[22] => NextPC.DATAA
pcBranchIn[23] => NextPC.DATAA
pcBranchIn[24] => NextPC.DATAA
pcBranchIn[25] => NextPC.DATAA
pcBranchIn[26] => NextPC.DATAA
pcBranchIn[27] => NextPC.DATAA
pcBranchIn[28] => NextPC.DATAA
pcBranchIn[29] => NextPC.DATAA
pcBranchIn[30] => NextPC.DATAA
pcBranchIn[31] => NextPC.DATAA
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
PCSrc => NextPC.OUTPUTSELECT
instIn[0] => instOut[0].DATAIN
instIn[1] => instOut[1].DATAIN
instIn[2] => instOut[2].DATAIN
instIn[3] => instOut[3].DATAIN
instIn[4] => instOut[4].DATAIN
instIn[5] => instOut[5].DATAIN
instIn[6] => instOut[6].DATAIN
instIn[7] => instOut[7].DATAIN
instIn[8] => instOut[8].DATAIN
instIn[9] => instOut[9].DATAIN
instIn[10] => instOut[10].DATAIN
instIn[11] => instOut[11].DATAIN
instIn[12] => instOut[12].DATAIN
instIn[13] => instOut[13].DATAIN
instIn[14] => instOut[14].DATAIN
instIn[15] => instOut[15].DATAIN
instIn[16] => instOut[16].DATAIN
instIn[17] => instOut[17].DATAIN
instIn[18] => instOut[18].DATAIN
instIn[19] => instOut[19].DATAIN
instIn[20] => instOut[20].DATAIN
instIn[21] => instOut[21].DATAIN
instIn[22] => instOut[22].DATAIN
instIn[23] => instOut[23].DATAIN
instIn[24] => instOut[24].DATAIN
instIn[25] => instOut[25].DATAIN
instIn[26] => instOut[26].DATAIN
instIn[27] => instOut[27].DATAIN
instIn[28] => instOut[28].DATAIN
instIn[29] => instOut[29].DATAIN
instIn[30] => instOut[30].DATAIN
instIn[31] => instOut[31].DATAIN
NextPC[0] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[1] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[2] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[3] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[4] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[5] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[6] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[7] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[8] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[9] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[10] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[11] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[12] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[13] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[14] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[15] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[16] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[17] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[18] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[19] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[20] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[21] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[22] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[23] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[24] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[25] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[26] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[27] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[28] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[29] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[30] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
NextPC[31] <= NextPC.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[0] <= pcIn[0].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[1] <= pcIn[1].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
instOut[0] <= instIn[0].DB_MAX_OUTPUT_PORT_TYPE
instOut[1] <= instIn[1].DB_MAX_OUTPUT_PORT_TYPE
instOut[2] <= instIn[2].DB_MAX_OUTPUT_PORT_TYPE
instOut[3] <= instIn[3].DB_MAX_OUTPUT_PORT_TYPE
instOut[4] <= instIn[4].DB_MAX_OUTPUT_PORT_TYPE
instOut[5] <= instIn[5].DB_MAX_OUTPUT_PORT_TYPE
instOut[6] <= instIn[6].DB_MAX_OUTPUT_PORT_TYPE
instOut[7] <= instIn[7].DB_MAX_OUTPUT_PORT_TYPE
instOut[8] <= instIn[8].DB_MAX_OUTPUT_PORT_TYPE
instOut[9] <= instIn[9].DB_MAX_OUTPUT_PORT_TYPE
instOut[10] <= instIn[10].DB_MAX_OUTPUT_PORT_TYPE
instOut[11] <= instIn[11].DB_MAX_OUTPUT_PORT_TYPE
instOut[12] <= instIn[12].DB_MAX_OUTPUT_PORT_TYPE
instOut[13] <= instIn[13].DB_MAX_OUTPUT_PORT_TYPE
instOut[14] <= instIn[14].DB_MAX_OUTPUT_PORT_TYPE
instOut[15] <= instIn[15].DB_MAX_OUTPUT_PORT_TYPE
instOut[16] <= instIn[16].DB_MAX_OUTPUT_PORT_TYPE
instOut[17] <= instIn[17].DB_MAX_OUTPUT_PORT_TYPE
instOut[18] <= instIn[18].DB_MAX_OUTPUT_PORT_TYPE
instOut[19] <= instIn[19].DB_MAX_OUTPUT_PORT_TYPE
instOut[20] <= instIn[20].DB_MAX_OUTPUT_PORT_TYPE
instOut[21] <= instIn[21].DB_MAX_OUTPUT_PORT_TYPE
instOut[22] <= instIn[22].DB_MAX_OUTPUT_PORT_TYPE
instOut[23] <= instIn[23].DB_MAX_OUTPUT_PORT_TYPE
instOut[24] <= instIn[24].DB_MAX_OUTPUT_PORT_TYPE
instOut[25] <= instIn[25].DB_MAX_OUTPUT_PORT_TYPE
instOut[26] <= instIn[26].DB_MAX_OUTPUT_PORT_TYPE
instOut[27] <= instIn[27].DB_MAX_OUTPUT_PORT_TYPE
instOut[28] <= instIn[28].DB_MAX_OUTPUT_PORT_TYPE
instOut[29] <= instIn[29].DB_MAX_OUTPUT_PORT_TYPE
instOut[30] <= instIn[30].DB_MAX_OUTPUT_PORT_TYPE
instOut[31] <= instIn[31].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|PC_update:_PC_update
clk => PCOut[0]~reg0.CLK
clk => PCOut[1]~reg0.CLK
clk => PCOut[2]~reg0.CLK
clk => PCOut[3]~reg0.CLK
clk => PCOut[4]~reg0.CLK
clk => PCOut[5]~reg0.CLK
clk => PCOut[6]~reg0.CLK
clk => PCOut[7]~reg0.CLK
clk => PCOut[8]~reg0.CLK
clk => PCOut[9]~reg0.CLK
clk => PCOut[10]~reg0.CLK
clk => PCOut[11]~reg0.CLK
clk => PCOut[12]~reg0.CLK
clk => PCOut[13]~reg0.CLK
clk => PCOut[14]~reg0.CLK
clk => PCOut[15]~reg0.CLK
clk => PCOut[16]~reg0.CLK
clk => PCOut[17]~reg0.CLK
clk => PCOut[18]~reg0.CLK
clk => PCOut[19]~reg0.CLK
clk => PCOut[20]~reg0.CLK
clk => PCOut[21]~reg0.CLK
clk => PCOut[22]~reg0.CLK
clk => PCOut[23]~reg0.CLK
clk => PCOut[24]~reg0.CLK
clk => PCOut[25]~reg0.CLK
clk => PCOut[26]~reg0.CLK
clk => PCOut[27]~reg0.CLK
clk => PCOut[28]~reg0.CLK
clk => PCOut[29]~reg0.CLK
clk => PCOut[30]~reg0.CLK
clk => PCOut[31]~reg0.CLK
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
reset => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
enable => PCOut.OUTPUTSELECT
PCIn[0] => PCOut.DATAA
PCIn[1] => PCOut.DATAA
PCIn[2] => PCOut.DATAA
PCIn[3] => PCOut.DATAA
PCIn[4] => PCOut.DATAA
PCIn[5] => PCOut.DATAA
PCIn[6] => PCOut.DATAA
PCIn[7] => PCOut.DATAA
PCIn[8] => PCOut.DATAA
PCIn[9] => PCOut.DATAA
PCIn[10] => PCOut.DATAA
PCIn[11] => PCOut.DATAA
PCIn[12] => PCOut.DATAA
PCIn[13] => PCOut.DATAA
PCIn[14] => PCOut.DATAA
PCIn[15] => PCOut.DATAA
PCIn[16] => PCOut.DATAA
PCIn[17] => PCOut.DATAA
PCIn[18] => PCOut.DATAA
PCIn[19] => PCOut.DATAA
PCIn[20] => PCOut.DATAA
PCIn[21] => PCOut.DATAA
PCIn[22] => PCOut.DATAA
PCIn[23] => PCOut.DATAA
PCIn[24] => PCOut.DATAA
PCIn[25] => PCOut.DATAA
PCIn[26] => PCOut.DATAA
PCIn[27] => PCOut.DATAA
PCIn[28] => PCOut.DATAA
PCIn[29] => PCOut.DATAA
PCIn[30] => PCOut.DATAA
PCIn[31] => PCOut.DATAA
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
WtoPCWB => PCOut.OUTPUTSELECT
wdata[0] => PCOut.DATAB
wdata[1] => PCOut.DATAB
wdata[2] => PCOut.DATAB
wdata[3] => PCOut.DATAB
wdata[4] => PCOut.DATAB
wdata[5] => PCOut.DATAB
wdata[6] => PCOut.DATAB
wdata[7] => PCOut.DATAB
wdata[8] => PCOut.DATAB
wdata[9] => PCOut.DATAB
wdata[10] => PCOut.DATAB
wdata[11] => PCOut.DATAB
wdata[12] => PCOut.DATAB
wdata[13] => PCOut.DATAB
wdata[14] => PCOut.DATAB
wdata[15] => PCOut.DATAB
wdata[16] => PCOut.DATAB
wdata[17] => PCOut.DATAB
wdata[18] => PCOut.DATAB
wdata[19] => PCOut.DATAB
wdata[20] => PCOut.DATAB
wdata[21] => PCOut.DATAB
wdata[22] => PCOut.DATAB
wdata[23] => PCOut.DATAB
wdata[24] => PCOut.DATAB
wdata[25] => PCOut.DATAB
wdata[26] => PCOut.DATAB
wdata[27] => PCOut.DATAB
wdata[28] => PCOut.DATAB
wdata[29] => PCOut.DATAB
wdata[30] => PCOut.DATAB
wdata[31] => PCOut.DATAB
PCOut[0] <= PCOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[1] <= PCOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[2] <= PCOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[3] <= PCOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[4] <= PCOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[5] <= PCOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[6] <= PCOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[7] <= PCOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[8] <= PCOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[9] <= PCOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[10] <= PCOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[11] <= PCOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[12] <= PCOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[13] <= PCOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[14] <= PCOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[15] <= PCOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[16] <= PCOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[17] <= PCOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[18] <= PCOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[19] <= PCOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[20] <= PCOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[21] <= PCOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[22] <= PCOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[23] <= PCOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[24] <= PCOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[25] <= PCOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[26] <= PCOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[27] <= PCOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[28] <= PCOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[29] <= PCOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[30] <= PCOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCOut[31] <= PCOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|RegisterFile:_RegisterFile
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[0][16].CLK
clk => registers[0][17].CLK
clk => registers[0][18].CLK
clk => registers[0][19].CLK
clk => registers[0][20].CLK
clk => registers[0][21].CLK
clk => registers[0][22].CLK
clk => registers[0][23].CLK
clk => registers[0][24].CLK
clk => registers[0][25].CLK
clk => registers[0][26].CLK
clk => registers[0][27].CLK
clk => registers[0][28].CLK
clk => registers[0][29].CLK
clk => registers[0][30].CLK
clk => registers[0][31].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[1][16].CLK
clk => registers[1][17].CLK
clk => registers[1][18].CLK
clk => registers[1][19].CLK
clk => registers[1][20].CLK
clk => registers[1][21].CLK
clk => registers[1][22].CLK
clk => registers[1][23].CLK
clk => registers[1][24].CLK
clk => registers[1][25].CLK
clk => registers[1][26].CLK
clk => registers[1][27].CLK
clk => registers[1][28].CLK
clk => registers[1][29].CLK
clk => registers[1][30].CLK
clk => registers[1][31].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[2][16].CLK
clk => registers[2][17].CLK
clk => registers[2][18].CLK
clk => registers[2][19].CLK
clk => registers[2][20].CLK
clk => registers[2][21].CLK
clk => registers[2][22].CLK
clk => registers[2][23].CLK
clk => registers[2][24].CLK
clk => registers[2][25].CLK
clk => registers[2][26].CLK
clk => registers[2][27].CLK
clk => registers[2][28].CLK
clk => registers[2][29].CLK
clk => registers[2][30].CLK
clk => registers[2][31].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[3][16].CLK
clk => registers[3][17].CLK
clk => registers[3][18].CLK
clk => registers[3][19].CLK
clk => registers[3][20].CLK
clk => registers[3][21].CLK
clk => registers[3][22].CLK
clk => registers[3][23].CLK
clk => registers[3][24].CLK
clk => registers[3][25].CLK
clk => registers[3][26].CLK
clk => registers[3][27].CLK
clk => registers[3][28].CLK
clk => registers[3][29].CLK
clk => registers[3][30].CLK
clk => registers[3][31].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[4][16].CLK
clk => registers[4][17].CLK
clk => registers[4][18].CLK
clk => registers[4][19].CLK
clk => registers[4][20].CLK
clk => registers[4][21].CLK
clk => registers[4][22].CLK
clk => registers[4][23].CLK
clk => registers[4][24].CLK
clk => registers[4][25].CLK
clk => registers[4][26].CLK
clk => registers[4][27].CLK
clk => registers[4][28].CLK
clk => registers[4][29].CLK
clk => registers[4][30].CLK
clk => registers[4][31].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[5][16].CLK
clk => registers[5][17].CLK
clk => registers[5][18].CLK
clk => registers[5][19].CLK
clk => registers[5][20].CLK
clk => registers[5][21].CLK
clk => registers[5][22].CLK
clk => registers[5][23].CLK
clk => registers[5][24].CLK
clk => registers[5][25].CLK
clk => registers[5][26].CLK
clk => registers[5][27].CLK
clk => registers[5][28].CLK
clk => registers[5][29].CLK
clk => registers[5][30].CLK
clk => registers[5][31].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[6][16].CLK
clk => registers[6][17].CLK
clk => registers[6][18].CLK
clk => registers[6][19].CLK
clk => registers[6][20].CLK
clk => registers[6][21].CLK
clk => registers[6][22].CLK
clk => registers[6][23].CLK
clk => registers[6][24].CLK
clk => registers[6][25].CLK
clk => registers[6][26].CLK
clk => registers[6][27].CLK
clk => registers[6][28].CLK
clk => registers[6][29].CLK
clk => registers[6][30].CLK
clk => registers[6][31].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[7][16].CLK
clk => registers[7][17].CLK
clk => registers[7][18].CLK
clk => registers[7][19].CLK
clk => registers[7][20].CLK
clk => registers[7][21].CLK
clk => registers[7][22].CLK
clk => registers[7][23].CLK
clk => registers[7][24].CLK
clk => registers[7][25].CLK
clk => registers[7][26].CLK
clk => registers[7][27].CLK
clk => registers[7][28].CLK
clk => registers[7][29].CLK
clk => registers[7][30].CLK
clk => registers[7][31].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[8][16].CLK
clk => registers[8][17].CLK
clk => registers[8][18].CLK
clk => registers[8][19].CLK
clk => registers[8][20].CLK
clk => registers[8][21].CLK
clk => registers[8][22].CLK
clk => registers[8][23].CLK
clk => registers[8][24].CLK
clk => registers[8][25].CLK
clk => registers[8][26].CLK
clk => registers[8][27].CLK
clk => registers[8][28].CLK
clk => registers[8][29].CLK
clk => registers[8][30].CLK
clk => registers[8][31].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[9][16].CLK
clk => registers[9][17].CLK
clk => registers[9][18].CLK
clk => registers[9][19].CLK
clk => registers[9][20].CLK
clk => registers[9][21].CLK
clk => registers[9][22].CLK
clk => registers[9][23].CLK
clk => registers[9][24].CLK
clk => registers[9][25].CLK
clk => registers[9][26].CLK
clk => registers[9][27].CLK
clk => registers[9][28].CLK
clk => registers[9][29].CLK
clk => registers[9][30].CLK
clk => registers[9][31].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[10][16].CLK
clk => registers[10][17].CLK
clk => registers[10][18].CLK
clk => registers[10][19].CLK
clk => registers[10][20].CLK
clk => registers[10][21].CLK
clk => registers[10][22].CLK
clk => registers[10][23].CLK
clk => registers[10][24].CLK
clk => registers[10][25].CLK
clk => registers[10][26].CLK
clk => registers[10][27].CLK
clk => registers[10][28].CLK
clk => registers[10][29].CLK
clk => registers[10][30].CLK
clk => registers[10][31].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[11][16].CLK
clk => registers[11][17].CLK
clk => registers[11][18].CLK
clk => registers[11][19].CLK
clk => registers[11][20].CLK
clk => registers[11][21].CLK
clk => registers[11][22].CLK
clk => registers[11][23].CLK
clk => registers[11][24].CLK
clk => registers[11][25].CLK
clk => registers[11][26].CLK
clk => registers[11][27].CLK
clk => registers[11][28].CLK
clk => registers[11][29].CLK
clk => registers[11][30].CLK
clk => registers[11][31].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[12][16].CLK
clk => registers[12][17].CLK
clk => registers[12][18].CLK
clk => registers[12][19].CLK
clk => registers[12][20].CLK
clk => registers[12][21].CLK
clk => registers[12][22].CLK
clk => registers[12][23].CLK
clk => registers[12][24].CLK
clk => registers[12][25].CLK
clk => registers[12][26].CLK
clk => registers[12][27].CLK
clk => registers[12][28].CLK
clk => registers[12][29].CLK
clk => registers[12][30].CLK
clk => registers[12][31].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[13][16].CLK
clk => registers[13][17].CLK
clk => registers[13][18].CLK
clk => registers[13][19].CLK
clk => registers[13][20].CLK
clk => registers[13][21].CLK
clk => registers[13][22].CLK
clk => registers[13][23].CLK
clk => registers[13][24].CLK
clk => registers[13][25].CLK
clk => registers[13][26].CLK
clk => registers[13][27].CLK
clk => registers[13][28].CLK
clk => registers[13][29].CLK
clk => registers[13][30].CLK
clk => registers[13][31].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[14][16].CLK
clk => registers[14][17].CLK
clk => registers[14][18].CLK
clk => registers[14][19].CLK
clk => registers[14][20].CLK
clk => registers[14][21].CLK
clk => registers[14][22].CLK
clk => registers[14][23].CLK
clk => registers[14][24].CLK
clk => registers[14][25].CLK
clk => registers[14][26].CLK
clk => registers[14][27].CLK
clk => registers[14][28].CLK
clk => registers[14][29].CLK
clk => registers[14][30].CLK
clk => registers[14][31].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[15][16].CLK
clk => registers[15][17].CLK
clk => registers[15][18].CLK
clk => registers[15][19].CLK
clk => registers[15][20].CLK
clk => registers[15][21].CLK
clk => registers[15][22].CLK
clk => registers[15][23].CLK
clk => registers[15][24].CLK
clk => registers[15][25].CLK
clk => registers[15][26].CLK
clk => registers[15][27].CLK
clk => registers[15][28].CLK
clk => registers[15][29].CLK
clk => registers[15][30].CLK
clk => registers[15][31].CLK
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => registers.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data1.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data2.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
reset => data3.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
we => registers.OUTPUTSELECT
enable => ~NO_FANOUT~
RegSrc[0] => always0.IN1
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[0] => registers.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
RegSrc[1] => data2.OUTPUTSELECT
addr1[0] => Mux0.IN3
addr1[0] => Mux1.IN3
addr1[0] => Mux2.IN3
addr1[0] => Mux3.IN3
addr1[0] => Mux4.IN3
addr1[0] => Mux5.IN3
addr1[0] => Mux6.IN3
addr1[0] => Mux7.IN3
addr1[0] => Mux8.IN3
addr1[0] => Mux9.IN3
addr1[0] => Mux10.IN3
addr1[0] => Mux11.IN3
addr1[0] => Mux12.IN3
addr1[0] => Mux13.IN3
addr1[0] => Mux14.IN3
addr1[0] => Mux15.IN3
addr1[0] => Mux16.IN3
addr1[0] => Mux17.IN3
addr1[0] => Mux18.IN3
addr1[0] => Mux19.IN3
addr1[0] => Mux20.IN3
addr1[0] => Mux21.IN3
addr1[0] => Mux22.IN3
addr1[0] => Mux23.IN3
addr1[0] => Mux24.IN3
addr1[0] => Mux25.IN3
addr1[0] => Mux26.IN3
addr1[0] => Mux27.IN3
addr1[0] => Mux28.IN3
addr1[0] => Mux29.IN3
addr1[0] => Mux30.IN3
addr1[0] => Mux31.IN3
addr1[0] => Equal1.IN3
addr1[1] => Mux0.IN2
addr1[1] => Mux1.IN2
addr1[1] => Mux2.IN2
addr1[1] => Mux3.IN2
addr1[1] => Mux4.IN2
addr1[1] => Mux5.IN2
addr1[1] => Mux6.IN2
addr1[1] => Mux7.IN2
addr1[1] => Mux8.IN2
addr1[1] => Mux9.IN2
addr1[1] => Mux10.IN2
addr1[1] => Mux11.IN2
addr1[1] => Mux12.IN2
addr1[1] => Mux13.IN2
addr1[1] => Mux14.IN2
addr1[1] => Mux15.IN2
addr1[1] => Mux16.IN2
addr1[1] => Mux17.IN2
addr1[1] => Mux18.IN2
addr1[1] => Mux19.IN2
addr1[1] => Mux20.IN2
addr1[1] => Mux21.IN2
addr1[1] => Mux22.IN2
addr1[1] => Mux23.IN2
addr1[1] => Mux24.IN2
addr1[1] => Mux25.IN2
addr1[1] => Mux26.IN2
addr1[1] => Mux27.IN2
addr1[1] => Mux28.IN2
addr1[1] => Mux29.IN2
addr1[1] => Mux30.IN2
addr1[1] => Mux31.IN2
addr1[1] => Equal1.IN2
addr1[2] => Mux0.IN1
addr1[2] => Mux1.IN1
addr1[2] => Mux2.IN1
addr1[2] => Mux3.IN1
addr1[2] => Mux4.IN1
addr1[2] => Mux5.IN1
addr1[2] => Mux6.IN1
addr1[2] => Mux7.IN1
addr1[2] => Mux8.IN1
addr1[2] => Mux9.IN1
addr1[2] => Mux10.IN1
addr1[2] => Mux11.IN1
addr1[2] => Mux12.IN1
addr1[2] => Mux13.IN1
addr1[2] => Mux14.IN1
addr1[2] => Mux15.IN1
addr1[2] => Mux16.IN1
addr1[2] => Mux17.IN1
addr1[2] => Mux18.IN1
addr1[2] => Mux19.IN1
addr1[2] => Mux20.IN1
addr1[2] => Mux21.IN1
addr1[2] => Mux22.IN1
addr1[2] => Mux23.IN1
addr1[2] => Mux24.IN1
addr1[2] => Mux25.IN1
addr1[2] => Mux26.IN1
addr1[2] => Mux27.IN1
addr1[2] => Mux28.IN1
addr1[2] => Mux29.IN1
addr1[2] => Mux30.IN1
addr1[2] => Mux31.IN1
addr1[2] => Equal1.IN1
addr1[3] => Mux0.IN0
addr1[3] => Mux1.IN0
addr1[3] => Mux2.IN0
addr1[3] => Mux3.IN0
addr1[3] => Mux4.IN0
addr1[3] => Mux5.IN0
addr1[3] => Mux6.IN0
addr1[3] => Mux7.IN0
addr1[3] => Mux8.IN0
addr1[3] => Mux9.IN0
addr1[3] => Mux10.IN0
addr1[3] => Mux11.IN0
addr1[3] => Mux12.IN0
addr1[3] => Mux13.IN0
addr1[3] => Mux14.IN0
addr1[3] => Mux15.IN0
addr1[3] => Mux16.IN0
addr1[3] => Mux17.IN0
addr1[3] => Mux18.IN0
addr1[3] => Mux19.IN0
addr1[3] => Mux20.IN0
addr1[3] => Mux21.IN0
addr1[3] => Mux22.IN0
addr1[3] => Mux23.IN0
addr1[3] => Mux24.IN0
addr1[3] => Mux25.IN0
addr1[3] => Mux26.IN0
addr1[3] => Mux27.IN0
addr1[3] => Mux28.IN0
addr1[3] => Mux29.IN0
addr1[3] => Mux30.IN0
addr1[3] => Mux31.IN0
addr1[3] => Equal1.IN0
addr2[0] => Mux32.IN3
addr2[0] => Mux33.IN3
addr2[0] => Mux34.IN3
addr2[0] => Mux35.IN3
addr2[0] => Mux36.IN3
addr2[0] => Mux37.IN3
addr2[0] => Mux38.IN3
addr2[0] => Mux39.IN3
addr2[0] => Mux40.IN3
addr2[0] => Mux41.IN3
addr2[0] => Mux42.IN3
addr2[0] => Mux43.IN3
addr2[0] => Mux44.IN3
addr2[0] => Mux45.IN3
addr2[0] => Mux46.IN3
addr2[0] => Mux47.IN3
addr2[0] => Mux48.IN3
addr2[0] => Mux49.IN3
addr2[0] => Mux50.IN3
addr2[0] => Mux51.IN3
addr2[0] => Mux52.IN3
addr2[0] => Mux53.IN3
addr2[0] => Mux54.IN3
addr2[0] => Mux55.IN3
addr2[0] => Mux56.IN3
addr2[0] => Mux57.IN3
addr2[0] => Mux58.IN3
addr2[0] => Mux59.IN3
addr2[0] => Mux60.IN3
addr2[0] => Mux61.IN3
addr2[0] => Mux62.IN3
addr2[0] => Mux63.IN3
addr2[0] => Equal2.IN3
addr2[1] => Mux32.IN2
addr2[1] => Mux33.IN2
addr2[1] => Mux34.IN2
addr2[1] => Mux35.IN2
addr2[1] => Mux36.IN2
addr2[1] => Mux37.IN2
addr2[1] => Mux38.IN2
addr2[1] => Mux39.IN2
addr2[1] => Mux40.IN2
addr2[1] => Mux41.IN2
addr2[1] => Mux42.IN2
addr2[1] => Mux43.IN2
addr2[1] => Mux44.IN2
addr2[1] => Mux45.IN2
addr2[1] => Mux46.IN2
addr2[1] => Mux47.IN2
addr2[1] => Mux48.IN2
addr2[1] => Mux49.IN2
addr2[1] => Mux50.IN2
addr2[1] => Mux51.IN2
addr2[1] => Mux52.IN2
addr2[1] => Mux53.IN2
addr2[1] => Mux54.IN2
addr2[1] => Mux55.IN2
addr2[1] => Mux56.IN2
addr2[1] => Mux57.IN2
addr2[1] => Mux58.IN2
addr2[1] => Mux59.IN2
addr2[1] => Mux60.IN2
addr2[1] => Mux61.IN2
addr2[1] => Mux62.IN2
addr2[1] => Mux63.IN2
addr2[1] => Equal2.IN2
addr2[2] => Mux32.IN1
addr2[2] => Mux33.IN1
addr2[2] => Mux34.IN1
addr2[2] => Mux35.IN1
addr2[2] => Mux36.IN1
addr2[2] => Mux37.IN1
addr2[2] => Mux38.IN1
addr2[2] => Mux39.IN1
addr2[2] => Mux40.IN1
addr2[2] => Mux41.IN1
addr2[2] => Mux42.IN1
addr2[2] => Mux43.IN1
addr2[2] => Mux44.IN1
addr2[2] => Mux45.IN1
addr2[2] => Mux46.IN1
addr2[2] => Mux47.IN1
addr2[2] => Mux48.IN1
addr2[2] => Mux49.IN1
addr2[2] => Mux50.IN1
addr2[2] => Mux51.IN1
addr2[2] => Mux52.IN1
addr2[2] => Mux53.IN1
addr2[2] => Mux54.IN1
addr2[2] => Mux55.IN1
addr2[2] => Mux56.IN1
addr2[2] => Mux57.IN1
addr2[2] => Mux58.IN1
addr2[2] => Mux59.IN1
addr2[2] => Mux60.IN1
addr2[2] => Mux61.IN1
addr2[2] => Mux62.IN1
addr2[2] => Mux63.IN1
addr2[2] => Equal2.IN1
addr2[3] => Mux32.IN0
addr2[3] => Mux33.IN0
addr2[3] => Mux34.IN0
addr2[3] => Mux35.IN0
addr2[3] => Mux36.IN0
addr2[3] => Mux37.IN0
addr2[3] => Mux38.IN0
addr2[3] => Mux39.IN0
addr2[3] => Mux40.IN0
addr2[3] => Mux41.IN0
addr2[3] => Mux42.IN0
addr2[3] => Mux43.IN0
addr2[3] => Mux44.IN0
addr2[3] => Mux45.IN0
addr2[3] => Mux46.IN0
addr2[3] => Mux47.IN0
addr2[3] => Mux48.IN0
addr2[3] => Mux49.IN0
addr2[3] => Mux50.IN0
addr2[3] => Mux51.IN0
addr2[3] => Mux52.IN0
addr2[3] => Mux53.IN0
addr2[3] => Mux54.IN0
addr2[3] => Mux55.IN0
addr2[3] => Mux56.IN0
addr2[3] => Mux57.IN0
addr2[3] => Mux58.IN0
addr2[3] => Mux59.IN0
addr2[3] => Mux60.IN0
addr2[3] => Mux61.IN0
addr2[3] => Mux62.IN0
addr2[3] => Mux63.IN0
addr2[3] => Equal2.IN0
addr3[0] => Mux96.IN3
addr3[0] => Mux97.IN3
addr3[0] => Mux98.IN3
addr3[0] => Mux99.IN3
addr3[0] => Mux100.IN3
addr3[0] => Mux101.IN3
addr3[0] => Mux102.IN3
addr3[0] => Mux103.IN3
addr3[0] => Mux104.IN3
addr3[0] => Mux105.IN3
addr3[0] => Mux106.IN3
addr3[0] => Mux107.IN3
addr3[0] => Mux108.IN3
addr3[0] => Mux109.IN3
addr3[0] => Mux110.IN3
addr3[0] => Mux111.IN3
addr3[0] => Mux112.IN3
addr3[0] => Mux113.IN3
addr3[0] => Mux114.IN3
addr3[0] => Mux115.IN3
addr3[0] => Mux116.IN3
addr3[0] => Mux117.IN3
addr3[0] => Mux118.IN3
addr3[0] => Mux119.IN3
addr3[0] => Mux120.IN3
addr3[0] => Mux121.IN3
addr3[0] => Mux122.IN3
addr3[0] => Mux123.IN3
addr3[0] => Mux124.IN3
addr3[0] => Mux125.IN3
addr3[0] => Mux126.IN3
addr3[0] => Mux127.IN3
addr3[0] => Equal3.IN3
addr3[1] => Mux96.IN2
addr3[1] => Mux97.IN2
addr3[1] => Mux98.IN2
addr3[1] => Mux99.IN2
addr3[1] => Mux100.IN2
addr3[1] => Mux101.IN2
addr3[1] => Mux102.IN2
addr3[1] => Mux103.IN2
addr3[1] => Mux104.IN2
addr3[1] => Mux105.IN2
addr3[1] => Mux106.IN2
addr3[1] => Mux107.IN2
addr3[1] => Mux108.IN2
addr3[1] => Mux109.IN2
addr3[1] => Mux110.IN2
addr3[1] => Mux111.IN2
addr3[1] => Mux112.IN2
addr3[1] => Mux113.IN2
addr3[1] => Mux114.IN2
addr3[1] => Mux115.IN2
addr3[1] => Mux116.IN2
addr3[1] => Mux117.IN2
addr3[1] => Mux118.IN2
addr3[1] => Mux119.IN2
addr3[1] => Mux120.IN2
addr3[1] => Mux121.IN2
addr3[1] => Mux122.IN2
addr3[1] => Mux123.IN2
addr3[1] => Mux124.IN2
addr3[1] => Mux125.IN2
addr3[1] => Mux126.IN2
addr3[1] => Mux127.IN2
addr3[1] => Equal3.IN2
addr3[2] => Mux96.IN1
addr3[2] => Mux97.IN1
addr3[2] => Mux98.IN1
addr3[2] => Mux99.IN1
addr3[2] => Mux100.IN1
addr3[2] => Mux101.IN1
addr3[2] => Mux102.IN1
addr3[2] => Mux103.IN1
addr3[2] => Mux104.IN1
addr3[2] => Mux105.IN1
addr3[2] => Mux106.IN1
addr3[2] => Mux107.IN1
addr3[2] => Mux108.IN1
addr3[2] => Mux109.IN1
addr3[2] => Mux110.IN1
addr3[2] => Mux111.IN1
addr3[2] => Mux112.IN1
addr3[2] => Mux113.IN1
addr3[2] => Mux114.IN1
addr3[2] => Mux115.IN1
addr3[2] => Mux116.IN1
addr3[2] => Mux117.IN1
addr3[2] => Mux118.IN1
addr3[2] => Mux119.IN1
addr3[2] => Mux120.IN1
addr3[2] => Mux121.IN1
addr3[2] => Mux122.IN1
addr3[2] => Mux123.IN1
addr3[2] => Mux124.IN1
addr3[2] => Mux125.IN1
addr3[2] => Mux126.IN1
addr3[2] => Mux127.IN1
addr3[2] => Equal3.IN1
addr3[3] => Mux96.IN0
addr3[3] => Mux97.IN0
addr3[3] => Mux98.IN0
addr3[3] => Mux99.IN0
addr3[3] => Mux100.IN0
addr3[3] => Mux101.IN0
addr3[3] => Mux102.IN0
addr3[3] => Mux103.IN0
addr3[3] => Mux104.IN0
addr3[3] => Mux105.IN0
addr3[3] => Mux106.IN0
addr3[3] => Mux107.IN0
addr3[3] => Mux108.IN0
addr3[3] => Mux109.IN0
addr3[3] => Mux110.IN0
addr3[3] => Mux111.IN0
addr3[3] => Mux112.IN0
addr3[3] => Mux113.IN0
addr3[3] => Mux114.IN0
addr3[3] => Mux115.IN0
addr3[3] => Mux116.IN0
addr3[3] => Mux117.IN0
addr3[3] => Mux118.IN0
addr3[3] => Mux119.IN0
addr3[3] => Mux120.IN0
addr3[3] => Mux121.IN0
addr3[3] => Mux122.IN0
addr3[3] => Mux123.IN0
addr3[3] => Mux124.IN0
addr3[3] => Mux125.IN0
addr3[3] => Mux126.IN0
addr3[3] => Mux127.IN0
addr3[3] => Equal3.IN0
waddr[0] => Decoder0.IN3
waddr[0] => Mux64.IN3
waddr[0] => Mux65.IN3
waddr[0] => Mux66.IN3
waddr[0] => Mux67.IN3
waddr[0] => Mux68.IN3
waddr[0] => Mux69.IN3
waddr[0] => Mux70.IN3
waddr[0] => Mux71.IN3
waddr[0] => Mux72.IN3
waddr[0] => Mux73.IN3
waddr[0] => Mux74.IN3
waddr[0] => Mux75.IN3
waddr[0] => Mux76.IN3
waddr[0] => Mux77.IN3
waddr[0] => Mux78.IN3
waddr[0] => Mux79.IN3
waddr[0] => Mux80.IN3
waddr[0] => Mux81.IN3
waddr[0] => Mux82.IN3
waddr[0] => Mux83.IN3
waddr[0] => Mux84.IN3
waddr[0] => Mux85.IN3
waddr[0] => Mux86.IN3
waddr[0] => Mux87.IN3
waddr[0] => Mux88.IN3
waddr[0] => Mux89.IN3
waddr[0] => Mux90.IN3
waddr[0] => Mux91.IN3
waddr[0] => Mux92.IN3
waddr[0] => Mux93.IN3
waddr[0] => Mux94.IN3
waddr[0] => Mux95.IN3
waddr[0] => Equal0.IN3
waddr[1] => Decoder0.IN2
waddr[1] => Mux64.IN2
waddr[1] => Mux65.IN2
waddr[1] => Mux66.IN2
waddr[1] => Mux67.IN2
waddr[1] => Mux68.IN2
waddr[1] => Mux69.IN2
waddr[1] => Mux70.IN2
waddr[1] => Mux71.IN2
waddr[1] => Mux72.IN2
waddr[1] => Mux73.IN2
waddr[1] => Mux74.IN2
waddr[1] => Mux75.IN2
waddr[1] => Mux76.IN2
waddr[1] => Mux77.IN2
waddr[1] => Mux78.IN2
waddr[1] => Mux79.IN2
waddr[1] => Mux80.IN2
waddr[1] => Mux81.IN2
waddr[1] => Mux82.IN2
waddr[1] => Mux83.IN2
waddr[1] => Mux84.IN2
waddr[1] => Mux85.IN2
waddr[1] => Mux86.IN2
waddr[1] => Mux87.IN2
waddr[1] => Mux88.IN2
waddr[1] => Mux89.IN2
waddr[1] => Mux90.IN2
waddr[1] => Mux91.IN2
waddr[1] => Mux92.IN2
waddr[1] => Mux93.IN2
waddr[1] => Mux94.IN2
waddr[1] => Mux95.IN2
waddr[1] => Equal0.IN2
waddr[2] => Decoder0.IN1
waddr[2] => Mux64.IN1
waddr[2] => Mux65.IN1
waddr[2] => Mux66.IN1
waddr[2] => Mux67.IN1
waddr[2] => Mux68.IN1
waddr[2] => Mux69.IN1
waddr[2] => Mux70.IN1
waddr[2] => Mux71.IN1
waddr[2] => Mux72.IN1
waddr[2] => Mux73.IN1
waddr[2] => Mux74.IN1
waddr[2] => Mux75.IN1
waddr[2] => Mux76.IN1
waddr[2] => Mux77.IN1
waddr[2] => Mux78.IN1
waddr[2] => Mux79.IN1
waddr[2] => Mux80.IN1
waddr[2] => Mux81.IN1
waddr[2] => Mux82.IN1
waddr[2] => Mux83.IN1
waddr[2] => Mux84.IN1
waddr[2] => Mux85.IN1
waddr[2] => Mux86.IN1
waddr[2] => Mux87.IN1
waddr[2] => Mux88.IN1
waddr[2] => Mux89.IN1
waddr[2] => Mux90.IN1
waddr[2] => Mux91.IN1
waddr[2] => Mux92.IN1
waddr[2] => Mux93.IN1
waddr[2] => Mux94.IN1
waddr[2] => Mux95.IN1
waddr[2] => Equal0.IN1
waddr[3] => Decoder0.IN0
waddr[3] => Mux64.IN0
waddr[3] => Mux65.IN0
waddr[3] => Mux66.IN0
waddr[3] => Mux67.IN0
waddr[3] => Mux68.IN0
waddr[3] => Mux69.IN0
waddr[3] => Mux70.IN0
waddr[3] => Mux71.IN0
waddr[3] => Mux72.IN0
waddr[3] => Mux73.IN0
waddr[3] => Mux74.IN0
waddr[3] => Mux75.IN0
waddr[3] => Mux76.IN0
waddr[3] => Mux77.IN0
waddr[3] => Mux78.IN0
waddr[3] => Mux79.IN0
waddr[3] => Mux80.IN0
waddr[3] => Mux81.IN0
waddr[3] => Mux82.IN0
waddr[3] => Mux83.IN0
waddr[3] => Mux84.IN0
waddr[3] => Mux85.IN0
waddr[3] => Mux86.IN0
waddr[3] => Mux87.IN0
waddr[3] => Mux88.IN0
waddr[3] => Mux89.IN0
waddr[3] => Mux90.IN0
waddr[3] => Mux91.IN0
waddr[3] => Mux92.IN0
waddr[3] => Mux93.IN0
waddr[3] => Mux94.IN0
waddr[3] => Mux95.IN0
waddr[3] => Equal0.IN0
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[0] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[1] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[2] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[3] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[4] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[5] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[6] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[7] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[8] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[9] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[10] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[11] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[12] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[13] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[14] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[15] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[16] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[17] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[18] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[19] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[20] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[21] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[22] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[23] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[24] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[25] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[26] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[27] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[28] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[29] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[30] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
wdata[31] => registers.DATAB
pcin[0] => registers.DATAB
pcin[1] => registers.DATAB
pcin[2] => registers.DATAB
pcin[3] => registers.DATAB
pcin[4] => registers.DATAB
pcin[5] => registers.DATAB
pcin[6] => registers.DATAB
pcin[7] => registers.DATAB
pcin[8] => registers.DATAB
pcin[9] => registers.DATAB
pcin[10] => registers.DATAB
pcin[11] => registers.DATAB
pcin[12] => registers.DATAB
pcin[13] => registers.DATAB
pcin[14] => registers.DATAB
pcin[15] => registers.DATAB
pcin[16] => registers.DATAB
pcin[17] => registers.DATAB
pcin[18] => registers.DATAB
pcin[19] => registers.DATAB
pcin[20] => registers.DATAB
pcin[21] => registers.DATAB
pcin[22] => registers.DATAB
pcin[23] => registers.DATAB
pcin[24] => registers.DATAB
pcin[25] => registers.DATAB
pcin[26] => registers.DATAB
pcin[27] => registers.DATAB
pcin[28] => registers.DATAB
pcin[29] => registers.DATAB
pcin[30] => registers.DATAB
pcin[31] => registers.DATAB
data1[0] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[1] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[2] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[3] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[4] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[5] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[6] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[7] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[8] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[9] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[10] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[11] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[12] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[13] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[14] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[15] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[16] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[17] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[18] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[19] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[20] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[21] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[22] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[23] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[24] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[25] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[26] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[27] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[28] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[29] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[30] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data1[31] <= data1.DB_MAX_OUTPUT_PORT_TYPE
data2[0] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[1] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[2] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[3] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[4] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[5] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[6] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[7] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[8] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[9] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[10] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[11] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[12] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[13] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[14] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[15] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[16] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[17] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[18] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[19] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[20] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[21] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[22] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[23] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[24] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[25] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[26] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[27] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[28] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[29] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[30] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data2[31] <= data2.DB_MAX_OUTPUT_PORT_TYPE
data3[0] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[1] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[2] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[3] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[4] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[5] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[6] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[7] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[8] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[9] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[10] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[11] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[12] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[13] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[14] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[15] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[16] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[17] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[18] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[19] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[20] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[21] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[22] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[23] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[24] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[25] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[26] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[27] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[28] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[29] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[30] <= data3.DB_MAX_OUTPUT_PORT_TYPE
data3[31] <= data3.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|IF_ID_Register:_IF_ID_Register
clk => instOut[0]~reg0.CLK
clk => instOut[1]~reg0.CLK
clk => instOut[2]~reg0.CLK
clk => instOut[3]~reg0.CLK
clk => instOut[4]~reg0.CLK
clk => instOut[5]~reg0.CLK
clk => instOut[6]~reg0.CLK
clk => instOut[7]~reg0.CLK
clk => instOut[8]~reg0.CLK
clk => instOut[9]~reg0.CLK
clk => instOut[10]~reg0.CLK
clk => instOut[11]~reg0.CLK
clk => instOut[12]~reg0.CLK
clk => instOut[13]~reg0.CLK
clk => instOut[14]~reg0.CLK
clk => instOut[15]~reg0.CLK
clk => instOut[16]~reg0.CLK
clk => instOut[17]~reg0.CLK
clk => instOut[18]~reg0.CLK
clk => instOut[19]~reg0.CLK
clk => instOut[20]~reg0.CLK
clk => instOut[21]~reg0.CLK
clk => instOut[22]~reg0.CLK
clk => instOut[23]~reg0.CLK
clk => instOut[24]~reg0.CLK
clk => instOut[25]~reg0.CLK
clk => instOut[26]~reg0.CLK
clk => instOut[27]~reg0.CLK
clk => instOut[28]~reg0.CLK
clk => instOut[29]~reg0.CLK
clk => instOut[30]~reg0.CLK
clk => instOut[31]~reg0.CLK
clk => PCPlus4Out[0]~reg0.CLK
clk => PCPlus4Out[1]~reg0.CLK
clk => PCPlus4Out[2]~reg0.CLK
clk => PCPlus4Out[3]~reg0.CLK
clk => PCPlus4Out[4]~reg0.CLK
clk => PCPlus4Out[5]~reg0.CLK
clk => PCPlus4Out[6]~reg0.CLK
clk => PCPlus4Out[7]~reg0.CLK
clk => PCPlus4Out[8]~reg0.CLK
clk => PCPlus4Out[9]~reg0.CLK
clk => PCPlus4Out[10]~reg0.CLK
clk => PCPlus4Out[11]~reg0.CLK
clk => PCPlus4Out[12]~reg0.CLK
clk => PCPlus4Out[13]~reg0.CLK
clk => PCPlus4Out[14]~reg0.CLK
clk => PCPlus4Out[15]~reg0.CLK
clk => PCPlus4Out[16]~reg0.CLK
clk => PCPlus4Out[17]~reg0.CLK
clk => PCPlus4Out[18]~reg0.CLK
clk => PCPlus4Out[19]~reg0.CLK
clk => PCPlus4Out[20]~reg0.CLK
clk => PCPlus4Out[21]~reg0.CLK
clk => PCPlus4Out[22]~reg0.CLK
clk => PCPlus4Out[23]~reg0.CLK
clk => PCPlus4Out[24]~reg0.CLK
clk => PCPlus4Out[25]~reg0.CLK
clk => PCPlus4Out[26]~reg0.CLK
clk => PCPlus4Out[27]~reg0.CLK
clk => PCPlus4Out[28]~reg0.CLK
clk => PCPlus4Out[29]~reg0.CLK
clk => PCPlus4Out[30]~reg0.CLK
clk => PCPlus4Out[31]~reg0.CLK
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => PCPlus4Out.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
reset => instOut.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => PCPlus4Out.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
enable => instOut.OUTPUTSELECT
PCPlus4In[0] => PCPlus4Out.DATAB
PCPlus4In[1] => PCPlus4Out.DATAB
PCPlus4In[2] => PCPlus4Out.DATAB
PCPlus4In[3] => PCPlus4Out.DATAB
PCPlus4In[4] => PCPlus4Out.DATAB
PCPlus4In[5] => PCPlus4Out.DATAB
PCPlus4In[6] => PCPlus4Out.DATAB
PCPlus4In[7] => PCPlus4Out.DATAB
PCPlus4In[8] => PCPlus4Out.DATAB
PCPlus4In[9] => PCPlus4Out.DATAB
PCPlus4In[10] => PCPlus4Out.DATAB
PCPlus4In[11] => PCPlus4Out.DATAB
PCPlus4In[12] => PCPlus4Out.DATAB
PCPlus4In[13] => PCPlus4Out.DATAB
PCPlus4In[14] => PCPlus4Out.DATAB
PCPlus4In[15] => PCPlus4Out.DATAB
PCPlus4In[16] => PCPlus4Out.DATAB
PCPlus4In[17] => PCPlus4Out.DATAB
PCPlus4In[18] => PCPlus4Out.DATAB
PCPlus4In[19] => PCPlus4Out.DATAB
PCPlus4In[20] => PCPlus4Out.DATAB
PCPlus4In[21] => PCPlus4Out.DATAB
PCPlus4In[22] => PCPlus4Out.DATAB
PCPlus4In[23] => PCPlus4Out.DATAB
PCPlus4In[24] => PCPlus4Out.DATAB
PCPlus4In[25] => PCPlus4Out.DATAB
PCPlus4In[26] => PCPlus4Out.DATAB
PCPlus4In[27] => PCPlus4Out.DATAB
PCPlus4In[28] => PCPlus4Out.DATAB
PCPlus4In[29] => PCPlus4Out.DATAB
PCPlus4In[30] => PCPlus4Out.DATAB
PCPlus4In[31] => PCPlus4Out.DATAB
instIn[0] => instOut.DATAB
instIn[1] => instOut.DATAB
instIn[2] => instOut.DATAB
instIn[3] => instOut.DATAB
instIn[4] => instOut.DATAB
instIn[5] => instOut.DATAB
instIn[6] => instOut.DATAB
instIn[7] => instOut.DATAB
instIn[8] => instOut.DATAB
instIn[9] => instOut.DATAB
instIn[10] => instOut.DATAB
instIn[11] => instOut.DATAB
instIn[12] => instOut.DATAB
instIn[13] => instOut.DATAB
instIn[14] => instOut.DATAB
instIn[15] => instOut.DATAB
instIn[16] => instOut.DATAB
instIn[17] => instOut.DATAB
instIn[18] => instOut.DATAB
instIn[19] => instOut.DATAB
instIn[20] => instOut.DATAB
instIn[21] => instOut.DATAB
instIn[22] => instOut.DATAB
instIn[23] => instOut.DATAB
instIn[24] => instOut.DATAB
instIn[25] => instOut.DATAB
instIn[26] => instOut.DATAB
instIn[27] => instOut.DATAB
instIn[28] => instOut.DATAB
instIn[29] => instOut.DATAB
instIn[30] => instOut.DATAB
instIn[31] => instOut.DATAB
PCPlus4Out[0] <= PCPlus4Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[1] <= PCPlus4Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[2] <= PCPlus4Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[3] <= PCPlus4Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[4] <= PCPlus4Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[5] <= PCPlus4Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[6] <= PCPlus4Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[7] <= PCPlus4Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[8] <= PCPlus4Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[9] <= PCPlus4Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[10] <= PCPlus4Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[11] <= PCPlus4Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[12] <= PCPlus4Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[13] <= PCPlus4Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[14] <= PCPlus4Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[15] <= PCPlus4Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[16] <= PCPlus4Out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[17] <= PCPlus4Out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[18] <= PCPlus4Out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[19] <= PCPlus4Out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[20] <= PCPlus4Out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[21] <= PCPlus4Out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[22] <= PCPlus4Out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[23] <= PCPlus4Out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[24] <= PCPlus4Out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[25] <= PCPlus4Out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[26] <= PCPlus4Out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[27] <= PCPlus4Out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[28] <= PCPlus4Out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[29] <= PCPlus4Out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[30] <= PCPlus4Out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[31] <= PCPlus4Out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[0] <= instOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[1] <= instOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[2] <= instOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[3] <= instOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[4] <= instOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[5] <= instOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[6] <= instOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[7] <= instOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[8] <= instOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[9] <= instOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[10] <= instOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[11] <= instOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[12] <= instOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[13] <= instOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[14] <= instOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[15] <= instOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[16] <= instOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[17] <= instOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[18] <= instOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[19] <= instOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[20] <= instOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[21] <= instOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[22] <= instOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[23] <= instOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[24] <= instOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[25] <= instOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[26] <= instOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[27] <= instOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[28] <= instOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[29] <= instOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[30] <= instOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[31] <= instOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ID_stage:_ID_stage
PCPlus4In[0] => PCPlus4Out[0].DATAIN
PCPlus4In[1] => PCPlus4Out[1].DATAIN
PCPlus4In[2] => PCPlus4Out[2].DATAIN
PCPlus4In[3] => PCPlus4Out[3].DATAIN
PCPlus4In[4] => PCPlus4Out[4].DATAIN
PCPlus4In[5] => PCPlus4Out[5].DATAIN
PCPlus4In[6] => PCPlus4Out[6].DATAIN
PCPlus4In[7] => PCPlus4Out[7].DATAIN
PCPlus4In[8] => PCPlus4Out[8].DATAIN
PCPlus4In[9] => PCPlus4Out[9].DATAIN
PCPlus4In[10] => PCPlus4Out[10].DATAIN
PCPlus4In[11] => PCPlus4Out[11].DATAIN
PCPlus4In[12] => PCPlus4Out[12].DATAIN
PCPlus4In[13] => PCPlus4Out[13].DATAIN
PCPlus4In[14] => PCPlus4Out[14].DATAIN
PCPlus4In[15] => PCPlus4Out[15].DATAIN
PCPlus4In[16] => PCPlus4Out[16].DATAIN
PCPlus4In[17] => PCPlus4Out[17].DATAIN
PCPlus4In[18] => PCPlus4Out[18].DATAIN
PCPlus4In[19] => PCPlus4Out[19].DATAIN
PCPlus4In[20] => PCPlus4Out[20].DATAIN
PCPlus4In[21] => PCPlus4Out[21].DATAIN
PCPlus4In[22] => PCPlus4Out[22].DATAIN
PCPlus4In[23] => PCPlus4Out[23].DATAIN
PCPlus4In[24] => PCPlus4Out[24].DATAIN
PCPlus4In[25] => PCPlus4Out[25].DATAIN
PCPlus4In[26] => PCPlus4Out[26].DATAIN
PCPlus4In[27] => PCPlus4Out[27].DATAIN
PCPlus4In[28] => PCPlus4Out[28].DATAIN
PCPlus4In[29] => PCPlus4Out[29].DATAIN
PCPlus4In[30] => PCPlus4Out[30].DATAIN
PCPlus4In[31] => PCPlus4Out[31].DATAIN
waddrIn[0] => waddrOut[0].DATAIN
waddrIn[1] => waddrOut[1].DATAIN
waddrIn[2] => waddrOut[2].DATAIN
waddrIn[3] => waddrOut[3].DATAIN
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
ImmSrc[0] => ImmSrc[0].IN1
ImmSrc[1] => ImmSrc[1].IN1
waddrOut[0] <= waddrIn[0].DB_MAX_OUTPUT_PORT_TYPE
waddrOut[1] <= waddrIn[1].DB_MAX_OUTPUT_PORT_TYPE
waddrOut[2] <= waddrIn[2].DB_MAX_OUTPUT_PORT_TYPE
waddrOut[3] <= waddrIn[3].DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[0] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[1] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[2] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[3] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[4] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[5] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[6] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[7] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[8] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[9] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[10] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[11] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[12] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[13] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[14] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[15] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[16] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[17] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[18] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[19] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[20] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[21] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[22] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[23] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[24] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[25] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[26] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[27] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[28] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[29] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[30] <= ExtendMUX:_ExtendMUX.ExtImm
Ext_immOut[31] <= ExtendMUX:_ExtendMUX.ExtImm
PCPlus4Out[0] <= PCPlus4In[0].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[1] <= PCPlus4In[1].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[2] <= PCPlus4In[2].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[3] <= PCPlus4In[3].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[4] <= PCPlus4In[4].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[5] <= PCPlus4In[5].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[6] <= PCPlus4In[6].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[7] <= PCPlus4In[7].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[8] <= PCPlus4In[8].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[9] <= PCPlus4In[9].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[10] <= PCPlus4In[10].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[11] <= PCPlus4In[11].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[12] <= PCPlus4In[12].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[13] <= PCPlus4In[13].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[14] <= PCPlus4In[14].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[15] <= PCPlus4In[15].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[16] <= PCPlus4In[16].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[17] <= PCPlus4In[17].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[18] <= PCPlus4In[18].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[19] <= PCPlus4In[19].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[20] <= PCPlus4In[20].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[21] <= PCPlus4In[21].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[22] <= PCPlus4In[22].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[23] <= PCPlus4In[23].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[24] <= PCPlus4In[24].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[25] <= PCPlus4In[25].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[26] <= PCPlus4In[26].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[27] <= PCPlus4In[27].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[28] <= PCPlus4In[28].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[29] <= PCPlus4In[29].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[30] <= PCPlus4In[30].DB_MAX_OUTPUT_PORT_TYPE
PCPlus4Out[31] <= PCPlus4In[31].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ID_stage:_ID_stage|ExtendMUX:_ExtendMUX
in[0] => Mux23.IN3
in[0] => Mux29.IN3
in[0] => ExtImm.DATAA
in[1] => Mux22.IN3
in[1] => Mux28.IN3
in[1] => ExtImm.DATAA
in[2] => Mux21.IN3
in[2] => Mux27.IN3
in[2] => Mux29.IN1
in[2] => Mux29.IN2
in[3] => Mux20.IN3
in[3] => Mux26.IN3
in[3] => Mux28.IN1
in[3] => Mux28.IN2
in[4] => Mux19.IN3
in[4] => Mux25.IN3
in[4] => Mux27.IN1
in[4] => Mux27.IN2
in[5] => Mux18.IN3
in[5] => Mux24.IN3
in[5] => Mux26.IN1
in[5] => Mux26.IN2
in[6] => Mux17.IN3
in[6] => Mux23.IN2
in[6] => Mux25.IN1
in[6] => Mux25.IN2
in[7] => Mux0.IN3
in[7] => Mux1.IN3
in[7] => Mux2.IN3
in[7] => Mux3.IN3
in[7] => Mux4.IN3
in[7] => Mux5.IN3
in[7] => Mux6.IN3
in[7] => Mux7.IN3
in[7] => Mux8.IN3
in[7] => Mux9.IN3
in[7] => Mux10.IN3
in[7] => Mux11.IN3
in[7] => Mux12.IN3
in[7] => Mux13.IN3
in[7] => Mux14.IN3
in[7] => Mux15.IN3
in[7] => Mux16.IN2
in[7] => Mux16.IN3
in[7] => Mux17.IN2
in[7] => Mux18.IN2
in[7] => Mux19.IN2
in[7] => Mux20.IN2
in[7] => Mux21.IN2
in[7] => Mux22.IN1
in[7] => Mux22.IN2
in[7] => Mux23.IN1
in[7] => Mux24.IN1
in[7] => Mux24.IN2
in[8] => Mux15.IN2
in[8] => Mux21.IN1
in[8] => Mux23.IN0
in[9] => Mux14.IN2
in[9] => Mux20.IN1
in[9] => Mux22.IN0
in[10] => Mux13.IN2
in[10] => Mux19.IN1
in[10] => Mux21.IN0
in[11] => Mux12.IN2
in[11] => Mux18.IN1
in[11] => Mux20.IN0
in[12] => Mux11.IN2
in[12] => Mux17.IN1
in[13] => Mux10.IN2
in[13] => Mux16.IN1
in[14] => Mux9.IN2
in[14] => Mux15.IN1
in[15] => Mux8.IN2
in[15] => Mux14.IN1
in[16] => Mux7.IN2
in[16] => Mux13.IN1
in[17] => Mux6.IN2
in[17] => Mux12.IN1
in[18] => Mux5.IN2
in[18] => Mux11.IN1
in[19] => Mux4.IN2
in[19] => Mux10.IN1
in[20] => Mux3.IN2
in[20] => Mux9.IN1
in[21] => Mux2.IN2
in[21] => Mux8.IN1
in[22] => Mux1.IN2
in[22] => Mux7.IN1
in[23] => Mux0.IN1
in[23] => Mux0.IN2
in[23] => Mux1.IN1
in[23] => Mux2.IN1
in[23] => Mux3.IN1
in[23] => Mux4.IN1
in[23] => Mux5.IN1
in[23] => Mux6.IN1
ImmSrc[0] => Mux0.IN5
ImmSrc[0] => Mux1.IN5
ImmSrc[0] => Mux2.IN5
ImmSrc[0] => Mux3.IN5
ImmSrc[0] => Mux4.IN5
ImmSrc[0] => Mux5.IN5
ImmSrc[0] => Mux6.IN5
ImmSrc[0] => Mux7.IN5
ImmSrc[0] => Mux8.IN5
ImmSrc[0] => Mux9.IN5
ImmSrc[0] => Mux10.IN5
ImmSrc[0] => Mux11.IN5
ImmSrc[0] => Mux12.IN5
ImmSrc[0] => Mux13.IN5
ImmSrc[0] => Mux14.IN5
ImmSrc[0] => Mux15.IN5
ImmSrc[0] => Mux16.IN5
ImmSrc[0] => Mux17.IN5
ImmSrc[0] => Mux18.IN5
ImmSrc[0] => Mux19.IN5
ImmSrc[0] => Mux20.IN5
ImmSrc[0] => Mux21.IN5
ImmSrc[0] => Mux22.IN5
ImmSrc[0] => Mux23.IN5
ImmSrc[0] => Mux24.IN5
ImmSrc[0] => Mux25.IN5
ImmSrc[0] => Mux26.IN5
ImmSrc[0] => Mux27.IN5
ImmSrc[0] => Mux28.IN5
ImmSrc[0] => Mux29.IN5
ImmSrc[1] => Mux0.IN4
ImmSrc[1] => Mux1.IN4
ImmSrc[1] => Mux2.IN4
ImmSrc[1] => Mux3.IN4
ImmSrc[1] => Mux4.IN4
ImmSrc[1] => Mux5.IN4
ImmSrc[1] => Mux6.IN4
ImmSrc[1] => Mux7.IN4
ImmSrc[1] => Mux8.IN4
ImmSrc[1] => Mux9.IN4
ImmSrc[1] => Mux10.IN4
ImmSrc[1] => Mux11.IN4
ImmSrc[1] => Mux12.IN4
ImmSrc[1] => Mux13.IN4
ImmSrc[1] => Mux14.IN4
ImmSrc[1] => Mux15.IN4
ImmSrc[1] => Mux16.IN4
ImmSrc[1] => Mux17.IN4
ImmSrc[1] => Mux18.IN4
ImmSrc[1] => Mux19.IN4
ImmSrc[1] => Mux20.IN4
ImmSrc[1] => Mux21.IN4
ImmSrc[1] => Mux22.IN4
ImmSrc[1] => Mux23.IN4
ImmSrc[1] => Mux24.IN4
ImmSrc[1] => Mux25.IN4
ImmSrc[1] => Mux26.IN4
ImmSrc[1] => Mux27.IN4
ImmSrc[1] => Mux28.IN4
ImmSrc[1] => Mux29.IN4
ImmSrc[1] => ExtImm.OUTPUTSELECT
ImmSrc[1] => ExtImm.OUTPUTSELECT
ExtImm[0] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[1] <= ExtImm.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ExtImm[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ctrlSig:_ctrlSig
enable => MemtoReg.OUTPUTSELECT
enable => Svalue.OUTPUTSELECT
enable => RegSrc.OUTPUTSELECT
enable => memread.OUTPUTSELECT
enable => PCSrc.OUTPUTSELECT
enable => RegWrite.OUTPUTSELECT
enable => MemWrite.OUTPUTSELECT
op[0] => Mux0.IN5
op[0] => Decoder0.IN1
op[0] => Mux1.IN2
op[0] => Mux2.IN3
op[0] => ALUSrc.OUTPUTSELECT
op[0] => Mux3.IN5
op[0] => Mux4.IN3
op[0] => ImmSrc[0].DATAIN
op[1] => Mux0.IN4
op[1] => Decoder0.IN0
op[1] => Mux1.IN1
op[1] => Mux2.IN2
op[1] => Mux3.IN4
op[1] => Mux4.IN2
op[1] => ImmSrc[1].DATAIN
funct[0] => Svalue.DATAB
funct[0] => memread.DATAB
funct[0] => Mux4.IN5
funct[0] => MemWrite.DATAB
funct[0] => Mux3.IN3
funct[1] => ALUOp.DATAB
funct[1] => Equal0.IN3
funct[2] => Mux2.IN4
funct[2] => Mux2.IN5
funct[2] => Equal0.IN1
funct[3] => Mux1.IN3
funct[3] => Mux1.IN4
funct[3] => Mux1.IN5
funct[3] => Equal0.IN2
funct[3] => Mux2.IN1
funct[4] => ALUOp.DATAB
funct[4] => Mux4.IN4
funct[4] => Equal0.IN0
funct[5] => ALUSrc.DATAA
funct[5] => ALUSrc.DATAB
ALUOp[0] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[0] <= op[0].DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= op[1].DB_MAX_OUTPUT_PORT_TYPE
RegSrc[0] <= RegSrc.DB_MAX_OUTPUT_PORT_TYPE
RegSrc[1] <= <GND>
PCSrc <= PCSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
Svalue <= Svalue.DB_MAX_OUTPUT_PORT_TYPE
memread <= memread.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|ID_EX_Register:_ID_EX_Register
clk => condOut[0]~reg0.CLK
clk => condOut[1]~reg0.CLK
clk => condOut[2]~reg0.CLK
clk => condOut[3]~reg0.CLK
clk => MemWriteOut~reg0.CLK
clk => RegWriteOut~reg0.CLK
clk => PCSrcOut~reg0.CLK
clk => addr3Out[0]~reg0.CLK
clk => addr3Out[1]~reg0.CLK
clk => addr3Out[2]~reg0.CLK
clk => addr3Out[3]~reg0.CLK
clk => addr2Out[0]~reg0.CLK
clk => addr2Out[1]~reg0.CLK
clk => addr2Out[2]~reg0.CLK
clk => addr2Out[3]~reg0.CLK
clk => addr1Out[0]~reg0.CLK
clk => addr1Out[1]~reg0.CLK
clk => addr1Out[2]~reg0.CLK
clk => addr1Out[3]~reg0.CLK
clk => CtrlenableOut~reg0.CLK
clk => SvalueOut~reg0.CLK
clk => ALUSrcOut~reg0.CLK
clk => MemtoRegOut~reg0.CLK
clk => memreadOut~reg0.CLK
clk => RegSrcOut~reg0.CLK
clk => ALUOpOut[0]~reg0.CLK
clk => ALUOpOut[1]~reg0.CLK
clk => ALUOpOut[2]~reg0.CLK
clk => ALUOpOut[3]~reg0.CLK
clk => waddrOut[0]~reg0.CLK
clk => waddrOut[1]~reg0.CLK
clk => waddrOut[2]~reg0.CLK
clk => waddrOut[3]~reg0.CLK
clk => Ext_immOut[0]~reg0.CLK
clk => Ext_immOut[1]~reg0.CLK
clk => Ext_immOut[2]~reg0.CLK
clk => Ext_immOut[3]~reg0.CLK
clk => Ext_immOut[4]~reg0.CLK
clk => Ext_immOut[5]~reg0.CLK
clk => Ext_immOut[6]~reg0.CLK
clk => Ext_immOut[7]~reg0.CLK
clk => Ext_immOut[8]~reg0.CLK
clk => Ext_immOut[9]~reg0.CLK
clk => Ext_immOut[10]~reg0.CLK
clk => Ext_immOut[11]~reg0.CLK
clk => Ext_immOut[12]~reg0.CLK
clk => Ext_immOut[13]~reg0.CLK
clk => Ext_immOut[14]~reg0.CLK
clk => Ext_immOut[15]~reg0.CLK
clk => Ext_immOut[16]~reg0.CLK
clk => Ext_immOut[17]~reg0.CLK
clk => Ext_immOut[18]~reg0.CLK
clk => Ext_immOut[19]~reg0.CLK
clk => Ext_immOut[20]~reg0.CLK
clk => Ext_immOut[21]~reg0.CLK
clk => Ext_immOut[22]~reg0.CLK
clk => Ext_immOut[23]~reg0.CLK
clk => Ext_immOut[24]~reg0.CLK
clk => Ext_immOut[25]~reg0.CLK
clk => Ext_immOut[26]~reg0.CLK
clk => Ext_immOut[27]~reg0.CLK
clk => Ext_immOut[28]~reg0.CLK
clk => Ext_immOut[29]~reg0.CLK
clk => Ext_immOut[30]~reg0.CLK
clk => Ext_immOut[31]~reg0.CLK
clk => data3Out[0]~reg0.CLK
clk => data3Out[1]~reg0.CLK
clk => data3Out[2]~reg0.CLK
clk => data3Out[3]~reg0.CLK
clk => data3Out[4]~reg0.CLK
clk => data3Out[5]~reg0.CLK
clk => data3Out[6]~reg0.CLK
clk => data3Out[7]~reg0.CLK
clk => data3Out[8]~reg0.CLK
clk => data3Out[9]~reg0.CLK
clk => data3Out[10]~reg0.CLK
clk => data3Out[11]~reg0.CLK
clk => data3Out[12]~reg0.CLK
clk => data3Out[13]~reg0.CLK
clk => data3Out[14]~reg0.CLK
clk => data3Out[15]~reg0.CLK
clk => data3Out[16]~reg0.CLK
clk => data3Out[17]~reg0.CLK
clk => data3Out[18]~reg0.CLK
clk => data3Out[19]~reg0.CLK
clk => data3Out[20]~reg0.CLK
clk => data3Out[21]~reg0.CLK
clk => data3Out[22]~reg0.CLK
clk => data3Out[23]~reg0.CLK
clk => data3Out[24]~reg0.CLK
clk => data3Out[25]~reg0.CLK
clk => data3Out[26]~reg0.CLK
clk => data3Out[27]~reg0.CLK
clk => data3Out[28]~reg0.CLK
clk => data3Out[29]~reg0.CLK
clk => data3Out[30]~reg0.CLK
clk => data3Out[31]~reg0.CLK
clk => data2Out[0]~reg0.CLK
clk => data2Out[1]~reg0.CLK
clk => data2Out[2]~reg0.CLK
clk => data2Out[3]~reg0.CLK
clk => data2Out[4]~reg0.CLK
clk => data2Out[5]~reg0.CLK
clk => data2Out[6]~reg0.CLK
clk => data2Out[7]~reg0.CLK
clk => data2Out[8]~reg0.CLK
clk => data2Out[9]~reg0.CLK
clk => data2Out[10]~reg0.CLK
clk => data2Out[11]~reg0.CLK
clk => data2Out[12]~reg0.CLK
clk => data2Out[13]~reg0.CLK
clk => data2Out[14]~reg0.CLK
clk => data2Out[15]~reg0.CLK
clk => data2Out[16]~reg0.CLK
clk => data2Out[17]~reg0.CLK
clk => data2Out[18]~reg0.CLK
clk => data2Out[19]~reg0.CLK
clk => data2Out[20]~reg0.CLK
clk => data2Out[21]~reg0.CLK
clk => data2Out[22]~reg0.CLK
clk => data2Out[23]~reg0.CLK
clk => data2Out[24]~reg0.CLK
clk => data2Out[25]~reg0.CLK
clk => data2Out[26]~reg0.CLK
clk => data2Out[27]~reg0.CLK
clk => data2Out[28]~reg0.CLK
clk => data2Out[29]~reg0.CLK
clk => data2Out[30]~reg0.CLK
clk => data2Out[31]~reg0.CLK
clk => data1Out[0]~reg0.CLK
clk => data1Out[1]~reg0.CLK
clk => data1Out[2]~reg0.CLK
clk => data1Out[3]~reg0.CLK
clk => data1Out[4]~reg0.CLK
clk => data1Out[5]~reg0.CLK
clk => data1Out[6]~reg0.CLK
clk => data1Out[7]~reg0.CLK
clk => data1Out[8]~reg0.CLK
clk => data1Out[9]~reg0.CLK
clk => data1Out[10]~reg0.CLK
clk => data1Out[11]~reg0.CLK
clk => data1Out[12]~reg0.CLK
clk => data1Out[13]~reg0.CLK
clk => data1Out[14]~reg0.CLK
clk => data1Out[15]~reg0.CLK
clk => data1Out[16]~reg0.CLK
clk => data1Out[17]~reg0.CLK
clk => data1Out[18]~reg0.CLK
clk => data1Out[19]~reg0.CLK
clk => data1Out[20]~reg0.CLK
clk => data1Out[21]~reg0.CLK
clk => data1Out[22]~reg0.CLK
clk => data1Out[23]~reg0.CLK
clk => data1Out[24]~reg0.CLK
clk => data1Out[25]~reg0.CLK
clk => data1Out[26]~reg0.CLK
clk => data1Out[27]~reg0.CLK
clk => data1Out[28]~reg0.CLK
clk => data1Out[29]~reg0.CLK
clk => data1Out[30]~reg0.CLK
clk => data1Out[31]~reg0.CLK
clk => PCplus4Out[0]~reg0.CLK
clk => PCplus4Out[1]~reg0.CLK
clk => PCplus4Out[2]~reg0.CLK
clk => PCplus4Out[3]~reg0.CLK
clk => PCplus4Out[4]~reg0.CLK
clk => PCplus4Out[5]~reg0.CLK
clk => PCplus4Out[6]~reg0.CLK
clk => PCplus4Out[7]~reg0.CLK
clk => PCplus4Out[8]~reg0.CLK
clk => PCplus4Out[9]~reg0.CLK
clk => PCplus4Out[10]~reg0.CLK
clk => PCplus4Out[11]~reg0.CLK
clk => PCplus4Out[12]~reg0.CLK
clk => PCplus4Out[13]~reg0.CLK
clk => PCplus4Out[14]~reg0.CLK
clk => PCplus4Out[15]~reg0.CLK
clk => PCplus4Out[16]~reg0.CLK
clk => PCplus4Out[17]~reg0.CLK
clk => PCplus4Out[18]~reg0.CLK
clk => PCplus4Out[19]~reg0.CLK
clk => PCplus4Out[20]~reg0.CLK
clk => PCplus4Out[21]~reg0.CLK
clk => PCplus4Out[22]~reg0.CLK
clk => PCplus4Out[23]~reg0.CLK
clk => PCplus4Out[24]~reg0.CLK
clk => PCplus4Out[25]~reg0.CLK
clk => PCplus4Out[26]~reg0.CLK
clk => PCplus4Out[27]~reg0.CLK
clk => PCplus4Out[28]~reg0.CLK
clk => PCplus4Out[29]~reg0.CLK
clk => PCplus4Out[30]~reg0.CLK
clk => PCplus4Out[31]~reg0.CLK
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => PCplus4Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data1Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data2Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => data3Out.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => Ext_immOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => ALUOpOut.OUTPUTSELECT
reset => ALUOpOut.OUTPUTSELECT
reset => ALUOpOut.OUTPUTSELECT
reset => ALUOpOut.OUTPUTSELECT
reset => RegSrcOut.OUTPUTSELECT
reset => memreadOut.OUTPUTSELECT
reset => MemtoRegOut.OUTPUTSELECT
reset => ALUSrcOut.OUTPUTSELECT
reset => SvalueOut.OUTPUTSELECT
reset => CtrlenableOut.OUTPUTSELECT
reset => addr1Out.OUTPUTSELECT
reset => addr1Out.OUTPUTSELECT
reset => addr1Out.OUTPUTSELECT
reset => addr1Out.OUTPUTSELECT
reset => addr2Out.OUTPUTSELECT
reset => addr2Out.OUTPUTSELECT
reset => addr2Out.OUTPUTSELECT
reset => addr2Out.OUTPUTSELECT
reset => addr3Out.OUTPUTSELECT
reset => addr3Out.OUTPUTSELECT
reset => addr3Out.OUTPUTSELECT
reset => addr3Out.OUTPUTSELECT
reset => PCSrcOut.OUTPUTSELECT
reset => RegWriteOut.OUTPUTSELECT
reset => MemWriteOut.OUTPUTSELECT
reset => condOut.OUTPUTSELECT
reset => condOut.OUTPUTSELECT
reset => condOut.OUTPUTSELECT
reset => condOut.OUTPUTSELECT
PCPlus4In[0] => PCplus4Out.DATAA
PCPlus4In[1] => PCplus4Out.DATAA
PCPlus4In[2] => PCplus4Out.DATAA
PCPlus4In[3] => PCplus4Out.DATAA
PCPlus4In[4] => PCplus4Out.DATAA
PCPlus4In[5] => PCplus4Out.DATAA
PCPlus4In[6] => PCplus4Out.DATAA
PCPlus4In[7] => PCplus4Out.DATAA
PCPlus4In[8] => PCplus4Out.DATAA
PCPlus4In[9] => PCplus4Out.DATAA
PCPlus4In[10] => PCplus4Out.DATAA
PCPlus4In[11] => PCplus4Out.DATAA
PCPlus4In[12] => PCplus4Out.DATAA
PCPlus4In[13] => PCplus4Out.DATAA
PCPlus4In[14] => PCplus4Out.DATAA
PCPlus4In[15] => PCplus4Out.DATAA
PCPlus4In[16] => PCplus4Out.DATAA
PCPlus4In[17] => PCplus4Out.DATAA
PCPlus4In[18] => PCplus4Out.DATAA
PCPlus4In[19] => PCplus4Out.DATAA
PCPlus4In[20] => PCplus4Out.DATAA
PCPlus4In[21] => PCplus4Out.DATAA
PCPlus4In[22] => PCplus4Out.DATAA
PCPlus4In[23] => PCplus4Out.DATAA
PCPlus4In[24] => PCplus4Out.DATAA
PCPlus4In[25] => PCplus4Out.DATAA
PCPlus4In[26] => PCplus4Out.DATAA
PCPlus4In[27] => PCplus4Out.DATAA
PCPlus4In[28] => PCplus4Out.DATAA
PCPlus4In[29] => PCplus4Out.DATAA
PCPlus4In[30] => PCplus4Out.DATAA
PCPlus4In[31] => PCplus4Out.DATAA
data1In[0] => data1Out.DATAA
data1In[1] => data1Out.DATAA
data1In[2] => data1Out.DATAA
data1In[3] => data1Out.DATAA
data1In[4] => data1Out.DATAA
data1In[5] => data1Out.DATAA
data1In[6] => data1Out.DATAA
data1In[7] => data1Out.DATAA
data1In[8] => data1Out.DATAA
data1In[9] => data1Out.DATAA
data1In[10] => data1Out.DATAA
data1In[11] => data1Out.DATAA
data1In[12] => data1Out.DATAA
data1In[13] => data1Out.DATAA
data1In[14] => data1Out.DATAA
data1In[15] => data1Out.DATAA
data1In[16] => data1Out.DATAA
data1In[17] => data1Out.DATAA
data1In[18] => data1Out.DATAA
data1In[19] => data1Out.DATAA
data1In[20] => data1Out.DATAA
data1In[21] => data1Out.DATAA
data1In[22] => data1Out.DATAA
data1In[23] => data1Out.DATAA
data1In[24] => data1Out.DATAA
data1In[25] => data1Out.DATAA
data1In[26] => data1Out.DATAA
data1In[27] => data1Out.DATAA
data1In[28] => data1Out.DATAA
data1In[29] => data1Out.DATAA
data1In[30] => data1Out.DATAA
data1In[31] => data1Out.DATAA
data2In[0] => data2Out.DATAA
data2In[1] => data2Out.DATAA
data2In[2] => data2Out.DATAA
data2In[3] => data2Out.DATAA
data2In[4] => data2Out.DATAA
data2In[5] => data2Out.DATAA
data2In[6] => data2Out.DATAA
data2In[7] => data2Out.DATAA
data2In[8] => data2Out.DATAA
data2In[9] => data2Out.DATAA
data2In[10] => data2Out.DATAA
data2In[11] => data2Out.DATAA
data2In[12] => data2Out.DATAA
data2In[13] => data2Out.DATAA
data2In[14] => data2Out.DATAA
data2In[15] => data2Out.DATAA
data2In[16] => data2Out.DATAA
data2In[17] => data2Out.DATAA
data2In[18] => data2Out.DATAA
data2In[19] => data2Out.DATAA
data2In[20] => data2Out.DATAA
data2In[21] => data2Out.DATAA
data2In[22] => data2Out.DATAA
data2In[23] => data2Out.DATAA
data2In[24] => data2Out.DATAA
data2In[25] => data2Out.DATAA
data2In[26] => data2Out.DATAA
data2In[27] => data2Out.DATAA
data2In[28] => data2Out.DATAA
data2In[29] => data2Out.DATAA
data2In[30] => data2Out.DATAA
data2In[31] => data2Out.DATAA
data3In[0] => data3Out.DATAA
data3In[1] => data3Out.DATAA
data3In[2] => data3Out.DATAA
data3In[3] => data3Out.DATAA
data3In[4] => data3Out.DATAA
data3In[5] => data3Out.DATAA
data3In[6] => data3Out.DATAA
data3In[7] => data3Out.DATAA
data3In[8] => data3Out.DATAA
data3In[9] => data3Out.DATAA
data3In[10] => data3Out.DATAA
data3In[11] => data3Out.DATAA
data3In[12] => data3Out.DATAA
data3In[13] => data3Out.DATAA
data3In[14] => data3Out.DATAA
data3In[15] => data3Out.DATAA
data3In[16] => data3Out.DATAA
data3In[17] => data3Out.DATAA
data3In[18] => data3Out.DATAA
data3In[19] => data3Out.DATAA
data3In[20] => data3Out.DATAA
data3In[21] => data3Out.DATAA
data3In[22] => data3Out.DATAA
data3In[23] => data3Out.DATAA
data3In[24] => data3Out.DATAA
data3In[25] => data3Out.DATAA
data3In[26] => data3Out.DATAA
data3In[27] => data3Out.DATAA
data3In[28] => data3Out.DATAA
data3In[29] => data3Out.DATAA
data3In[30] => data3Out.DATAA
data3In[31] => data3Out.DATAA
addr1In[0] => addr1Out.DATAA
addr1In[1] => addr1Out.DATAA
addr1In[2] => addr1Out.DATAA
addr1In[3] => addr1Out.DATAA
addr2In[0] => addr2Out.DATAA
addr2In[1] => addr2Out.DATAA
addr2In[2] => addr2Out.DATAA
addr2In[3] => addr2Out.DATAA
addr3In[0] => addr3Out.DATAA
addr3In[1] => addr3Out.DATAA
addr3In[2] => addr3Out.DATAA
addr3In[3] => addr3Out.DATAA
Ext_immIn[0] => Ext_immOut.DATAA
Ext_immIn[1] => Ext_immOut.DATAA
Ext_immIn[2] => Ext_immOut.DATAA
Ext_immIn[3] => Ext_immOut.DATAA
Ext_immIn[4] => Ext_immOut.DATAA
Ext_immIn[5] => Ext_immOut.DATAA
Ext_immIn[6] => Ext_immOut.DATAA
Ext_immIn[7] => Ext_immOut.DATAA
Ext_immIn[8] => Ext_immOut.DATAA
Ext_immIn[9] => Ext_immOut.DATAA
Ext_immIn[10] => Ext_immOut.DATAA
Ext_immIn[11] => Ext_immOut.DATAA
Ext_immIn[12] => Ext_immOut.DATAA
Ext_immIn[13] => Ext_immOut.DATAA
Ext_immIn[14] => Ext_immOut.DATAA
Ext_immIn[15] => Ext_immOut.DATAA
Ext_immIn[16] => Ext_immOut.DATAA
Ext_immIn[17] => Ext_immOut.DATAA
Ext_immIn[18] => Ext_immOut.DATAA
Ext_immIn[19] => Ext_immOut.DATAA
Ext_immIn[20] => Ext_immOut.DATAA
Ext_immIn[21] => Ext_immOut.DATAA
Ext_immIn[22] => Ext_immOut.DATAA
Ext_immIn[23] => Ext_immOut.DATAA
Ext_immIn[24] => Ext_immOut.DATAA
Ext_immIn[25] => Ext_immOut.DATAA
Ext_immIn[26] => Ext_immOut.DATAA
Ext_immIn[27] => Ext_immOut.DATAA
Ext_immIn[28] => Ext_immOut.DATAA
Ext_immIn[29] => Ext_immOut.DATAA
Ext_immIn[30] => Ext_immOut.DATAA
Ext_immIn[31] => Ext_immOut.DATAA
waddrIn[0] => waddrOut.DATAA
waddrIn[1] => waddrOut.DATAA
waddrIn[2] => waddrOut.DATAA
waddrIn[3] => waddrOut.DATAA
PCSrcIn => PCSrcOut.DATAA
RegWriteIn => RegWriteOut.DATAA
MemWriteIn => MemWriteOut.DATAA
condIn[0] => condOut.DATAA
condIn[1] => condOut.DATAA
condIn[2] => condOut.DATAA
condIn[3] => condOut.DATAA
memreadIn => memreadOut.DATAA
CtrlenableIn => CtrlenableOut.DATAA
RegSrcIn => RegSrcOut.DATAA
MemtoRegIn => MemtoRegOut.DATAA
ALUSrcIn => ALUSrcOut.DATAA
SvalueIn => SvalueOut.DATAA
ALUOpIn[0] => ALUOpOut.DATAA
ALUOpIn[1] => ALUOpOut.DATAA
ALUOpIn[2] => ALUOpOut.DATAA
ALUOpIn[3] => ALUOpOut.DATAA
PCplus4Out[0] <= PCplus4Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[1] <= PCplus4Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[2] <= PCplus4Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[3] <= PCplus4Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[4] <= PCplus4Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[5] <= PCplus4Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[6] <= PCplus4Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[7] <= PCplus4Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[8] <= PCplus4Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[9] <= PCplus4Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[10] <= PCplus4Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[11] <= PCplus4Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[12] <= PCplus4Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[13] <= PCplus4Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[14] <= PCplus4Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[15] <= PCplus4Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[16] <= PCplus4Out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[17] <= PCplus4Out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[18] <= PCplus4Out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[19] <= PCplus4Out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[20] <= PCplus4Out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[21] <= PCplus4Out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[22] <= PCplus4Out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[23] <= PCplus4Out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[24] <= PCplus4Out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[25] <= PCplus4Out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[26] <= PCplus4Out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[27] <= PCplus4Out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[28] <= PCplus4Out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[29] <= PCplus4Out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[30] <= PCplus4Out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCplus4Out[31] <= PCplus4Out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[0] <= data1Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[1] <= data1Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[2] <= data1Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[3] <= data1Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[4] <= data1Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[5] <= data1Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[6] <= data1Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[7] <= data1Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[8] <= data1Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[9] <= data1Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[10] <= data1Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[11] <= data1Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[12] <= data1Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[13] <= data1Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[14] <= data1Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[15] <= data1Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[16] <= data1Out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[17] <= data1Out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[18] <= data1Out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[19] <= data1Out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[20] <= data1Out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[21] <= data1Out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[22] <= data1Out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[23] <= data1Out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[24] <= data1Out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[25] <= data1Out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[26] <= data1Out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[27] <= data1Out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[28] <= data1Out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[29] <= data1Out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[30] <= data1Out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1Out[31] <= data1Out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[0] <= data2Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[1] <= data2Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[2] <= data2Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[3] <= data2Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[4] <= data2Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[5] <= data2Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[6] <= data2Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[7] <= data2Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[8] <= data2Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[9] <= data2Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[10] <= data2Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[11] <= data2Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[12] <= data2Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[13] <= data2Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[14] <= data2Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[15] <= data2Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[16] <= data2Out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[17] <= data2Out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[18] <= data2Out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[19] <= data2Out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[20] <= data2Out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[21] <= data2Out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[22] <= data2Out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[23] <= data2Out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[24] <= data2Out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[25] <= data2Out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[26] <= data2Out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[27] <= data2Out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[28] <= data2Out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[29] <= data2Out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[30] <= data2Out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2Out[31] <= data2Out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[0] <= data3Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[1] <= data3Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[2] <= data3Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[3] <= data3Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[4] <= data3Out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[5] <= data3Out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[6] <= data3Out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[7] <= data3Out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[8] <= data3Out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[9] <= data3Out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[10] <= data3Out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[11] <= data3Out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[12] <= data3Out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[13] <= data3Out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[14] <= data3Out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[15] <= data3Out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[16] <= data3Out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[17] <= data3Out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[18] <= data3Out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[19] <= data3Out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[20] <= data3Out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[21] <= data3Out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[22] <= data3Out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[23] <= data3Out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[24] <= data3Out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[25] <= data3Out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[26] <= data3Out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[27] <= data3Out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[28] <= data3Out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[29] <= data3Out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[30] <= data3Out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data3Out[31] <= data3Out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1Out[0] <= addr1Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1Out[1] <= addr1Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1Out[2] <= addr1Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr1Out[3] <= addr1Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2Out[0] <= addr2Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2Out[1] <= addr2Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2Out[2] <= addr2Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr2Out[3] <= addr2Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3Out[0] <= addr3Out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3Out[1] <= addr3Out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3Out[2] <= addr3Out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr3Out[3] <= addr3Out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[0] <= Ext_immOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[1] <= Ext_immOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[2] <= Ext_immOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[3] <= Ext_immOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[4] <= Ext_immOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[5] <= Ext_immOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[6] <= Ext_immOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[7] <= Ext_immOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[8] <= Ext_immOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[9] <= Ext_immOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[10] <= Ext_immOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[11] <= Ext_immOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[12] <= Ext_immOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[13] <= Ext_immOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[14] <= Ext_immOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[15] <= Ext_immOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[16] <= Ext_immOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[17] <= Ext_immOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[18] <= Ext_immOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[19] <= Ext_immOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[20] <= Ext_immOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[21] <= Ext_immOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[22] <= Ext_immOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[23] <= Ext_immOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[24] <= Ext_immOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[25] <= Ext_immOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[26] <= Ext_immOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[27] <= Ext_immOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[28] <= Ext_immOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[29] <= Ext_immOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[30] <= Ext_immOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ext_immOut[31] <= Ext_immOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[0] <= waddrOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[1] <= waddrOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[2] <= waddrOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[3] <= waddrOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegSrcOut <= RegSrcOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
memreadOut <= memreadOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegOut <= MemtoRegOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcOut <= ALUSrcOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
SvalueOut <= SvalueOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOpOut[0] <= ALUOpOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOpOut[1] <= ALUOpOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOpOut[2] <= ALUOpOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOpOut[3] <= ALUOpOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CtrlenableOut <= CtrlenableOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCSrcOut <= PCSrcOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteOut <= RegWriteOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteOut <= MemWriteOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
condOut[0] <= condOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
condOut[1] <= condOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
condOut[2] <= condOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
condOut[3] <= condOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|Forwarding_Unit:_Forwarding_Unit
RegWriteMEM1In => Equal0.IN0
RegWriteMEM1In => Equal1.IN0
RegWriteMEM1In => Equal5.IN1
RegWriteWBIn => Equal0.IN1
RegWriteWBIn => Equal1.IN1
RegWriteWBIn => Equal5.IN0
fwdaddr1In[0] => Equal2.IN3
fwdaddr1In[0] => Equal6.IN3
fwdaddr1In[1] => Equal2.IN2
fwdaddr1In[1] => Equal6.IN2
fwdaddr1In[2] => Equal2.IN1
fwdaddr1In[2] => Equal6.IN1
fwdaddr1In[3] => Equal2.IN0
fwdaddr1In[3] => Equal6.IN0
fwdaddr2In[0] => Equal3.IN3
fwdaddr2In[0] => Equal7.IN3
fwdaddr2In[1] => Equal3.IN2
fwdaddr2In[1] => Equal7.IN2
fwdaddr2In[2] => Equal3.IN1
fwdaddr2In[2] => Equal7.IN1
fwdaddr2In[3] => Equal3.IN0
fwdaddr2In[3] => Equal7.IN0
fwdaddr3In[0] => Equal4.IN3
fwdaddr3In[0] => Equal8.IN3
fwdaddr3In[1] => Equal4.IN2
fwdaddr3In[1] => Equal8.IN2
fwdaddr3In[2] => Equal4.IN1
fwdaddr3In[2] => Equal8.IN1
fwdaddr3In[3] => Equal4.IN0
fwdaddr3In[3] => Equal8.IN0
WriteAddrMEM1In[0] => Equal2.IN7
WriteAddrMEM1In[0] => Equal3.IN7
WriteAddrMEM1In[0] => Equal4.IN7
WriteAddrMEM1In[1] => Equal2.IN6
WriteAddrMEM1In[1] => Equal3.IN6
WriteAddrMEM1In[1] => Equal4.IN6
WriteAddrMEM1In[2] => Equal2.IN5
WriteAddrMEM1In[2] => Equal3.IN5
WriteAddrMEM1In[2] => Equal4.IN5
WriteAddrMEM1In[3] => Equal2.IN4
WriteAddrMEM1In[3] => Equal3.IN4
WriteAddrMEM1In[3] => Equal4.IN4
WriteAddrWBIn[0] => Equal6.IN7
WriteAddrWBIn[0] => Equal7.IN7
WriteAddrWBIn[0] => Equal8.IN7
WriteAddrWBIn[1] => Equal6.IN6
WriteAddrWBIn[1] => Equal7.IN6
WriteAddrWBIn[1] => Equal8.IN6
WriteAddrWBIn[2] => Equal6.IN5
WriteAddrWBIn[2] => Equal7.IN5
WriteAddrWBIn[2] => Equal8.IN5
WriteAddrWBIn[3] => Equal6.IN4
WriteAddrWBIn[3] => Equal7.IN4
WriteAddrWBIn[3] => Equal8.IN4
fwd_data1[0] <= fwd_data1.DB_MAX_OUTPUT_PORT_TYPE
fwd_data1[1] <= fwd_data1.DB_MAX_OUTPUT_PORT_TYPE
fwd_data2[0] <= fwd_data2.DB_MAX_OUTPUT_PORT_TYPE
fwd_data2[1] <= fwd_data2.DB_MAX_OUTPUT_PORT_TYPE
fwd_data3[0] <= fwd_data3.DB_MAX_OUTPUT_PORT_TYPE
fwd_data3[1] <= fwd_data3.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|EX_stage:_EX_stage
PCPlus4In[0] => Add0.IN32
PCPlus4In[1] => Add0.IN31
PCPlus4In[2] => Add0.IN30
PCPlus4In[3] => Add0.IN29
PCPlus4In[4] => Add0.IN28
PCPlus4In[5] => Add0.IN27
PCPlus4In[6] => Add0.IN26
PCPlus4In[7] => Add0.IN25
PCPlus4In[8] => Add0.IN24
PCPlus4In[9] => Add0.IN23
PCPlus4In[10] => Add0.IN22
PCPlus4In[11] => Add0.IN21
PCPlus4In[12] => Add0.IN20
PCPlus4In[13] => Add0.IN19
PCPlus4In[14] => Add0.IN18
PCPlus4In[15] => Add0.IN17
PCPlus4In[16] => Add0.IN16
PCPlus4In[17] => Add0.IN15
PCPlus4In[18] => Add0.IN14
PCPlus4In[19] => Add0.IN13
PCPlus4In[20] => Add0.IN12
PCPlus4In[21] => Add0.IN11
PCPlus4In[22] => Add0.IN10
PCPlus4In[23] => Add0.IN9
PCPlus4In[24] => Add0.IN8
PCPlus4In[25] => Add0.IN7
PCPlus4In[26] => Add0.IN6
PCPlus4In[27] => Add0.IN5
PCPlus4In[28] => Add0.IN4
PCPlus4In[29] => Add0.IN3
PCPlus4In[30] => Add0.IN2
PCPlus4In[31] => Add0.IN1
data1In[0] => Mux31.IN0
data1In[0] => Mux31.IN1
data1In[1] => Mux30.IN0
data1In[1] => Mux30.IN1
data1In[2] => Mux29.IN0
data1In[2] => Mux29.IN1
data1In[3] => Mux28.IN0
data1In[3] => Mux28.IN1
data1In[4] => Mux27.IN0
data1In[4] => Mux27.IN1
data1In[5] => Mux26.IN0
data1In[5] => Mux26.IN1
data1In[6] => Mux25.IN0
data1In[6] => Mux25.IN1
data1In[7] => Mux24.IN0
data1In[7] => Mux24.IN1
data1In[8] => Mux23.IN0
data1In[8] => Mux23.IN1
data1In[9] => Mux22.IN0
data1In[9] => Mux22.IN1
data1In[10] => Mux21.IN0
data1In[10] => Mux21.IN1
data1In[11] => Mux20.IN0
data1In[11] => Mux20.IN1
data1In[12] => Mux19.IN0
data1In[12] => Mux19.IN1
data1In[13] => Mux18.IN0
data1In[13] => Mux18.IN1
data1In[14] => Mux17.IN0
data1In[14] => Mux17.IN1
data1In[15] => Mux16.IN0
data1In[15] => Mux16.IN1
data1In[16] => Mux15.IN0
data1In[16] => Mux15.IN1
data1In[17] => Mux14.IN0
data1In[17] => Mux14.IN1
data1In[18] => Mux13.IN0
data1In[18] => Mux13.IN1
data1In[19] => Mux12.IN0
data1In[19] => Mux12.IN1
data1In[20] => Mux11.IN0
data1In[20] => Mux11.IN1
data1In[21] => Mux10.IN0
data1In[21] => Mux10.IN1
data1In[22] => Mux9.IN0
data1In[22] => Mux9.IN1
data1In[23] => Mux8.IN0
data1In[23] => Mux8.IN1
data1In[24] => Mux7.IN0
data1In[24] => Mux7.IN1
data1In[25] => Mux6.IN0
data1In[25] => Mux6.IN1
data1In[26] => Mux5.IN0
data1In[26] => Mux5.IN1
data1In[27] => Mux4.IN0
data1In[27] => Mux4.IN1
data1In[28] => Mux3.IN0
data1In[28] => Mux3.IN1
data1In[29] => Mux2.IN0
data1In[29] => Mux2.IN1
data1In[30] => Mux1.IN0
data1In[30] => Mux1.IN1
data1In[31] => Mux0.IN0
data1In[31] => Mux0.IN1
data2In[0] => Mux63.IN0
data2In[0] => Mux63.IN1
data2In[1] => Mux62.IN0
data2In[1] => Mux62.IN1
data2In[2] => Mux61.IN0
data2In[2] => Mux61.IN1
data2In[3] => Mux60.IN0
data2In[3] => Mux60.IN1
data2In[4] => Mux59.IN0
data2In[4] => Mux59.IN1
data2In[5] => Mux58.IN0
data2In[5] => Mux58.IN1
data2In[6] => Mux57.IN0
data2In[6] => Mux57.IN1
data2In[7] => Mux56.IN0
data2In[7] => Mux56.IN1
data2In[8] => Mux55.IN0
data2In[8] => Mux55.IN1
data2In[9] => Mux54.IN0
data2In[9] => Mux54.IN1
data2In[10] => Mux53.IN0
data2In[10] => Mux53.IN1
data2In[11] => Mux52.IN0
data2In[11] => Mux52.IN1
data2In[12] => Mux51.IN0
data2In[12] => Mux51.IN1
data2In[13] => Mux50.IN0
data2In[13] => Mux50.IN1
data2In[14] => Mux49.IN0
data2In[14] => Mux49.IN1
data2In[15] => Mux48.IN0
data2In[15] => Mux48.IN1
data2In[16] => Mux47.IN0
data2In[16] => Mux47.IN1
data2In[17] => Mux46.IN0
data2In[17] => Mux46.IN1
data2In[18] => Mux45.IN0
data2In[18] => Mux45.IN1
data2In[19] => Mux44.IN0
data2In[19] => Mux44.IN1
data2In[20] => Mux43.IN0
data2In[20] => Mux43.IN1
data2In[21] => Mux42.IN0
data2In[21] => Mux42.IN1
data2In[22] => Mux41.IN0
data2In[22] => Mux41.IN1
data2In[23] => Mux40.IN0
data2In[23] => Mux40.IN1
data2In[24] => Mux39.IN0
data2In[24] => Mux39.IN1
data2In[25] => Mux38.IN0
data2In[25] => Mux38.IN1
data2In[26] => Mux37.IN0
data2In[26] => Mux37.IN1
data2In[27] => Mux36.IN0
data2In[27] => Mux36.IN1
data2In[28] => Mux35.IN0
data2In[28] => Mux35.IN1
data2In[29] => Mux34.IN0
data2In[29] => Mux34.IN1
data2In[30] => Mux33.IN0
data2In[30] => Mux33.IN1
data2In[31] => Mux32.IN0
data2In[31] => Mux32.IN1
data3In[0] => Mux95.IN0
data3In[0] => Mux95.IN1
data3In[1] => Mux94.IN0
data3In[1] => Mux94.IN1
data3In[2] => Mux93.IN0
data3In[2] => Mux93.IN1
data3In[3] => Mux92.IN0
data3In[3] => Mux92.IN1
data3In[4] => Mux91.IN0
data3In[4] => Mux91.IN1
data3In[5] => Mux90.IN0
data3In[5] => Mux90.IN1
data3In[6] => Mux89.IN0
data3In[6] => Mux89.IN1
data3In[7] => Mux88.IN0
data3In[7] => Mux88.IN1
data3In[8] => Mux87.IN0
data3In[8] => Mux87.IN1
data3In[9] => Mux86.IN0
data3In[9] => Mux86.IN1
data3In[10] => Mux85.IN0
data3In[10] => Mux85.IN1
data3In[11] => Mux84.IN0
data3In[11] => Mux84.IN1
data3In[12] => Mux83.IN0
data3In[12] => Mux83.IN1
data3In[13] => Mux82.IN0
data3In[13] => Mux82.IN1
data3In[14] => Mux81.IN0
data3In[14] => Mux81.IN1
data3In[15] => Mux80.IN0
data3In[15] => Mux80.IN1
data3In[16] => Mux79.IN0
data3In[16] => Mux79.IN1
data3In[17] => Mux78.IN0
data3In[17] => Mux78.IN1
data3In[18] => Mux77.IN0
data3In[18] => Mux77.IN1
data3In[19] => Mux76.IN0
data3In[19] => Mux76.IN1
data3In[20] => Mux75.IN0
data3In[20] => Mux75.IN1
data3In[21] => Mux74.IN0
data3In[21] => Mux74.IN1
data3In[22] => Mux73.IN0
data3In[22] => Mux73.IN1
data3In[23] => Mux72.IN0
data3In[23] => Mux72.IN1
data3In[24] => Mux71.IN0
data3In[24] => Mux71.IN1
data3In[25] => Mux70.IN0
data3In[25] => Mux70.IN1
data3In[26] => Mux69.IN0
data3In[26] => Mux69.IN1
data3In[27] => Mux68.IN0
data3In[27] => Mux68.IN1
data3In[28] => Mux67.IN0
data3In[28] => Mux67.IN1
data3In[29] => Mux66.IN0
data3In[29] => Mux66.IN1
data3In[30] => Mux65.IN0
data3In[30] => Mux65.IN1
data3In[31] => Mux64.IN0
data3In[31] => Mux64.IN1
Ext_immIn[0] => SrcB.DATAA
Ext_immIn[0] => Add0.IN64
Ext_immIn[1] => SrcB.DATAA
Ext_immIn[1] => Add0.IN63
Ext_immIn[2] => SrcB.DATAA
Ext_immIn[2] => Add0.IN62
Ext_immIn[3] => SrcB.DATAA
Ext_immIn[3] => Add0.IN61
Ext_immIn[4] => SrcB.DATAA
Ext_immIn[4] => Add0.IN60
Ext_immIn[5] => SrcB.DATAA
Ext_immIn[5] => Add0.IN59
Ext_immIn[6] => SrcB.DATAA
Ext_immIn[6] => Add0.IN58
Ext_immIn[7] => SrcB.DATAA
Ext_immIn[7] => Add0.IN57
Ext_immIn[8] => SrcB.DATAA
Ext_immIn[8] => Add0.IN56
Ext_immIn[9] => SrcB.DATAA
Ext_immIn[9] => Add0.IN55
Ext_immIn[10] => SrcB.DATAA
Ext_immIn[10] => Add0.IN54
Ext_immIn[11] => SrcB.DATAA
Ext_immIn[11] => Add0.IN53
Ext_immIn[12] => SrcB.DATAA
Ext_immIn[12] => Add0.IN52
Ext_immIn[13] => SrcB.DATAA
Ext_immIn[13] => Add0.IN51
Ext_immIn[14] => SrcB.DATAA
Ext_immIn[14] => Add0.IN50
Ext_immIn[15] => SrcB.DATAA
Ext_immIn[15] => Add0.IN49
Ext_immIn[16] => SrcB.DATAA
Ext_immIn[16] => Add0.IN48
Ext_immIn[17] => SrcB.DATAA
Ext_immIn[17] => Add0.IN47
Ext_immIn[18] => SrcB.DATAA
Ext_immIn[18] => Add0.IN46
Ext_immIn[19] => SrcB.DATAA
Ext_immIn[19] => Add0.IN45
Ext_immIn[20] => SrcB.DATAA
Ext_immIn[20] => Add0.IN44
Ext_immIn[21] => SrcB.DATAA
Ext_immIn[21] => Add0.IN43
Ext_immIn[22] => SrcB.DATAA
Ext_immIn[22] => Add0.IN42
Ext_immIn[23] => SrcB.DATAA
Ext_immIn[23] => Add0.IN41
Ext_immIn[24] => SrcB.DATAA
Ext_immIn[24] => Add0.IN40
Ext_immIn[25] => SrcB.DATAA
Ext_immIn[25] => Add0.IN39
Ext_immIn[26] => SrcB.DATAA
Ext_immIn[26] => Add0.IN38
Ext_immIn[27] => SrcB.DATAA
Ext_immIn[27] => Add0.IN37
Ext_immIn[28] => SrcB.DATAA
Ext_immIn[28] => Add0.IN36
Ext_immIn[29] => SrcB.DATAA
Ext_immIn[29] => Add0.IN35
Ext_immIn[30] => SrcB.DATAA
Ext_immIn[30] => Add0.IN34
Ext_immIn[31] => SrcB.DATAA
Ext_immIn[31] => Add0.IN33
waddrIn[0] => waddrOut[0].DATAIN
waddrIn[1] => waddrOut[1].DATAIN
waddrIn[2] => waddrOut[2].DATAIN
waddrIn[3] => waddrOut[3].DATAIN
ALUOp[0] => ALUOp[0].IN1
ALUOp[1] => ALUOp[1].IN1
ALUOp[2] => ALUOp[2].IN1
ALUOp[3] => ALUOp[3].IN1
RegSrcIn => RegSrcOut.DATAIN
MemtoRegIn => MemtoRegOut.DATAIN
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
ALUSrc => SrcB.OUTPUTSELECT
fwd_signal1In[0] => Mux0.IN3
fwd_signal1In[0] => Mux1.IN3
fwd_signal1In[0] => Mux2.IN3
fwd_signal1In[0] => Mux3.IN3
fwd_signal1In[0] => Mux4.IN3
fwd_signal1In[0] => Mux5.IN3
fwd_signal1In[0] => Mux6.IN3
fwd_signal1In[0] => Mux7.IN3
fwd_signal1In[0] => Mux8.IN3
fwd_signal1In[0] => Mux9.IN3
fwd_signal1In[0] => Mux10.IN3
fwd_signal1In[0] => Mux11.IN3
fwd_signal1In[0] => Mux12.IN3
fwd_signal1In[0] => Mux13.IN3
fwd_signal1In[0] => Mux14.IN3
fwd_signal1In[0] => Mux15.IN3
fwd_signal1In[0] => Mux16.IN3
fwd_signal1In[0] => Mux17.IN3
fwd_signal1In[0] => Mux18.IN3
fwd_signal1In[0] => Mux19.IN3
fwd_signal1In[0] => Mux20.IN3
fwd_signal1In[0] => Mux21.IN3
fwd_signal1In[0] => Mux22.IN3
fwd_signal1In[0] => Mux23.IN3
fwd_signal1In[0] => Mux24.IN3
fwd_signal1In[0] => Mux25.IN3
fwd_signal1In[0] => Mux26.IN3
fwd_signal1In[0] => Mux27.IN3
fwd_signal1In[0] => Mux28.IN3
fwd_signal1In[0] => Mux29.IN3
fwd_signal1In[0] => Mux30.IN3
fwd_signal1In[0] => Mux31.IN3
fwd_signal1In[1] => Mux0.IN2
fwd_signal1In[1] => Mux1.IN2
fwd_signal1In[1] => Mux2.IN2
fwd_signal1In[1] => Mux3.IN2
fwd_signal1In[1] => Mux4.IN2
fwd_signal1In[1] => Mux5.IN2
fwd_signal1In[1] => Mux6.IN2
fwd_signal1In[1] => Mux7.IN2
fwd_signal1In[1] => Mux8.IN2
fwd_signal1In[1] => Mux9.IN2
fwd_signal1In[1] => Mux10.IN2
fwd_signal1In[1] => Mux11.IN2
fwd_signal1In[1] => Mux12.IN2
fwd_signal1In[1] => Mux13.IN2
fwd_signal1In[1] => Mux14.IN2
fwd_signal1In[1] => Mux15.IN2
fwd_signal1In[1] => Mux16.IN2
fwd_signal1In[1] => Mux17.IN2
fwd_signal1In[1] => Mux18.IN2
fwd_signal1In[1] => Mux19.IN2
fwd_signal1In[1] => Mux20.IN2
fwd_signal1In[1] => Mux21.IN2
fwd_signal1In[1] => Mux22.IN2
fwd_signal1In[1] => Mux23.IN2
fwd_signal1In[1] => Mux24.IN2
fwd_signal1In[1] => Mux25.IN2
fwd_signal1In[1] => Mux26.IN2
fwd_signal1In[1] => Mux27.IN2
fwd_signal1In[1] => Mux28.IN2
fwd_signal1In[1] => Mux29.IN2
fwd_signal1In[1] => Mux30.IN2
fwd_signal1In[1] => Mux31.IN2
fwd_signal2In[0] => Mux32.IN3
fwd_signal2In[0] => Mux33.IN3
fwd_signal2In[0] => Mux34.IN3
fwd_signal2In[0] => Mux35.IN3
fwd_signal2In[0] => Mux36.IN3
fwd_signal2In[0] => Mux37.IN3
fwd_signal2In[0] => Mux38.IN3
fwd_signal2In[0] => Mux39.IN3
fwd_signal2In[0] => Mux40.IN3
fwd_signal2In[0] => Mux41.IN3
fwd_signal2In[0] => Mux42.IN3
fwd_signal2In[0] => Mux43.IN3
fwd_signal2In[0] => Mux44.IN3
fwd_signal2In[0] => Mux45.IN3
fwd_signal2In[0] => Mux46.IN3
fwd_signal2In[0] => Mux47.IN3
fwd_signal2In[0] => Mux48.IN3
fwd_signal2In[0] => Mux49.IN3
fwd_signal2In[0] => Mux50.IN3
fwd_signal2In[0] => Mux51.IN3
fwd_signal2In[0] => Mux52.IN3
fwd_signal2In[0] => Mux53.IN3
fwd_signal2In[0] => Mux54.IN3
fwd_signal2In[0] => Mux55.IN3
fwd_signal2In[0] => Mux56.IN3
fwd_signal2In[0] => Mux57.IN3
fwd_signal2In[0] => Mux58.IN3
fwd_signal2In[0] => Mux59.IN3
fwd_signal2In[0] => Mux60.IN3
fwd_signal2In[0] => Mux61.IN3
fwd_signal2In[0] => Mux62.IN3
fwd_signal2In[0] => Mux63.IN3
fwd_signal2In[1] => Mux32.IN2
fwd_signal2In[1] => Mux33.IN2
fwd_signal2In[1] => Mux34.IN2
fwd_signal2In[1] => Mux35.IN2
fwd_signal2In[1] => Mux36.IN2
fwd_signal2In[1] => Mux37.IN2
fwd_signal2In[1] => Mux38.IN2
fwd_signal2In[1] => Mux39.IN2
fwd_signal2In[1] => Mux40.IN2
fwd_signal2In[1] => Mux41.IN2
fwd_signal2In[1] => Mux42.IN2
fwd_signal2In[1] => Mux43.IN2
fwd_signal2In[1] => Mux44.IN2
fwd_signal2In[1] => Mux45.IN2
fwd_signal2In[1] => Mux46.IN2
fwd_signal2In[1] => Mux47.IN2
fwd_signal2In[1] => Mux48.IN2
fwd_signal2In[1] => Mux49.IN2
fwd_signal2In[1] => Mux50.IN2
fwd_signal2In[1] => Mux51.IN2
fwd_signal2In[1] => Mux52.IN2
fwd_signal2In[1] => Mux53.IN2
fwd_signal2In[1] => Mux54.IN2
fwd_signal2In[1] => Mux55.IN2
fwd_signal2In[1] => Mux56.IN2
fwd_signal2In[1] => Mux57.IN2
fwd_signal2In[1] => Mux58.IN2
fwd_signal2In[1] => Mux59.IN2
fwd_signal2In[1] => Mux60.IN2
fwd_signal2In[1] => Mux61.IN2
fwd_signal2In[1] => Mux62.IN2
fwd_signal2In[1] => Mux63.IN2
fwd_signal3In[0] => Mux64.IN3
fwd_signal3In[0] => Mux65.IN3
fwd_signal3In[0] => Mux66.IN3
fwd_signal3In[0] => Mux67.IN3
fwd_signal3In[0] => Mux68.IN3
fwd_signal3In[0] => Mux69.IN3
fwd_signal3In[0] => Mux70.IN3
fwd_signal3In[0] => Mux71.IN3
fwd_signal3In[0] => Mux72.IN3
fwd_signal3In[0] => Mux73.IN3
fwd_signal3In[0] => Mux74.IN3
fwd_signal3In[0] => Mux75.IN3
fwd_signal3In[0] => Mux76.IN3
fwd_signal3In[0] => Mux77.IN3
fwd_signal3In[0] => Mux78.IN3
fwd_signal3In[0] => Mux79.IN3
fwd_signal3In[0] => Mux80.IN3
fwd_signal3In[0] => Mux81.IN3
fwd_signal3In[0] => Mux82.IN3
fwd_signal3In[0] => Mux83.IN3
fwd_signal3In[0] => Mux84.IN3
fwd_signal3In[0] => Mux85.IN3
fwd_signal3In[0] => Mux86.IN3
fwd_signal3In[0] => Mux87.IN3
fwd_signal3In[0] => Mux88.IN3
fwd_signal3In[0] => Mux89.IN3
fwd_signal3In[0] => Mux90.IN3
fwd_signal3In[0] => Mux91.IN3
fwd_signal3In[0] => Mux92.IN3
fwd_signal3In[0] => Mux93.IN3
fwd_signal3In[0] => Mux94.IN3
fwd_signal3In[0] => Mux95.IN3
fwd_signal3In[1] => Mux64.IN2
fwd_signal3In[1] => Mux65.IN2
fwd_signal3In[1] => Mux66.IN2
fwd_signal3In[1] => Mux67.IN2
fwd_signal3In[1] => Mux68.IN2
fwd_signal3In[1] => Mux69.IN2
fwd_signal3In[1] => Mux70.IN2
fwd_signal3In[1] => Mux71.IN2
fwd_signal3In[1] => Mux72.IN2
fwd_signal3In[1] => Mux73.IN2
fwd_signal3In[1] => Mux74.IN2
fwd_signal3In[1] => Mux75.IN2
fwd_signal3In[1] => Mux76.IN2
fwd_signal3In[1] => Mux77.IN2
fwd_signal3In[1] => Mux78.IN2
fwd_signal3In[1] => Mux79.IN2
fwd_signal3In[1] => Mux80.IN2
fwd_signal3In[1] => Mux81.IN2
fwd_signal3In[1] => Mux82.IN2
fwd_signal3In[1] => Mux83.IN2
fwd_signal3In[1] => Mux84.IN2
fwd_signal3In[1] => Mux85.IN2
fwd_signal3In[1] => Mux86.IN2
fwd_signal3In[1] => Mux87.IN2
fwd_signal3In[1] => Mux88.IN2
fwd_signal3In[1] => Mux89.IN2
fwd_signal3In[1] => Mux90.IN2
fwd_signal3In[1] => Mux91.IN2
fwd_signal3In[1] => Mux92.IN2
fwd_signal3In[1] => Mux93.IN2
fwd_signal3In[1] => Mux94.IN2
fwd_signal3In[1] => Mux95.IN2
ResultWB[0] => Mux31.IN4
ResultWB[0] => Mux63.IN4
ResultWB[0] => Mux95.IN4
ResultWB[1] => Mux30.IN4
ResultWB[1] => Mux62.IN4
ResultWB[1] => Mux94.IN4
ResultWB[2] => Mux29.IN4
ResultWB[2] => Mux61.IN4
ResultWB[2] => Mux93.IN4
ResultWB[3] => Mux28.IN4
ResultWB[3] => Mux60.IN4
ResultWB[3] => Mux92.IN4
ResultWB[4] => Mux27.IN4
ResultWB[4] => Mux59.IN4
ResultWB[4] => Mux91.IN4
ResultWB[5] => Mux26.IN4
ResultWB[5] => Mux58.IN4
ResultWB[5] => Mux90.IN4
ResultWB[6] => Mux25.IN4
ResultWB[6] => Mux57.IN4
ResultWB[6] => Mux89.IN4
ResultWB[7] => Mux24.IN4
ResultWB[7] => Mux56.IN4
ResultWB[7] => Mux88.IN4
ResultWB[8] => Mux23.IN4
ResultWB[8] => Mux55.IN4
ResultWB[8] => Mux87.IN4
ResultWB[9] => Mux22.IN4
ResultWB[9] => Mux54.IN4
ResultWB[9] => Mux86.IN4
ResultWB[10] => Mux21.IN4
ResultWB[10] => Mux53.IN4
ResultWB[10] => Mux85.IN4
ResultWB[11] => Mux20.IN4
ResultWB[11] => Mux52.IN4
ResultWB[11] => Mux84.IN4
ResultWB[12] => Mux19.IN4
ResultWB[12] => Mux51.IN4
ResultWB[12] => Mux83.IN4
ResultWB[13] => Mux18.IN4
ResultWB[13] => Mux50.IN4
ResultWB[13] => Mux82.IN4
ResultWB[14] => Mux17.IN4
ResultWB[14] => Mux49.IN4
ResultWB[14] => Mux81.IN4
ResultWB[15] => Mux16.IN4
ResultWB[15] => Mux48.IN4
ResultWB[15] => Mux80.IN4
ResultWB[16] => Mux15.IN4
ResultWB[16] => Mux47.IN4
ResultWB[16] => Mux79.IN4
ResultWB[17] => Mux14.IN4
ResultWB[17] => Mux46.IN4
ResultWB[17] => Mux78.IN4
ResultWB[18] => Mux13.IN4
ResultWB[18] => Mux45.IN4
ResultWB[18] => Mux77.IN4
ResultWB[19] => Mux12.IN4
ResultWB[19] => Mux44.IN4
ResultWB[19] => Mux76.IN4
ResultWB[20] => Mux11.IN4
ResultWB[20] => Mux43.IN4
ResultWB[20] => Mux75.IN4
ResultWB[21] => Mux10.IN4
ResultWB[21] => Mux42.IN4
ResultWB[21] => Mux74.IN4
ResultWB[22] => Mux9.IN4
ResultWB[22] => Mux41.IN4
ResultWB[22] => Mux73.IN4
ResultWB[23] => Mux8.IN4
ResultWB[23] => Mux40.IN4
ResultWB[23] => Mux72.IN4
ResultWB[24] => Mux7.IN4
ResultWB[24] => Mux39.IN4
ResultWB[24] => Mux71.IN4
ResultWB[25] => Mux6.IN4
ResultWB[25] => Mux38.IN4
ResultWB[25] => Mux70.IN4
ResultWB[26] => Mux5.IN4
ResultWB[26] => Mux37.IN4
ResultWB[26] => Mux69.IN4
ResultWB[27] => Mux4.IN4
ResultWB[27] => Mux36.IN4
ResultWB[27] => Mux68.IN4
ResultWB[28] => Mux3.IN4
ResultWB[28] => Mux35.IN4
ResultWB[28] => Mux67.IN4
ResultWB[29] => Mux2.IN4
ResultWB[29] => Mux34.IN4
ResultWB[29] => Mux66.IN4
ResultWB[30] => Mux1.IN4
ResultWB[30] => Mux33.IN4
ResultWB[30] => Mux65.IN4
ResultWB[31] => Mux0.IN4
ResultWB[31] => Mux32.IN4
ResultWB[31] => Mux64.IN4
ResultMEM[0] => Mux31.IN5
ResultMEM[0] => Mux63.IN5
ResultMEM[0] => Mux95.IN5
ResultMEM[1] => Mux30.IN5
ResultMEM[1] => Mux62.IN5
ResultMEM[1] => Mux94.IN5
ResultMEM[2] => Mux29.IN5
ResultMEM[2] => Mux61.IN5
ResultMEM[2] => Mux93.IN5
ResultMEM[3] => Mux28.IN5
ResultMEM[3] => Mux60.IN5
ResultMEM[3] => Mux92.IN5
ResultMEM[4] => Mux27.IN5
ResultMEM[4] => Mux59.IN5
ResultMEM[4] => Mux91.IN5
ResultMEM[5] => Mux26.IN5
ResultMEM[5] => Mux58.IN5
ResultMEM[5] => Mux90.IN5
ResultMEM[6] => Mux25.IN5
ResultMEM[6] => Mux57.IN5
ResultMEM[6] => Mux89.IN5
ResultMEM[7] => Mux24.IN5
ResultMEM[7] => Mux56.IN5
ResultMEM[7] => Mux88.IN5
ResultMEM[8] => Mux23.IN5
ResultMEM[8] => Mux55.IN5
ResultMEM[8] => Mux87.IN5
ResultMEM[9] => Mux22.IN5
ResultMEM[9] => Mux54.IN5
ResultMEM[9] => Mux86.IN5
ResultMEM[10] => Mux21.IN5
ResultMEM[10] => Mux53.IN5
ResultMEM[10] => Mux85.IN5
ResultMEM[11] => Mux20.IN5
ResultMEM[11] => Mux52.IN5
ResultMEM[11] => Mux84.IN5
ResultMEM[12] => Mux19.IN5
ResultMEM[12] => Mux51.IN5
ResultMEM[12] => Mux83.IN5
ResultMEM[13] => Mux18.IN5
ResultMEM[13] => Mux50.IN5
ResultMEM[13] => Mux82.IN5
ResultMEM[14] => Mux17.IN5
ResultMEM[14] => Mux49.IN5
ResultMEM[14] => Mux81.IN5
ResultMEM[15] => Mux16.IN5
ResultMEM[15] => Mux48.IN5
ResultMEM[15] => Mux80.IN5
ResultMEM[16] => Mux15.IN5
ResultMEM[16] => Mux47.IN5
ResultMEM[16] => Mux79.IN5
ResultMEM[17] => Mux14.IN5
ResultMEM[17] => Mux46.IN5
ResultMEM[17] => Mux78.IN5
ResultMEM[18] => Mux13.IN5
ResultMEM[18] => Mux45.IN5
ResultMEM[18] => Mux77.IN5
ResultMEM[19] => Mux12.IN5
ResultMEM[19] => Mux44.IN5
ResultMEM[19] => Mux76.IN5
ResultMEM[20] => Mux11.IN5
ResultMEM[20] => Mux43.IN5
ResultMEM[20] => Mux75.IN5
ResultMEM[21] => Mux10.IN5
ResultMEM[21] => Mux42.IN5
ResultMEM[21] => Mux74.IN5
ResultMEM[22] => Mux9.IN5
ResultMEM[22] => Mux41.IN5
ResultMEM[22] => Mux73.IN5
ResultMEM[23] => Mux8.IN5
ResultMEM[23] => Mux40.IN5
ResultMEM[23] => Mux72.IN5
ResultMEM[24] => Mux7.IN5
ResultMEM[24] => Mux39.IN5
ResultMEM[24] => Mux71.IN5
ResultMEM[25] => Mux6.IN5
ResultMEM[25] => Mux38.IN5
ResultMEM[25] => Mux70.IN5
ResultMEM[26] => Mux5.IN5
ResultMEM[26] => Mux37.IN5
ResultMEM[26] => Mux69.IN5
ResultMEM[27] => Mux4.IN5
ResultMEM[27] => Mux36.IN5
ResultMEM[27] => Mux68.IN5
ResultMEM[28] => Mux3.IN5
ResultMEM[28] => Mux35.IN5
ResultMEM[28] => Mux67.IN5
ResultMEM[29] => Mux2.IN5
ResultMEM[29] => Mux34.IN5
ResultMEM[29] => Mux66.IN5
ResultMEM[30] => Mux1.IN5
ResultMEM[30] => Mux33.IN5
ResultMEM[30] => Mux65.IN5
ResultMEM[31] => Mux0.IN5
ResultMEM[31] => Mux32.IN5
ResultMEM[31] => Mux64.IN5
PCBranch[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
PCBranch[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
data3Out[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
data3Out[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
data3Out[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
data3Out[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
data3Out[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
data3Out[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
data3Out[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
data3Out[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
data3Out[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
data3Out[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
data3Out[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
data3Out[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
data3Out[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
data3Out[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
data3Out[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
data3Out[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
data3Out[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
data3Out[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
data3Out[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
data3Out[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
data3Out[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
data3Out[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
data3Out[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
data3Out[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
data3Out[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
data3Out[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
data3Out[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
data3Out[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
data3Out[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
data3Out[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
data3Out[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
data3Out[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[0] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[1] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[2] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[3] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[4] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[5] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[6] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[7] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[8] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[9] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[10] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[11] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[12] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[13] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[14] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[15] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[16] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[17] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[18] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[19] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[20] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[21] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[22] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[23] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[24] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[25] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[26] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[27] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[28] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[29] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[30] <= ALU32bit:_ALU32bit.ALUResult
ALUResult[31] <= ALU32bit:_ALU32bit.ALUResult
waddrOut[0] <= waddrIn[0].DB_MAX_OUTPUT_PORT_TYPE
waddrOut[1] <= waddrIn[1].DB_MAX_OUTPUT_PORT_TYPE
waddrOut[2] <= waddrIn[2].DB_MAX_OUTPUT_PORT_TYPE
waddrOut[3] <= waddrIn[3].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= ALU32bit:_ALU32bit.ALUFlags
ALUFlags[1] <= ALU32bit:_ALU32bit.ALUFlags
ALUFlags[2] <= ALU32bit:_ALU32bit.ALUFlags
ALUFlags[3] <= ALU32bit:_ALU32bit.ALUFlags
RegSrcOut <= RegSrcIn.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegOut <= MemtoRegIn.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|EX_stage:_EX_stage|ALU32bit:_ALU32bit
SrcA[0] => Add0.IN32
SrcA[0] => Add1.IN64
SrcA[0] => Equal0.IN31
SrcA[1] => Add0.IN31
SrcA[1] => Add1.IN63
SrcA[1] => Equal0.IN30
SrcA[2] => Add0.IN30
SrcA[2] => Add1.IN62
SrcA[2] => Equal0.IN29
SrcA[3] => Add0.IN29
SrcA[3] => Add1.IN61
SrcA[3] => Equal0.IN28
SrcA[4] => Add0.IN28
SrcA[4] => Add1.IN60
SrcA[4] => Equal0.IN27
SrcA[5] => Add0.IN27
SrcA[5] => Add1.IN59
SrcA[5] => Equal0.IN26
SrcA[6] => Add0.IN26
SrcA[6] => Add1.IN58
SrcA[6] => Equal0.IN25
SrcA[7] => Add0.IN25
SrcA[7] => Add1.IN57
SrcA[7] => Equal0.IN24
SrcA[8] => Add0.IN24
SrcA[8] => Add1.IN56
SrcA[8] => Equal0.IN23
SrcA[9] => Add0.IN23
SrcA[9] => Add1.IN55
SrcA[9] => Equal0.IN22
SrcA[10] => Add0.IN22
SrcA[10] => Add1.IN54
SrcA[10] => Equal0.IN21
SrcA[11] => Add0.IN21
SrcA[11] => Add1.IN53
SrcA[11] => Equal0.IN20
SrcA[12] => Add0.IN20
SrcA[12] => Add1.IN52
SrcA[12] => Equal0.IN19
SrcA[13] => Add0.IN19
SrcA[13] => Add1.IN51
SrcA[13] => Equal0.IN18
SrcA[14] => Add0.IN18
SrcA[14] => Add1.IN50
SrcA[14] => Equal0.IN17
SrcA[15] => Add0.IN17
SrcA[15] => Add1.IN49
SrcA[15] => Equal0.IN16
SrcA[16] => Add0.IN16
SrcA[16] => Add1.IN48
SrcA[16] => Equal0.IN15
SrcA[17] => Add0.IN15
SrcA[17] => Add1.IN47
SrcA[17] => Equal0.IN14
SrcA[18] => Add0.IN14
SrcA[18] => Add1.IN46
SrcA[18] => Equal0.IN13
SrcA[19] => Add0.IN13
SrcA[19] => Add1.IN45
SrcA[19] => Equal0.IN12
SrcA[20] => Add0.IN12
SrcA[20] => Add1.IN44
SrcA[20] => Equal0.IN11
SrcA[21] => Add0.IN11
SrcA[21] => Add1.IN43
SrcA[21] => Equal0.IN10
SrcA[22] => Add0.IN10
SrcA[22] => Add1.IN42
SrcA[22] => Equal0.IN9
SrcA[23] => Add0.IN9
SrcA[23] => Add1.IN41
SrcA[23] => Equal0.IN8
SrcA[24] => Add0.IN8
SrcA[24] => Add1.IN40
SrcA[24] => Equal0.IN7
SrcA[25] => Add0.IN7
SrcA[25] => Add1.IN39
SrcA[25] => Equal0.IN6
SrcA[26] => Add0.IN6
SrcA[26] => Add1.IN38
SrcA[26] => Equal0.IN5
SrcA[27] => Add0.IN5
SrcA[27] => Add1.IN37
SrcA[27] => Equal0.IN4
SrcA[28] => Add0.IN4
SrcA[28] => Add1.IN36
SrcA[28] => Equal0.IN3
SrcA[29] => Add0.IN3
SrcA[29] => Add1.IN35
SrcA[29] => Equal0.IN2
SrcA[30] => Add0.IN2
SrcA[30] => Add1.IN34
SrcA[30] => Equal0.IN1
SrcA[31] => Add0.IN1
SrcA[31] => Add1.IN33
SrcA[31] => Equal0.IN0
SrcB[0] => Add0.IN64
SrcB[0] => Equal0.IN63
SrcB[0] => Mux31.IN3
SrcB[0] => Add1.IN32
SrcB[1] => Add0.IN63
SrcB[1] => Equal0.IN62
SrcB[1] => Mux30.IN3
SrcB[1] => Add1.IN31
SrcB[2] => Add0.IN62
SrcB[2] => Equal0.IN61
SrcB[2] => Mux29.IN3
SrcB[2] => Add1.IN30
SrcB[3] => Add0.IN61
SrcB[3] => Equal0.IN60
SrcB[3] => Mux28.IN3
SrcB[3] => Add1.IN29
SrcB[4] => Add0.IN60
SrcB[4] => Equal0.IN59
SrcB[4] => Mux27.IN3
SrcB[4] => Add1.IN28
SrcB[5] => Add0.IN59
SrcB[5] => Equal0.IN58
SrcB[5] => Mux26.IN3
SrcB[5] => Add1.IN27
SrcB[6] => Add0.IN58
SrcB[6] => Equal0.IN57
SrcB[6] => Mux25.IN3
SrcB[6] => Add1.IN26
SrcB[7] => Add0.IN57
SrcB[7] => Equal0.IN56
SrcB[7] => Mux24.IN3
SrcB[7] => Add1.IN25
SrcB[8] => Add0.IN56
SrcB[8] => Equal0.IN55
SrcB[8] => Mux23.IN3
SrcB[8] => Add1.IN24
SrcB[9] => Add0.IN55
SrcB[9] => Equal0.IN54
SrcB[9] => Mux22.IN3
SrcB[9] => Add1.IN23
SrcB[10] => Add0.IN54
SrcB[10] => Equal0.IN53
SrcB[10] => Mux21.IN3
SrcB[10] => Add1.IN22
SrcB[11] => Add0.IN53
SrcB[11] => Equal0.IN52
SrcB[11] => Mux20.IN3
SrcB[11] => Add1.IN21
SrcB[12] => Add0.IN52
SrcB[12] => Equal0.IN51
SrcB[12] => Mux19.IN3
SrcB[12] => Add1.IN20
SrcB[13] => Add0.IN51
SrcB[13] => Equal0.IN50
SrcB[13] => Mux18.IN3
SrcB[13] => Add1.IN19
SrcB[14] => Add0.IN50
SrcB[14] => Equal0.IN49
SrcB[14] => Mux17.IN3
SrcB[14] => Add1.IN18
SrcB[15] => Add0.IN49
SrcB[15] => Equal0.IN48
SrcB[15] => Mux16.IN3
SrcB[15] => Add1.IN17
SrcB[16] => Add0.IN48
SrcB[16] => Equal0.IN47
SrcB[16] => Mux15.IN3
SrcB[16] => Add1.IN16
SrcB[17] => Add0.IN47
SrcB[17] => Equal0.IN46
SrcB[17] => Mux14.IN3
SrcB[17] => Add1.IN15
SrcB[18] => Add0.IN46
SrcB[18] => Equal0.IN45
SrcB[18] => Mux13.IN3
SrcB[18] => Add1.IN14
SrcB[19] => Add0.IN45
SrcB[19] => Equal0.IN44
SrcB[19] => Mux12.IN3
SrcB[19] => Add1.IN13
SrcB[20] => Add0.IN44
SrcB[20] => Equal0.IN43
SrcB[20] => Mux11.IN3
SrcB[20] => Add1.IN12
SrcB[21] => Add0.IN43
SrcB[21] => Equal0.IN42
SrcB[21] => Mux10.IN3
SrcB[21] => Add1.IN11
SrcB[22] => Add0.IN42
SrcB[22] => Equal0.IN41
SrcB[22] => Mux9.IN3
SrcB[22] => Add1.IN10
SrcB[23] => Add0.IN41
SrcB[23] => Equal0.IN40
SrcB[23] => Mux8.IN3
SrcB[23] => Add1.IN9
SrcB[24] => Add0.IN40
SrcB[24] => Equal0.IN39
SrcB[24] => Mux7.IN3
SrcB[24] => Add1.IN8
SrcB[25] => Add0.IN39
SrcB[25] => Equal0.IN38
SrcB[25] => Mux6.IN3
SrcB[25] => Add1.IN7
SrcB[26] => Add0.IN38
SrcB[26] => Equal0.IN37
SrcB[26] => Mux5.IN3
SrcB[26] => Add1.IN6
SrcB[27] => Add0.IN37
SrcB[27] => Equal0.IN36
SrcB[27] => Mux4.IN3
SrcB[27] => Add1.IN5
SrcB[28] => Add0.IN36
SrcB[28] => Equal0.IN35
SrcB[28] => Mux3.IN3
SrcB[28] => Add1.IN4
SrcB[29] => Add0.IN35
SrcB[29] => Equal0.IN34
SrcB[29] => Mux2.IN3
SrcB[29] => Add1.IN3
SrcB[30] => Add0.IN34
SrcB[30] => Equal0.IN33
SrcB[30] => Mux1.IN3
SrcB[30] => Add1.IN2
SrcB[31] => Add0.IN33
SrcB[31] => Equal0.IN32
SrcB[31] => Mux0.IN3
SrcB[31] => Add1.IN1
ALUOp[0] => ~NO_FANOUT~
ALUOp[1] => ~NO_FANOUT~
ALUOp[2] => Mux0.IN5
ALUOp[2] => Mux1.IN5
ALUOp[2] => Mux2.IN5
ALUOp[2] => Mux3.IN5
ALUOp[2] => Mux4.IN5
ALUOp[2] => Mux5.IN5
ALUOp[2] => Mux6.IN5
ALUOp[2] => Mux7.IN5
ALUOp[2] => Mux8.IN5
ALUOp[2] => Mux9.IN5
ALUOp[2] => Mux10.IN5
ALUOp[2] => Mux11.IN5
ALUOp[2] => Mux12.IN5
ALUOp[2] => Mux13.IN5
ALUOp[2] => Mux14.IN5
ALUOp[2] => Mux15.IN5
ALUOp[2] => Mux16.IN5
ALUOp[2] => Mux17.IN5
ALUOp[2] => Mux18.IN5
ALUOp[2] => Mux19.IN5
ALUOp[2] => Mux20.IN5
ALUOp[2] => Mux21.IN5
ALUOp[2] => Mux22.IN5
ALUOp[2] => Mux23.IN5
ALUOp[2] => Mux24.IN5
ALUOp[2] => Mux25.IN5
ALUOp[2] => Mux26.IN5
ALUOp[2] => Mux27.IN5
ALUOp[2] => Mux28.IN5
ALUOp[2] => Mux29.IN5
ALUOp[2] => Mux30.IN5
ALUOp[2] => Mux31.IN5
ALUOp[3] => Mux0.IN4
ALUOp[3] => Mux1.IN4
ALUOp[3] => Mux2.IN4
ALUOp[3] => Mux3.IN4
ALUOp[3] => Mux4.IN4
ALUOp[3] => Mux5.IN4
ALUOp[3] => Mux6.IN4
ALUOp[3] => Mux7.IN4
ALUOp[3] => Mux8.IN4
ALUOp[3] => Mux9.IN4
ALUOp[3] => Mux10.IN4
ALUOp[3] => Mux11.IN4
ALUOp[3] => Mux12.IN4
ALUOp[3] => Mux13.IN4
ALUOp[3] => Mux14.IN4
ALUOp[3] => Mux15.IN4
ALUOp[3] => Mux16.IN4
ALUOp[3] => Mux17.IN4
ALUOp[3] => Mux18.IN4
ALUOp[3] => Mux19.IN4
ALUOp[3] => Mux20.IN4
ALUOp[3] => Mux21.IN4
ALUOp[3] => Mux22.IN4
ALUOp[3] => Mux23.IN4
ALUOp[3] => Mux24.IN4
ALUOp[3] => Mux25.IN4
ALUOp[3] => Mux26.IN4
ALUOp[3] => Mux27.IN4
ALUOp[3] => Mux28.IN4
ALUOp[3] => Mux29.IN4
ALUOp[3] => Mux30.IN4
ALUOp[3] => Mux31.IN4
ALUResult[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUResult[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ALUFlags[1].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[3] <= ALUFlags[3].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|Cond_Unit:_Cond_Unit
PCSrcIn => PCSrcOut.IN1
RegWriteIn => RegWriteOut.IN1
MemWriteIn => MemWriteOut.IN1
memreadIn => memreadOut.IN1
condIn[0] => Decoder0.IN3
condIn[1] => Decoder0.IN2
condIn[2] => Decoder0.IN1
condIn[3] => Decoder0.IN0
NZCV[0] => ~NO_FANOUT~
NZCV[1] => ~NO_FANOUT~
NZCV[2] => Selector0.IN5
NZCV[2] => Selector0.IN1
NZCV[3] => ~NO_FANOUT~
PCSrcOut <= PCSrcOut.DB_MAX_OUTPUT_PORT_TYPE
RegWriteOut <= RegWriteOut.DB_MAX_OUTPUT_PORT_TYPE
MemWriteOut <= MemWriteOut.DB_MAX_OUTPUT_PORT_TYPE
memreadOut <= memreadOut.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|Hazard_detection_unit:_Hazard_detection_unit
opID[0] => Equal1.IN1
opID[1] => Equal1.IN0
PCSrcMEM => always0.IN0
loadEX => PCenable.OUTPUTSELECT
loadEX => Ctrlenable.OUTPUTSELECT
loadEX => ctrOut.OUTPUTSELECT
loadEX => ctrOut.OUTPUTSELECT
addr1In[0] => Equal2.IN3
addr1In[1] => Equal2.IN2
addr1In[2] => Equal2.IN1
addr1In[3] => Equal2.IN0
addr2In[0] => Equal3.IN3
addr2In[1] => Equal3.IN2
addr2In[2] => Equal3.IN1
addr2In[3] => Equal3.IN0
addr3In[0] => Equal4.IN3
addr3In[1] => Equal4.IN2
addr3In[2] => Equal4.IN1
addr3In[3] => Equal4.IN0
waddrIn[0] => Equal2.IN7
waddrIn[0] => Equal3.IN7
waddrIn[0] => Equal4.IN7
waddrIn[1] => Equal2.IN6
waddrIn[1] => Equal3.IN6
waddrIn[1] => Equal4.IN6
waddrIn[2] => Equal2.IN5
waddrIn[2] => Equal3.IN5
waddrIn[2] => Equal4.IN5
waddrIn[3] => Equal2.IN4
waddrIn[3] => Equal3.IN4
waddrIn[3] => Equal4.IN4
ctrIn[0] => ctrOut.DATAA
ctrIn[0] => Equal0.IN2
ctrIn[0] => Equal5.IN0
ctrIn[1] => ctrOut.DATAA
ctrIn[1] => Equal0.IN1
ctrIn[1] => Equal5.IN2
ctrIn[2] => ctrOut.DATAA
ctrIn[2] => Equal0.IN0
ctrIn[2] => Equal5.IN1
ECC => PCenable.OUTPUTSELECT
ECC => IIenable.OUTPUTSELECT
ECC => Ctrlenable.OUTPUTSELECT
ECC => ctrOut.OUTPUTSELECT
ECC => ctrOut.OUTPUTSELECT
ECC => ctrOut.OUTPUTSELECT
WtoPCID => PCenable.OUTPUTSELECT
WtoPCID => ctrOut.OUTPUTSELECT
WtoPCID => ctrOut.DATAA
WtoPCID => ctrOut.DATAA
WtoPCWB => always0.IN1
PCenable <= PCenable.DB_MAX_OUTPUT_PORT_TYPE
IIenable <= IIenable.DB_MAX_OUTPUT_PORT_TYPE
Ctrlenable <= Ctrlenable.DB_MAX_OUTPUT_PORT_TYPE
ctrOut[0] <= ctrOut.DB_MAX_OUTPUT_PORT_TYPE
ctrOut[1] <= ctrOut.DB_MAX_OUTPUT_PORT_TYPE
ctrOut[2] <= ctrOut.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|counter:_counter
clk => ctrOut[0]~reg0.CLK
clk => ctrOut[1]~reg0.CLK
clk => ctrOut[2]~reg0.CLK
clk => ECC~reg0.CLK
reset => ECC.OUTPUTSELECT
reset => ctrOut.OUTPUTSELECT
reset => ctrOut.OUTPUTSELECT
reset => ctrOut.OUTPUTSELECT
ctrIn[0] => Add0.IN6
ctrIn[0] => Equal0.IN2
ctrIn[0] => Equal1.IN0
ctrIn[1] => Add0.IN5
ctrIn[1] => Equal0.IN1
ctrIn[1] => Equal1.IN2
ctrIn[2] => Add0.IN4
ctrIn[2] => Equal0.IN0
ctrIn[2] => Equal1.IN1
ctrOut[0] <= ctrOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrOut[1] <= ctrOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ctrOut[2] <= ctrOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ECC <= ECC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|EX_MEM_Register:_EX_MEM_Register
clk => memreadOut~reg0.CLK
clk => RegSrcOut~reg0.CLK
clk => MemtoRegOut~reg0.CLK
clk => MemWriteOut~reg0.CLK
clk => RegWriteOut~reg0.CLK
clk => PCSrcOut~reg0.CLK
clk => waddrOut[0]~reg0.CLK
clk => waddrOut[1]~reg0.CLK
clk => waddrOut[2]~reg0.CLK
clk => waddrOut[3]~reg0.CLK
clk => memaddr[0]~reg0.CLK
clk => memaddr[1]~reg0.CLK
clk => memaddr[2]~reg0.CLK
clk => memaddr[3]~reg0.CLK
clk => memaddr[4]~reg0.CLK
clk => memaddr[5]~reg0.CLK
clk => memaddr[6]~reg0.CLK
clk => memaddr[7]~reg0.CLK
clk => memaddr[8]~reg0.CLK
clk => memaddr[9]~reg0.CLK
clk => memaddr[10]~reg0.CLK
clk => memaddr[11]~reg0.CLK
clk => memaddr[12]~reg0.CLK
clk => memaddr[13]~reg0.CLK
clk => memaddr[14]~reg0.CLK
clk => memaddr[15]~reg0.CLK
clk => memaddr[16]~reg0.CLK
clk => memaddr[17]~reg0.CLK
clk => memaddr[18]~reg0.CLK
clk => memaddr[19]~reg0.CLK
clk => memaddr[20]~reg0.CLK
clk => memaddr[21]~reg0.CLK
clk => memaddr[22]~reg0.CLK
clk => memaddr[23]~reg0.CLK
clk => memaddr[24]~reg0.CLK
clk => memaddr[25]~reg0.CLK
clk => memaddr[26]~reg0.CLK
clk => memaddr[27]~reg0.CLK
clk => memaddr[28]~reg0.CLK
clk => memaddr[29]~reg0.CLK
clk => memaddr[30]~reg0.CLK
clk => memaddr[31]~reg0.CLK
clk => wdataMOut[0]~reg0.CLK
clk => wdataMOut[1]~reg0.CLK
clk => wdataMOut[2]~reg0.CLK
clk => wdataMOut[3]~reg0.CLK
clk => wdataMOut[4]~reg0.CLK
clk => wdataMOut[5]~reg0.CLK
clk => wdataMOut[6]~reg0.CLK
clk => wdataMOut[7]~reg0.CLK
clk => wdataMOut[8]~reg0.CLK
clk => wdataMOut[9]~reg0.CLK
clk => wdataMOut[10]~reg0.CLK
clk => wdataMOut[11]~reg0.CLK
clk => wdataMOut[12]~reg0.CLK
clk => wdataMOut[13]~reg0.CLK
clk => wdataMOut[14]~reg0.CLK
clk => wdataMOut[15]~reg0.CLK
clk => wdataMOut[16]~reg0.CLK
clk => wdataMOut[17]~reg0.CLK
clk => wdataMOut[18]~reg0.CLK
clk => wdataMOut[19]~reg0.CLK
clk => wdataMOut[20]~reg0.CLK
clk => wdataMOut[21]~reg0.CLK
clk => wdataMOut[22]~reg0.CLK
clk => wdataMOut[23]~reg0.CLK
clk => wdataMOut[24]~reg0.CLK
clk => wdataMOut[25]~reg0.CLK
clk => wdataMOut[26]~reg0.CLK
clk => wdataMOut[27]~reg0.CLK
clk => wdataMOut[28]~reg0.CLK
clk => wdataMOut[29]~reg0.CLK
clk => wdataMOut[30]~reg0.CLK
clk => wdataMOut[31]~reg0.CLK
clk => ALUResultOut[0]~reg0.CLK
clk => ALUResultOut[1]~reg0.CLK
clk => ALUResultOut[2]~reg0.CLK
clk => ALUResultOut[3]~reg0.CLK
clk => ALUResultOut[4]~reg0.CLK
clk => ALUResultOut[5]~reg0.CLK
clk => ALUResultOut[6]~reg0.CLK
clk => ALUResultOut[7]~reg0.CLK
clk => ALUResultOut[8]~reg0.CLK
clk => ALUResultOut[9]~reg0.CLK
clk => ALUResultOut[10]~reg0.CLK
clk => ALUResultOut[11]~reg0.CLK
clk => ALUResultOut[12]~reg0.CLK
clk => ALUResultOut[13]~reg0.CLK
clk => ALUResultOut[14]~reg0.CLK
clk => ALUResultOut[15]~reg0.CLK
clk => ALUResultOut[16]~reg0.CLK
clk => ALUResultOut[17]~reg0.CLK
clk => ALUResultOut[18]~reg0.CLK
clk => ALUResultOut[19]~reg0.CLK
clk => ALUResultOut[20]~reg0.CLK
clk => ALUResultOut[21]~reg0.CLK
clk => ALUResultOut[22]~reg0.CLK
clk => ALUResultOut[23]~reg0.CLK
clk => ALUResultOut[24]~reg0.CLK
clk => ALUResultOut[25]~reg0.CLK
clk => ALUResultOut[26]~reg0.CLK
clk => ALUResultOut[27]~reg0.CLK
clk => ALUResultOut[28]~reg0.CLK
clk => ALUResultOut[29]~reg0.CLK
clk => ALUResultOut[30]~reg0.CLK
clk => ALUResultOut[31]~reg0.CLK
clk => PCBranchOut[0]~reg0.CLK
clk => PCBranchOut[1]~reg0.CLK
clk => PCBranchOut[2]~reg0.CLK
clk => PCBranchOut[3]~reg0.CLK
clk => PCBranchOut[4]~reg0.CLK
clk => PCBranchOut[5]~reg0.CLK
clk => PCBranchOut[6]~reg0.CLK
clk => PCBranchOut[7]~reg0.CLK
clk => PCBranchOut[8]~reg0.CLK
clk => PCBranchOut[9]~reg0.CLK
clk => PCBranchOut[10]~reg0.CLK
clk => PCBranchOut[11]~reg0.CLK
clk => PCBranchOut[12]~reg0.CLK
clk => PCBranchOut[13]~reg0.CLK
clk => PCBranchOut[14]~reg0.CLK
clk => PCBranchOut[15]~reg0.CLK
clk => PCBranchOut[16]~reg0.CLK
clk => PCBranchOut[17]~reg0.CLK
clk => PCBranchOut[18]~reg0.CLK
clk => PCBranchOut[19]~reg0.CLK
clk => PCBranchOut[20]~reg0.CLK
clk => PCBranchOut[21]~reg0.CLK
clk => PCBranchOut[22]~reg0.CLK
clk => PCBranchOut[23]~reg0.CLK
clk => PCBranchOut[24]~reg0.CLK
clk => PCBranchOut[25]~reg0.CLK
clk => PCBranchOut[26]~reg0.CLK
clk => PCBranchOut[27]~reg0.CLK
clk => PCBranchOut[28]~reg0.CLK
clk => PCBranchOut[29]~reg0.CLK
clk => PCBranchOut[30]~reg0.CLK
clk => PCBranchOut[31]~reg0.CLK
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => PCBranchOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => wdataMOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => PCSrcOut.OUTPUTSELECT
reset => RegWriteOut.OUTPUTSELECT
reset => MemWriteOut.OUTPUTSELECT
reset => MemtoRegOut.OUTPUTSELECT
reset => RegSrcOut.OUTPUTSELECT
reset => memreadOut.OUTPUTSELECT
PCBranchIn[0] => PCBranchOut.DATAA
PCBranchIn[1] => PCBranchOut.DATAA
PCBranchIn[2] => PCBranchOut.DATAA
PCBranchIn[3] => PCBranchOut.DATAA
PCBranchIn[4] => PCBranchOut.DATAA
PCBranchIn[5] => PCBranchOut.DATAA
PCBranchIn[6] => PCBranchOut.DATAA
PCBranchIn[7] => PCBranchOut.DATAA
PCBranchIn[8] => PCBranchOut.DATAA
PCBranchIn[9] => PCBranchOut.DATAA
PCBranchIn[10] => PCBranchOut.DATAA
PCBranchIn[11] => PCBranchOut.DATAA
PCBranchIn[12] => PCBranchOut.DATAA
PCBranchIn[13] => PCBranchOut.DATAA
PCBranchIn[14] => PCBranchOut.DATAA
PCBranchIn[15] => PCBranchOut.DATAA
PCBranchIn[16] => PCBranchOut.DATAA
PCBranchIn[17] => PCBranchOut.DATAA
PCBranchIn[18] => PCBranchOut.DATAA
PCBranchIn[19] => PCBranchOut.DATAA
PCBranchIn[20] => PCBranchOut.DATAA
PCBranchIn[21] => PCBranchOut.DATAA
PCBranchIn[22] => PCBranchOut.DATAA
PCBranchIn[23] => PCBranchOut.DATAA
PCBranchIn[24] => PCBranchOut.DATAA
PCBranchIn[25] => PCBranchOut.DATAA
PCBranchIn[26] => PCBranchOut.DATAA
PCBranchIn[27] => PCBranchOut.DATAA
PCBranchIn[28] => PCBranchOut.DATAA
PCBranchIn[29] => PCBranchOut.DATAA
PCBranchIn[30] => PCBranchOut.DATAA
PCBranchIn[31] => PCBranchOut.DATAA
ALUResultIn[0] => ALUResultOut.DATAA
ALUResultIn[1] => ALUResultOut.DATAA
ALUResultIn[2] => ALUResultOut.DATAA
ALUResultIn[3] => ALUResultOut.DATAA
ALUResultIn[4] => ALUResultOut.DATAA
ALUResultIn[5] => ALUResultOut.DATAA
ALUResultIn[6] => ALUResultOut.DATAA
ALUResultIn[7] => ALUResultOut.DATAA
ALUResultIn[8] => ALUResultOut.DATAA
ALUResultIn[9] => ALUResultOut.DATAA
ALUResultIn[10] => ALUResultOut.DATAA
ALUResultIn[11] => ALUResultOut.DATAA
ALUResultIn[12] => ALUResultOut.DATAA
ALUResultIn[13] => ALUResultOut.DATAA
ALUResultIn[14] => ALUResultOut.DATAA
ALUResultIn[15] => ALUResultOut.DATAA
ALUResultIn[16] => ALUResultOut.DATAA
ALUResultIn[17] => ALUResultOut.DATAA
ALUResultIn[18] => ALUResultOut.DATAA
ALUResultIn[19] => ALUResultOut.DATAA
ALUResultIn[20] => ALUResultOut.DATAA
ALUResultIn[21] => ALUResultOut.DATAA
ALUResultIn[22] => ALUResultOut.DATAA
ALUResultIn[23] => ALUResultOut.DATAA
ALUResultIn[24] => ALUResultOut.DATAA
ALUResultIn[25] => ALUResultOut.DATAA
ALUResultIn[26] => ALUResultOut.DATAA
ALUResultIn[27] => ALUResultOut.DATAA
ALUResultIn[28] => ALUResultOut.DATAA
ALUResultIn[29] => ALUResultOut.DATAA
ALUResultIn[30] => ALUResultOut.DATAA
ALUResultIn[31] => ALUResultOut.DATAA
wdataMIn[0] => wdataMOut.DATAA
wdataMIn[1] => wdataMOut.DATAA
wdataMIn[2] => wdataMOut.DATAA
wdataMIn[3] => wdataMOut.DATAA
wdataMIn[4] => wdataMOut.DATAA
wdataMIn[5] => wdataMOut.DATAA
wdataMIn[6] => wdataMOut.DATAA
wdataMIn[7] => wdataMOut.DATAA
wdataMIn[8] => wdataMOut.DATAA
wdataMIn[9] => wdataMOut.DATAA
wdataMIn[10] => wdataMOut.DATAA
wdataMIn[11] => wdataMOut.DATAA
wdataMIn[12] => wdataMOut.DATAA
wdataMIn[13] => wdataMOut.DATAA
wdataMIn[14] => wdataMOut.DATAA
wdataMIn[15] => wdataMOut.DATAA
wdataMIn[16] => wdataMOut.DATAA
wdataMIn[17] => wdataMOut.DATAA
wdataMIn[18] => wdataMOut.DATAA
wdataMIn[19] => wdataMOut.DATAA
wdataMIn[20] => wdataMOut.DATAA
wdataMIn[21] => wdataMOut.DATAA
wdataMIn[22] => wdataMOut.DATAA
wdataMIn[23] => wdataMOut.DATAA
wdataMIn[24] => wdataMOut.DATAA
wdataMIn[25] => wdataMOut.DATAA
wdataMIn[26] => wdataMOut.DATAA
wdataMIn[27] => wdataMOut.DATAA
wdataMIn[28] => wdataMOut.DATAA
wdataMIn[29] => wdataMOut.DATAA
wdataMIn[30] => wdataMOut.DATAA
wdataMIn[31] => wdataMOut.DATAA
waddrIn[0] => waddrOut.DATAA
waddrIn[1] => waddrOut.DATAA
waddrIn[2] => waddrOut.DATAA
waddrIn[3] => waddrOut.DATAA
PCSrcIn => PCSrcOut.DATAA
RegWriteIn => RegWriteOut.DATAA
MemWriteIn => MemWriteOut.DATAA
MemtoRegIn => MemtoRegOut.DATAA
RegSrcIn => RegSrcOut.DATAA
memreadIn => memreadOut.DATAA
PCBranchOut[0] <= PCBranchOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[1] <= PCBranchOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[2] <= PCBranchOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[3] <= PCBranchOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[4] <= PCBranchOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[5] <= PCBranchOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[6] <= PCBranchOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[7] <= PCBranchOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[8] <= PCBranchOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[9] <= PCBranchOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[10] <= PCBranchOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[11] <= PCBranchOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[12] <= PCBranchOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[13] <= PCBranchOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[14] <= PCBranchOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[15] <= PCBranchOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[16] <= PCBranchOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[17] <= PCBranchOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[18] <= PCBranchOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[19] <= PCBranchOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[20] <= PCBranchOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[21] <= PCBranchOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[22] <= PCBranchOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[23] <= PCBranchOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[24] <= PCBranchOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[25] <= PCBranchOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[26] <= PCBranchOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[27] <= PCBranchOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[28] <= PCBranchOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[29] <= PCBranchOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[30] <= PCBranchOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCBranchOut[31] <= PCBranchOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[0] <= ALUResultOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[1] <= ALUResultOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[2] <= ALUResultOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[3] <= ALUResultOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[4] <= ALUResultOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[5] <= ALUResultOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[6] <= ALUResultOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[7] <= ALUResultOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[8] <= ALUResultOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[9] <= ALUResultOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[10] <= ALUResultOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[11] <= ALUResultOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[12] <= ALUResultOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[13] <= ALUResultOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[14] <= ALUResultOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[15] <= ALUResultOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[16] <= ALUResultOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[17] <= ALUResultOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[18] <= ALUResultOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[19] <= ALUResultOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[20] <= ALUResultOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[21] <= ALUResultOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[22] <= ALUResultOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[23] <= ALUResultOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[24] <= ALUResultOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[25] <= ALUResultOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[26] <= ALUResultOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[27] <= ALUResultOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[28] <= ALUResultOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[29] <= ALUResultOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[30] <= ALUResultOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[31] <= ALUResultOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[0] <= wdataMOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[1] <= wdataMOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[2] <= wdataMOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[3] <= wdataMOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[4] <= wdataMOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[5] <= wdataMOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[6] <= wdataMOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[7] <= wdataMOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[8] <= wdataMOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[9] <= wdataMOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[10] <= wdataMOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[11] <= wdataMOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[12] <= wdataMOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[13] <= wdataMOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[14] <= wdataMOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[15] <= wdataMOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[16] <= wdataMOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[17] <= wdataMOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[18] <= wdataMOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[19] <= wdataMOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[20] <= wdataMOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[21] <= wdataMOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[22] <= wdataMOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[23] <= wdataMOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[24] <= wdataMOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[25] <= wdataMOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[26] <= wdataMOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[27] <= wdataMOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[28] <= wdataMOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[29] <= wdataMOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[30] <= wdataMOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdataMOut[31] <= wdataMOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[0] <= waddrOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[1] <= waddrOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[2] <= waddrOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[3] <= waddrOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[0] <= memaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[1] <= memaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[2] <= memaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[3] <= memaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[4] <= memaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[5] <= memaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[6] <= memaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[7] <= memaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[8] <= memaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[9] <= memaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[10] <= memaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[11] <= memaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[12] <= memaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[13] <= memaddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[14] <= memaddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[15] <= memaddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[16] <= memaddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[17] <= memaddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[18] <= memaddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[19] <= memaddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[20] <= memaddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[21] <= memaddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[22] <= memaddr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[23] <= memaddr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[24] <= memaddr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[25] <= memaddr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[26] <= memaddr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[27] <= memaddr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[28] <= memaddr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[29] <= memaddr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[30] <= memaddr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memaddr[31] <= memaddr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCSrcOut <= PCSrcOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteOut <= RegWriteOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteOut <= MemWriteOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegOut <= MemtoRegOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegSrcOut <= RegSrcOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
memreadOut <= memreadOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|MEM_stage:_MEM_stage
RegWriteIn => RegWriteOut.DATAIN
MemtoRegIn => MemtoRegOut.DATAIN
RegSrcIn => RegSrcOut.DATAIN
ALUResultIn[0] => ALUResultOut[0].DATAIN
ALUResultIn[1] => ALUResultOut[1].DATAIN
ALUResultIn[2] => ALUResultOut[2].DATAIN
ALUResultIn[3] => ALUResultOut[3].DATAIN
ALUResultIn[4] => ALUResultOut[4].DATAIN
ALUResultIn[5] => ALUResultOut[5].DATAIN
ALUResultIn[6] => ALUResultOut[6].DATAIN
ALUResultIn[7] => ALUResultOut[7].DATAIN
ALUResultIn[8] => ALUResultOut[8].DATAIN
ALUResultIn[9] => ALUResultOut[9].DATAIN
ALUResultIn[10] => ALUResultOut[10].DATAIN
ALUResultIn[11] => ALUResultOut[11].DATAIN
ALUResultIn[12] => ALUResultOut[12].DATAIN
ALUResultIn[13] => ALUResultOut[13].DATAIN
ALUResultIn[14] => ALUResultOut[14].DATAIN
ALUResultIn[15] => ALUResultOut[15].DATAIN
ALUResultIn[16] => ALUResultOut[16].DATAIN
ALUResultIn[17] => ALUResultOut[17].DATAIN
ALUResultIn[18] => ALUResultOut[18].DATAIN
ALUResultIn[19] => ALUResultOut[19].DATAIN
ALUResultIn[20] => ALUResultOut[20].DATAIN
ALUResultIn[21] => ALUResultOut[21].DATAIN
ALUResultIn[22] => ALUResultOut[22].DATAIN
ALUResultIn[23] => ALUResultOut[23].DATAIN
ALUResultIn[24] => ALUResultOut[24].DATAIN
ALUResultIn[25] => ALUResultOut[25].DATAIN
ALUResultIn[26] => ALUResultOut[26].DATAIN
ALUResultIn[27] => ALUResultOut[27].DATAIN
ALUResultIn[28] => ALUResultOut[28].DATAIN
ALUResultIn[29] => ALUResultOut[29].DATAIN
ALUResultIn[30] => ALUResultOut[30].DATAIN
ALUResultIn[31] => ALUResultOut[31].DATAIN
waddrIn[0] => waddrOut[0].DATAIN
waddrIn[1] => waddrOut[1].DATAIN
waddrIn[2] => waddrOut[2].DATAIN
waddrIn[3] => waddrOut[3].DATAIN
ALUResultOut[0] <= ALUResultIn[0].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[1] <= ALUResultIn[1].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[2] <= ALUResultIn[2].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[3] <= ALUResultIn[3].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[4] <= ALUResultIn[4].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[5] <= ALUResultIn[5].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[6] <= ALUResultIn[6].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[7] <= ALUResultIn[7].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[8] <= ALUResultIn[8].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[9] <= ALUResultIn[9].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[10] <= ALUResultIn[10].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[11] <= ALUResultIn[11].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[12] <= ALUResultIn[12].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[13] <= ALUResultIn[13].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[14] <= ALUResultIn[14].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[15] <= ALUResultIn[15].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[16] <= ALUResultIn[16].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[17] <= ALUResultIn[17].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[18] <= ALUResultIn[18].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[19] <= ALUResultIn[19].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[20] <= ALUResultIn[20].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[21] <= ALUResultIn[21].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[22] <= ALUResultIn[22].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[23] <= ALUResultIn[23].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[24] <= ALUResultIn[24].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[25] <= ALUResultIn[25].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[26] <= ALUResultIn[26].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[27] <= ALUResultIn[27].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[28] <= ALUResultIn[28].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[29] <= ALUResultIn[29].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[30] <= ALUResultIn[30].DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[31] <= ALUResultIn[31].DB_MAX_OUTPUT_PORT_TYPE
waddrOut[0] <= waddrIn[0].DB_MAX_OUTPUT_PORT_TYPE
waddrOut[1] <= waddrIn[1].DB_MAX_OUTPUT_PORT_TYPE
waddrOut[2] <= waddrIn[2].DB_MAX_OUTPUT_PORT_TYPE
waddrOut[3] <= waddrIn[3].DB_MAX_OUTPUT_PORT_TYPE
RegSrcOut <= RegSrcIn.DB_MAX_OUTPUT_PORT_TYPE
RegWriteOut <= RegWriteIn.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegOut <= MemtoRegIn.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|MEM_WB_Register:_MEM_WB_Register
clk => RegSrcOut~reg0.CLK
clk => RegWriteOut~reg0.CLK
clk => MemtoRegOut~reg0.CLK
clk => waddrOut[0]~reg0.CLK
clk => waddrOut[1]~reg0.CLK
clk => waddrOut[2]~reg0.CLK
clk => waddrOut[3]~reg0.CLK
clk => ALUResultOut[0]~reg0.CLK
clk => ALUResultOut[1]~reg0.CLK
clk => ALUResultOut[2]~reg0.CLK
clk => ALUResultOut[3]~reg0.CLK
clk => ALUResultOut[4]~reg0.CLK
clk => ALUResultOut[5]~reg0.CLK
clk => ALUResultOut[6]~reg0.CLK
clk => ALUResultOut[7]~reg0.CLK
clk => ALUResultOut[8]~reg0.CLK
clk => ALUResultOut[9]~reg0.CLK
clk => ALUResultOut[10]~reg0.CLK
clk => ALUResultOut[11]~reg0.CLK
clk => ALUResultOut[12]~reg0.CLK
clk => ALUResultOut[13]~reg0.CLK
clk => ALUResultOut[14]~reg0.CLK
clk => ALUResultOut[15]~reg0.CLK
clk => ALUResultOut[16]~reg0.CLK
clk => ALUResultOut[17]~reg0.CLK
clk => ALUResultOut[18]~reg0.CLK
clk => ALUResultOut[19]~reg0.CLK
clk => ALUResultOut[20]~reg0.CLK
clk => ALUResultOut[21]~reg0.CLK
clk => ALUResultOut[22]~reg0.CLK
clk => ALUResultOut[23]~reg0.CLK
clk => ALUResultOut[24]~reg0.CLK
clk => ALUResultOut[25]~reg0.CLK
clk => ALUResultOut[26]~reg0.CLK
clk => ALUResultOut[27]~reg0.CLK
clk => ALUResultOut[28]~reg0.CLK
clk => ALUResultOut[29]~reg0.CLK
clk => ALUResultOut[30]~reg0.CLK
clk => ALUResultOut[31]~reg0.CLK
clk => readdataOut[0]~reg0.CLK
clk => readdataOut[1]~reg0.CLK
clk => readdataOut[2]~reg0.CLK
clk => readdataOut[3]~reg0.CLK
clk => readdataOut[4]~reg0.CLK
clk => readdataOut[5]~reg0.CLK
clk => readdataOut[6]~reg0.CLK
clk => readdataOut[7]~reg0.CLK
clk => readdataOut[8]~reg0.CLK
clk => readdataOut[9]~reg0.CLK
clk => readdataOut[10]~reg0.CLK
clk => readdataOut[11]~reg0.CLK
clk => readdataOut[12]~reg0.CLK
clk => readdataOut[13]~reg0.CLK
clk => readdataOut[14]~reg0.CLK
clk => readdataOut[15]~reg0.CLK
clk => readdataOut[16]~reg0.CLK
clk => readdataOut[17]~reg0.CLK
clk => readdataOut[18]~reg0.CLK
clk => readdataOut[19]~reg0.CLK
clk => readdataOut[20]~reg0.CLK
clk => readdataOut[21]~reg0.CLK
clk => readdataOut[22]~reg0.CLK
clk => readdataOut[23]~reg0.CLK
clk => readdataOut[24]~reg0.CLK
clk => readdataOut[25]~reg0.CLK
clk => readdataOut[26]~reg0.CLK
clk => readdataOut[27]~reg0.CLK
clk => readdataOut[28]~reg0.CLK
clk => readdataOut[29]~reg0.CLK
clk => readdataOut[30]~reg0.CLK
clk => readdataOut[31]~reg0.CLK
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => readdataOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => ALUResultOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => waddrOut.OUTPUTSELECT
reset => MemtoRegOut.OUTPUTSELECT
reset => RegWriteOut.OUTPUTSELECT
reset => RegSrcOut.OUTPUTSELECT
RegSrcIn => RegSrcOut.DATAA
MemtoRegIn => MemtoRegOut.DATAA
RegWriteIn => RegWriteOut.DATAA
readdataIn[0] => readdataOut.DATAA
readdataIn[1] => readdataOut.DATAA
readdataIn[2] => readdataOut.DATAA
readdataIn[3] => readdataOut.DATAA
readdataIn[4] => readdataOut.DATAA
readdataIn[5] => readdataOut.DATAA
readdataIn[6] => readdataOut.DATAA
readdataIn[7] => readdataOut.DATAA
readdataIn[8] => readdataOut.DATAA
readdataIn[9] => readdataOut.DATAA
readdataIn[10] => readdataOut.DATAA
readdataIn[11] => readdataOut.DATAA
readdataIn[12] => readdataOut.DATAA
readdataIn[13] => readdataOut.DATAA
readdataIn[14] => readdataOut.DATAA
readdataIn[15] => readdataOut.DATAA
readdataIn[16] => readdataOut.DATAA
readdataIn[17] => readdataOut.DATAA
readdataIn[18] => readdataOut.DATAA
readdataIn[19] => readdataOut.DATAA
readdataIn[20] => readdataOut.DATAA
readdataIn[21] => readdataOut.DATAA
readdataIn[22] => readdataOut.DATAA
readdataIn[23] => readdataOut.DATAA
readdataIn[24] => readdataOut.DATAA
readdataIn[25] => readdataOut.DATAA
readdataIn[26] => readdataOut.DATAA
readdataIn[27] => readdataOut.DATAA
readdataIn[28] => readdataOut.DATAA
readdataIn[29] => readdataOut.DATAA
readdataIn[30] => readdataOut.DATAA
readdataIn[31] => readdataOut.DATAA
ALUResultIn[0] => ALUResultOut.DATAA
ALUResultIn[1] => ALUResultOut.DATAA
ALUResultIn[2] => ALUResultOut.DATAA
ALUResultIn[3] => ALUResultOut.DATAA
ALUResultIn[4] => ALUResultOut.DATAA
ALUResultIn[5] => ALUResultOut.DATAA
ALUResultIn[6] => ALUResultOut.DATAA
ALUResultIn[7] => ALUResultOut.DATAA
ALUResultIn[8] => ALUResultOut.DATAA
ALUResultIn[9] => ALUResultOut.DATAA
ALUResultIn[10] => ALUResultOut.DATAA
ALUResultIn[11] => ALUResultOut.DATAA
ALUResultIn[12] => ALUResultOut.DATAA
ALUResultIn[13] => ALUResultOut.DATAA
ALUResultIn[14] => ALUResultOut.DATAA
ALUResultIn[15] => ALUResultOut.DATAA
ALUResultIn[16] => ALUResultOut.DATAA
ALUResultIn[17] => ALUResultOut.DATAA
ALUResultIn[18] => ALUResultOut.DATAA
ALUResultIn[19] => ALUResultOut.DATAA
ALUResultIn[20] => ALUResultOut.DATAA
ALUResultIn[21] => ALUResultOut.DATAA
ALUResultIn[22] => ALUResultOut.DATAA
ALUResultIn[23] => ALUResultOut.DATAA
ALUResultIn[24] => ALUResultOut.DATAA
ALUResultIn[25] => ALUResultOut.DATAA
ALUResultIn[26] => ALUResultOut.DATAA
ALUResultIn[27] => ALUResultOut.DATAA
ALUResultIn[28] => ALUResultOut.DATAA
ALUResultIn[29] => ALUResultOut.DATAA
ALUResultIn[30] => ALUResultOut.DATAA
ALUResultIn[31] => ALUResultOut.DATAA
waddrIn[0] => waddrOut.DATAA
waddrIn[1] => waddrOut.DATAA
waddrIn[2] => waddrOut.DATAA
waddrIn[3] => waddrOut.DATAA
readdataOut[0] <= readdataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[1] <= readdataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[2] <= readdataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[3] <= readdataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[4] <= readdataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[5] <= readdataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[6] <= readdataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[7] <= readdataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[8] <= readdataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[9] <= readdataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[10] <= readdataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[11] <= readdataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[12] <= readdataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[13] <= readdataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[14] <= readdataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[15] <= readdataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[16] <= readdataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[17] <= readdataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[18] <= readdataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[19] <= readdataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[20] <= readdataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[21] <= readdataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[22] <= readdataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[23] <= readdataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[24] <= readdataOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[25] <= readdataOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[26] <= readdataOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[27] <= readdataOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[28] <= readdataOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[29] <= readdataOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[30] <= readdataOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdataOut[31] <= readdataOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[0] <= ALUResultOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[1] <= ALUResultOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[2] <= ALUResultOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[3] <= ALUResultOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[4] <= ALUResultOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[5] <= ALUResultOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[6] <= ALUResultOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[7] <= ALUResultOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[8] <= ALUResultOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[9] <= ALUResultOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[10] <= ALUResultOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[11] <= ALUResultOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[12] <= ALUResultOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[13] <= ALUResultOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[14] <= ALUResultOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[15] <= ALUResultOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[16] <= ALUResultOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[17] <= ALUResultOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[18] <= ALUResultOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[19] <= ALUResultOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[20] <= ALUResultOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[21] <= ALUResultOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[22] <= ALUResultOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[23] <= ALUResultOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[24] <= ALUResultOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[25] <= ALUResultOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[26] <= ALUResultOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[27] <= ALUResultOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[28] <= ALUResultOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[29] <= ALUResultOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[30] <= ALUResultOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUResultOut[31] <= ALUResultOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[0] <= waddrOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[1] <= waddrOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[2] <= waddrOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
waddrOut[3] <= waddrOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegOut <= MemtoRegOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteOut <= RegWriteOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegSrcOut <= RegSrcOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|armreduced:arm_cpu|WB_stage:_WB_stage
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
MemtoReg => Result.OUTPUTSELECT
readata[0] => Result.DATAA
readata[1] => Result.DATAA
readata[2] => Result.DATAA
readata[3] => Result.DATAA
readata[4] => Result.DATAA
readata[5] => Result.DATAA
readata[6] => Result.DATAA
readata[7] => Result.DATAA
readata[8] => Result.DATAA
readata[9] => Result.DATAA
readata[10] => Result.DATAA
readata[11] => Result.DATAA
readata[12] => Result.DATAA
readata[13] => Result.DATAA
readata[14] => Result.DATAA
readata[15] => Result.DATAA
readata[16] => Result.DATAA
readata[17] => Result.DATAA
readata[18] => Result.DATAA
readata[19] => Result.DATAA
readata[20] => Result.DATAA
readata[21] => Result.DATAA
readata[22] => Result.DATAA
readata[23] => Result.DATAA
readata[24] => Result.DATAA
readata[25] => Result.DATAA
readata[26] => Result.DATAA
readata[27] => Result.DATAA
readata[28] => Result.DATAA
readata[29] => Result.DATAA
readata[30] => Result.DATAA
readata[31] => Result.DATAA
ALUResult[0] => Result.DATAB
ALUResult[1] => Result.DATAB
ALUResult[2] => Result.DATAB
ALUResult[3] => Result.DATAB
ALUResult[4] => Result.DATAB
ALUResult[5] => Result.DATAB
ALUResult[6] => Result.DATAB
ALUResult[7] => Result.DATAB
ALUResult[8] => Result.DATAB
ALUResult[9] => Result.DATAB
ALUResult[10] => Result.DATAB
ALUResult[11] => Result.DATAB
ALUResult[12] => Result.DATAB
ALUResult[13] => Result.DATAB
ALUResult[14] => Result.DATAB
ALUResult[15] => Result.DATAB
ALUResult[16] => Result.DATAB
ALUResult[17] => Result.DATAB
ALUResult[18] => Result.DATAB
ALUResult[19] => Result.DATAB
ALUResult[20] => Result.DATAB
ALUResult[21] => Result.DATAB
ALUResult[22] => Result.DATAB
ALUResult[23] => Result.DATAB
ALUResult[24] => Result.DATAB
ALUResult[25] => Result.DATAB
ALUResult[26] => Result.DATAB
ALUResult[27] => Result.DATAB
ALUResult[28] => Result.DATAB
ALUResult[29] => Result.DATAB
ALUResult[30] => Result.DATAB
ALUResult[31] => Result.DATAB
Result[0] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Result.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Result.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|ram2port_inst_data:Inst_Data_Mem
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
byteena_b[0] => byteena_b[0].IN1
byteena_b[1] => byteena_b[1].IN1
byteena_b[2] => byteena_b[2].IN1
byteena_b[3] => byteena_b[3].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
enable_a => enable_a.IN1
enable_b => enable_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
wren_a => altsyncram_i9b2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_i9b2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i9b2:auto_generated.data_a[0]
data_a[1] => altsyncram_i9b2:auto_generated.data_a[1]
data_a[2] => altsyncram_i9b2:auto_generated.data_a[2]
data_a[3] => altsyncram_i9b2:auto_generated.data_a[3]
data_a[4] => altsyncram_i9b2:auto_generated.data_a[4]
data_a[5] => altsyncram_i9b2:auto_generated.data_a[5]
data_a[6] => altsyncram_i9b2:auto_generated.data_a[6]
data_a[7] => altsyncram_i9b2:auto_generated.data_a[7]
data_a[8] => altsyncram_i9b2:auto_generated.data_a[8]
data_a[9] => altsyncram_i9b2:auto_generated.data_a[9]
data_a[10] => altsyncram_i9b2:auto_generated.data_a[10]
data_a[11] => altsyncram_i9b2:auto_generated.data_a[11]
data_a[12] => altsyncram_i9b2:auto_generated.data_a[12]
data_a[13] => altsyncram_i9b2:auto_generated.data_a[13]
data_a[14] => altsyncram_i9b2:auto_generated.data_a[14]
data_a[15] => altsyncram_i9b2:auto_generated.data_a[15]
data_a[16] => altsyncram_i9b2:auto_generated.data_a[16]
data_a[17] => altsyncram_i9b2:auto_generated.data_a[17]
data_a[18] => altsyncram_i9b2:auto_generated.data_a[18]
data_a[19] => altsyncram_i9b2:auto_generated.data_a[19]
data_a[20] => altsyncram_i9b2:auto_generated.data_a[20]
data_a[21] => altsyncram_i9b2:auto_generated.data_a[21]
data_a[22] => altsyncram_i9b2:auto_generated.data_a[22]
data_a[23] => altsyncram_i9b2:auto_generated.data_a[23]
data_a[24] => altsyncram_i9b2:auto_generated.data_a[24]
data_a[25] => altsyncram_i9b2:auto_generated.data_a[25]
data_a[26] => altsyncram_i9b2:auto_generated.data_a[26]
data_a[27] => altsyncram_i9b2:auto_generated.data_a[27]
data_a[28] => altsyncram_i9b2:auto_generated.data_a[28]
data_a[29] => altsyncram_i9b2:auto_generated.data_a[29]
data_a[30] => altsyncram_i9b2:auto_generated.data_a[30]
data_a[31] => altsyncram_i9b2:auto_generated.data_a[31]
data_b[0] => altsyncram_i9b2:auto_generated.data_b[0]
data_b[1] => altsyncram_i9b2:auto_generated.data_b[1]
data_b[2] => altsyncram_i9b2:auto_generated.data_b[2]
data_b[3] => altsyncram_i9b2:auto_generated.data_b[3]
data_b[4] => altsyncram_i9b2:auto_generated.data_b[4]
data_b[5] => altsyncram_i9b2:auto_generated.data_b[5]
data_b[6] => altsyncram_i9b2:auto_generated.data_b[6]
data_b[7] => altsyncram_i9b2:auto_generated.data_b[7]
data_b[8] => altsyncram_i9b2:auto_generated.data_b[8]
data_b[9] => altsyncram_i9b2:auto_generated.data_b[9]
data_b[10] => altsyncram_i9b2:auto_generated.data_b[10]
data_b[11] => altsyncram_i9b2:auto_generated.data_b[11]
data_b[12] => altsyncram_i9b2:auto_generated.data_b[12]
data_b[13] => altsyncram_i9b2:auto_generated.data_b[13]
data_b[14] => altsyncram_i9b2:auto_generated.data_b[14]
data_b[15] => altsyncram_i9b2:auto_generated.data_b[15]
data_b[16] => altsyncram_i9b2:auto_generated.data_b[16]
data_b[17] => altsyncram_i9b2:auto_generated.data_b[17]
data_b[18] => altsyncram_i9b2:auto_generated.data_b[18]
data_b[19] => altsyncram_i9b2:auto_generated.data_b[19]
data_b[20] => altsyncram_i9b2:auto_generated.data_b[20]
data_b[21] => altsyncram_i9b2:auto_generated.data_b[21]
data_b[22] => altsyncram_i9b2:auto_generated.data_b[22]
data_b[23] => altsyncram_i9b2:auto_generated.data_b[23]
data_b[24] => altsyncram_i9b2:auto_generated.data_b[24]
data_b[25] => altsyncram_i9b2:auto_generated.data_b[25]
data_b[26] => altsyncram_i9b2:auto_generated.data_b[26]
data_b[27] => altsyncram_i9b2:auto_generated.data_b[27]
data_b[28] => altsyncram_i9b2:auto_generated.data_b[28]
data_b[29] => altsyncram_i9b2:auto_generated.data_b[29]
data_b[30] => altsyncram_i9b2:auto_generated.data_b[30]
data_b[31] => altsyncram_i9b2:auto_generated.data_b[31]
address_a[0] => altsyncram_i9b2:auto_generated.address_a[0]
address_a[1] => altsyncram_i9b2:auto_generated.address_a[1]
address_a[2] => altsyncram_i9b2:auto_generated.address_a[2]
address_a[3] => altsyncram_i9b2:auto_generated.address_a[3]
address_a[4] => altsyncram_i9b2:auto_generated.address_a[4]
address_a[5] => altsyncram_i9b2:auto_generated.address_a[5]
address_a[6] => altsyncram_i9b2:auto_generated.address_a[6]
address_a[7] => altsyncram_i9b2:auto_generated.address_a[7]
address_a[8] => altsyncram_i9b2:auto_generated.address_a[8]
address_a[9] => altsyncram_i9b2:auto_generated.address_a[9]
address_a[10] => altsyncram_i9b2:auto_generated.address_a[10]
address_b[0] => altsyncram_i9b2:auto_generated.address_b[0]
address_b[1] => altsyncram_i9b2:auto_generated.address_b[1]
address_b[2] => altsyncram_i9b2:auto_generated.address_b[2]
address_b[3] => altsyncram_i9b2:auto_generated.address_b[3]
address_b[4] => altsyncram_i9b2:auto_generated.address_b[4]
address_b[5] => altsyncram_i9b2:auto_generated.address_b[5]
address_b[6] => altsyncram_i9b2:auto_generated.address_b[6]
address_b[7] => altsyncram_i9b2:auto_generated.address_b[7]
address_b[8] => altsyncram_i9b2:auto_generated.address_b[8]
address_b[9] => altsyncram_i9b2:auto_generated.address_b[9]
address_b[10] => altsyncram_i9b2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i9b2:auto_generated.clock0
clock1 => altsyncram_i9b2:auto_generated.clock1
clocken0 => altsyncram_i9b2:auto_generated.clocken0
clocken1 => altsyncram_i9b2:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => altsyncram_i9b2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_i9b2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_i9b2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_i9b2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_i9b2:auto_generated.q_a[0]
q_a[1] <= altsyncram_i9b2:auto_generated.q_a[1]
q_a[2] <= altsyncram_i9b2:auto_generated.q_a[2]
q_a[3] <= altsyncram_i9b2:auto_generated.q_a[3]
q_a[4] <= altsyncram_i9b2:auto_generated.q_a[4]
q_a[5] <= altsyncram_i9b2:auto_generated.q_a[5]
q_a[6] <= altsyncram_i9b2:auto_generated.q_a[6]
q_a[7] <= altsyncram_i9b2:auto_generated.q_a[7]
q_a[8] <= altsyncram_i9b2:auto_generated.q_a[8]
q_a[9] <= altsyncram_i9b2:auto_generated.q_a[9]
q_a[10] <= altsyncram_i9b2:auto_generated.q_a[10]
q_a[11] <= altsyncram_i9b2:auto_generated.q_a[11]
q_a[12] <= altsyncram_i9b2:auto_generated.q_a[12]
q_a[13] <= altsyncram_i9b2:auto_generated.q_a[13]
q_a[14] <= altsyncram_i9b2:auto_generated.q_a[14]
q_a[15] <= altsyncram_i9b2:auto_generated.q_a[15]
q_a[16] <= altsyncram_i9b2:auto_generated.q_a[16]
q_a[17] <= altsyncram_i9b2:auto_generated.q_a[17]
q_a[18] <= altsyncram_i9b2:auto_generated.q_a[18]
q_a[19] <= altsyncram_i9b2:auto_generated.q_a[19]
q_a[20] <= altsyncram_i9b2:auto_generated.q_a[20]
q_a[21] <= altsyncram_i9b2:auto_generated.q_a[21]
q_a[22] <= altsyncram_i9b2:auto_generated.q_a[22]
q_a[23] <= altsyncram_i9b2:auto_generated.q_a[23]
q_a[24] <= altsyncram_i9b2:auto_generated.q_a[24]
q_a[25] <= altsyncram_i9b2:auto_generated.q_a[25]
q_a[26] <= altsyncram_i9b2:auto_generated.q_a[26]
q_a[27] <= altsyncram_i9b2:auto_generated.q_a[27]
q_a[28] <= altsyncram_i9b2:auto_generated.q_a[28]
q_a[29] <= altsyncram_i9b2:auto_generated.q_a[29]
q_a[30] <= altsyncram_i9b2:auto_generated.q_a[30]
q_a[31] <= altsyncram_i9b2:auto_generated.q_a[31]
q_b[0] <= altsyncram_i9b2:auto_generated.q_b[0]
q_b[1] <= altsyncram_i9b2:auto_generated.q_b[1]
q_b[2] <= altsyncram_i9b2:auto_generated.q_b[2]
q_b[3] <= altsyncram_i9b2:auto_generated.q_b[3]
q_b[4] <= altsyncram_i9b2:auto_generated.q_b[4]
q_b[5] <= altsyncram_i9b2:auto_generated.q_b[5]
q_b[6] <= altsyncram_i9b2:auto_generated.q_b[6]
q_b[7] <= altsyncram_i9b2:auto_generated.q_b[7]
q_b[8] <= altsyncram_i9b2:auto_generated.q_b[8]
q_b[9] <= altsyncram_i9b2:auto_generated.q_b[9]
q_b[10] <= altsyncram_i9b2:auto_generated.q_b[10]
q_b[11] <= altsyncram_i9b2:auto_generated.q_b[11]
q_b[12] <= altsyncram_i9b2:auto_generated.q_b[12]
q_b[13] <= altsyncram_i9b2:auto_generated.q_b[13]
q_b[14] <= altsyncram_i9b2:auto_generated.q_b[14]
q_b[15] <= altsyncram_i9b2:auto_generated.q_b[15]
q_b[16] <= altsyncram_i9b2:auto_generated.q_b[16]
q_b[17] <= altsyncram_i9b2:auto_generated.q_b[17]
q_b[18] <= altsyncram_i9b2:auto_generated.q_b[18]
q_b[19] <= altsyncram_i9b2:auto_generated.q_b[19]
q_b[20] <= altsyncram_i9b2:auto_generated.q_b[20]
q_b[21] <= altsyncram_i9b2:auto_generated.q_b[21]
q_b[22] <= altsyncram_i9b2:auto_generated.q_b[22]
q_b[23] <= altsyncram_i9b2:auto_generated.q_b[23]
q_b[24] <= altsyncram_i9b2:auto_generated.q_b[24]
q_b[25] <= altsyncram_i9b2:auto_generated.q_b[25]
q_b[26] <= altsyncram_i9b2:auto_generated.q_b[26]
q_b[27] <= altsyncram_i9b2:auto_generated.q_b[27]
q_b[28] <= altsyncram_i9b2:auto_generated.q_b[28]
q_b[29] <= altsyncram_i9b2:auto_generated.q_b[29]
q_b[30] <= altsyncram_i9b2:auto_generated.q_b[30]
q_b[31] <= altsyncram_i9b2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ARM_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|ARM_System|Addr_Decoder:Decoder
Addr[0] => ~NO_FANOUT~
Addr[1] => ~NO_FANOUT~
Addr[2] => ~NO_FANOUT~
Addr[3] => ~NO_FANOUT~
Addr[4] => ~NO_FANOUT~
Addr[5] => ~NO_FANOUT~
Addr[6] => ~NO_FANOUT~
Addr[7] => ~NO_FANOUT~
Addr[8] => ~NO_FANOUT~
Addr[9] => ~NO_FANOUT~
Addr[10] => ~NO_FANOUT~
Addr[11] => ~NO_FANOUT~
Addr[12] => Equal1.IN19
Addr[12] => Equal2.IN16
Addr[12] => Equal3.IN19
Addr[13] => Equal0.IN18
Addr[13] => Equal1.IN18
Addr[13] => Equal2.IN19
Addr[13] => Equal3.IN16
Addr[14] => Equal0.IN17
Addr[14] => Equal1.IN17
Addr[14] => Equal2.IN18
Addr[14] => Equal3.IN18
Addr[15] => Equal0.IN16
Addr[15] => Equal1.IN16
Addr[15] => Equal2.IN17
Addr[15] => Equal3.IN17
Addr[16] => Equal0.IN15
Addr[16] => Equal1.IN15
Addr[16] => Equal2.IN15
Addr[16] => Equal3.IN15
Addr[17] => Equal0.IN14
Addr[17] => Equal1.IN14
Addr[17] => Equal2.IN14
Addr[17] => Equal3.IN14
Addr[18] => Equal0.IN13
Addr[18] => Equal1.IN13
Addr[18] => Equal2.IN13
Addr[18] => Equal3.IN13
Addr[19] => Equal0.IN12
Addr[19] => Equal1.IN12
Addr[19] => Equal2.IN12
Addr[19] => Equal3.IN12
Addr[20] => Equal0.IN11
Addr[20] => Equal1.IN11
Addr[20] => Equal2.IN11
Addr[20] => Equal3.IN11
Addr[21] => Equal0.IN10
Addr[21] => Equal1.IN10
Addr[21] => Equal2.IN10
Addr[21] => Equal3.IN10
Addr[22] => Equal0.IN9
Addr[22] => Equal1.IN9
Addr[22] => Equal2.IN9
Addr[22] => Equal3.IN9
Addr[23] => Equal0.IN8
Addr[23] => Equal1.IN8
Addr[23] => Equal2.IN8
Addr[23] => Equal3.IN8
Addr[24] => Equal0.IN7
Addr[24] => Equal1.IN7
Addr[24] => Equal2.IN7
Addr[24] => Equal3.IN7
Addr[25] => Equal0.IN6
Addr[25] => Equal1.IN6
Addr[25] => Equal2.IN6
Addr[25] => Equal3.IN6
Addr[26] => Equal0.IN5
Addr[26] => Equal1.IN5
Addr[26] => Equal2.IN5
Addr[26] => Equal3.IN5
Addr[27] => Equal0.IN4
Addr[27] => Equal1.IN4
Addr[27] => Equal2.IN4
Addr[27] => Equal3.IN4
Addr[28] => Equal0.IN3
Addr[28] => Equal1.IN3
Addr[28] => Equal2.IN3
Addr[28] => Equal3.IN3
Addr[29] => Equal0.IN2
Addr[29] => Equal1.IN2
Addr[29] => Equal2.IN2
Addr[29] => Equal3.IN2
Addr[30] => Equal0.IN1
Addr[30] => Equal1.IN1
Addr[30] => Equal2.IN1
Addr[30] => Equal3.IN1
Addr[31] => Equal0.IN0
Addr[31] => Equal1.IN0
Addr[31] => Equal2.IN0
Addr[31] => Equal3.IN0
CS_MEM_N <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
CS_TC_N <= CS_TC_N.DB_MAX_OUTPUT_PORT_TYPE
CS_UART_N <= CS_UART_N.DB_MAX_OUTPUT_PORT_TYPE
CS_GPIO_N <= CS_GPIO_N.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|TimerCounter:Timer
clk => CounterR[0].CLK
clk => CounterR[1].CLK
clk => CounterR[2].CLK
clk => CounterR[3].CLK
clk => CounterR[4].CLK
clk => CounterR[5].CLK
clk => CounterR[6].CLK
clk => CounterR[7].CLK
clk => CounterR[8].CLK
clk => CounterR[9].CLK
clk => CounterR[10].CLK
clk => CounterR[11].CLK
clk => CounterR[12].CLK
clk => CounterR[13].CLK
clk => CounterR[14].CLK
clk => CounterR[15].CLK
clk => CounterR[16].CLK
clk => CounterR[17].CLK
clk => CounterR[18].CLK
clk => CounterR[19].CLK
clk => CounterR[20].CLK
clk => CounterR[21].CLK
clk => CounterR[22].CLK
clk => CounterR[23].CLK
clk => CounterR[24].CLK
clk => CounterR[25].CLK
clk => CounterR[26].CLK
clk => CounterR[27].CLK
clk => CounterR[28].CLK
clk => CounterR[29].CLK
clk => CounterR[30].CLK
clk => CounterR[31].CLK
clk => StatusR[0].CLK
clk => StatusR[1].CLK
clk => StatusR[2].CLK
clk => StatusR[3].CLK
clk => StatusR[4].CLK
clk => StatusR[5].CLK
clk => StatusR[6].CLK
clk => StatusR[7].CLK
clk => StatusR[8].CLK
clk => StatusR[9].CLK
clk => StatusR[10].CLK
clk => StatusR[11].CLK
clk => StatusR[12].CLK
clk => StatusR[13].CLK
clk => StatusR[14].CLK
clk => StatusR[15].CLK
clk => StatusR[16].CLK
clk => StatusR[17].CLK
clk => StatusR[18].CLK
clk => StatusR[19].CLK
clk => StatusR[20].CLK
clk => StatusR[21].CLK
clk => StatusR[22].CLK
clk => StatusR[23].CLK
clk => StatusR[24].CLK
clk => StatusR[25].CLK
clk => StatusR[26].CLK
clk => StatusR[27].CLK
clk => StatusR[28].CLK
clk => StatusR[29].CLK
clk => StatusR[30].CLK
clk => StatusR[31].CLK
clk => CompareR[0].CLK
clk => CompareR[1].CLK
clk => CompareR[2].CLK
clk => CompareR[3].CLK
clk => CompareR[4].CLK
clk => CompareR[5].CLK
clk => CompareR[6].CLK
clk => CompareR[7].CLK
clk => CompareR[8].CLK
clk => CompareR[9].CLK
clk => CompareR[10].CLK
clk => CompareR[11].CLK
clk => CompareR[12].CLK
clk => CompareR[13].CLK
clk => CompareR[14].CLK
clk => CompareR[15].CLK
clk => CompareR[16].CLK
clk => CompareR[17].CLK
clk => CompareR[18].CLK
clk => CompareR[19].CLK
clk => CompareR[20].CLK
clk => CompareR[21].CLK
clk => CompareR[22].CLK
clk => CompareR[23].CLK
clk => CompareR[24].CLK
clk => CompareR[25].CLK
clk => CompareR[26].CLK
clk => CompareR[27].CLK
clk => CompareR[28].CLK
clk => CompareR[29].CLK
clk => CompareR[30].CLK
clk => CompareR[31].CLK
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
clk => DataOut[16]~reg0.CLK
clk => DataOut[17]~reg0.CLK
clk => DataOut[18]~reg0.CLK
clk => DataOut[19]~reg0.CLK
clk => DataOut[20]~reg0.CLK
clk => DataOut[21]~reg0.CLK
clk => DataOut[22]~reg0.CLK
clk => DataOut[23]~reg0.CLK
clk => DataOut[24]~reg0.CLK
clk => DataOut[25]~reg0.CLK
clk => DataOut[26]~reg0.CLK
clk => DataOut[27]~reg0.CLK
clk => DataOut[28]~reg0.CLK
clk => DataOut[29]~reg0.CLK
clk => DataOut[30]~reg0.CLK
clk => DataOut[31]~reg0.CLK
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => CompareR.OUTPUTSELECT
reset => always2.IN1
reset => StatusR.OUTPUTSELECT
reset => StatusR[1].ENA
reset => StatusR[2].ENA
reset => StatusR[3].ENA
reset => StatusR[4].ENA
reset => StatusR[5].ENA
reset => StatusR[6].ENA
reset => StatusR[7].ENA
reset => StatusR[8].ENA
reset => StatusR[9].ENA
reset => StatusR[10].ENA
reset => StatusR[11].ENA
reset => StatusR[12].ENA
reset => StatusR[13].ENA
reset => StatusR[14].ENA
reset => StatusR[15].ENA
reset => StatusR[16].ENA
reset => StatusR[17].ENA
reset => StatusR[18].ENA
reset => StatusR[19].ENA
reset => StatusR[20].ENA
reset => StatusR[21].ENA
reset => StatusR[22].ENA
reset => StatusR[23].ENA
reset => StatusR[24].ENA
reset => StatusR[25].ENA
reset => StatusR[26].ENA
reset => StatusR[27].ENA
reset => StatusR[28].ENA
reset => StatusR[29].ENA
reset => StatusR[30].ENA
reset => StatusR[31].ENA
CS_N => always3.IN0
CS_N => always0.IN0
RD_N => always3.IN1
WR_N => always0.IN1
Addr[0] => Equal1.IN11
Addr[0] => Equal2.IN11
Addr[0] => Equal3.IN11
Addr[1] => Equal1.IN10
Addr[1] => Equal2.IN10
Addr[1] => Equal3.IN10
Addr[2] => Equal1.IN9
Addr[2] => Equal2.IN9
Addr[2] => Equal3.IN9
Addr[3] => Equal1.IN8
Addr[3] => Equal2.IN8
Addr[3] => Equal3.IN8
Addr[4] => Equal1.IN7
Addr[4] => Equal2.IN7
Addr[4] => Equal3.IN7
Addr[5] => Equal1.IN6
Addr[5] => Equal2.IN6
Addr[5] => Equal3.IN6
Addr[6] => Equal1.IN5
Addr[6] => Equal2.IN5
Addr[6] => Equal3.IN5
Addr[7] => Equal1.IN4
Addr[7] => Equal2.IN4
Addr[7] => Equal3.IN4
Addr[8] => Equal1.IN3
Addr[8] => Equal2.IN0
Addr[8] => Equal3.IN3
Addr[9] => Equal1.IN2
Addr[9] => Equal2.IN3
Addr[9] => Equal3.IN0
Addr[10] => Equal1.IN1
Addr[10] => Equal2.IN2
Addr[10] => Equal3.IN2
Addr[11] => Equal1.IN0
Addr[11] => Equal2.IN1
Addr[11] => Equal3.IN1
DataIn[0] => CompareR.DATAB
DataIn[1] => CompareR.DATAB
DataIn[2] => CompareR.DATAB
DataIn[3] => CompareR.DATAB
DataIn[4] => CompareR.DATAB
DataIn[5] => CompareR.DATAB
DataIn[6] => CompareR.DATAB
DataIn[7] => CompareR.DATAB
DataIn[8] => CompareR.DATAB
DataIn[9] => CompareR.DATAB
DataIn[10] => CompareR.DATAB
DataIn[11] => CompareR.DATAB
DataIn[12] => CompareR.DATAB
DataIn[13] => CompareR.DATAB
DataIn[14] => CompareR.DATAB
DataIn[15] => CompareR.DATAB
DataIn[16] => CompareR.DATAB
DataIn[17] => CompareR.DATAB
DataIn[18] => CompareR.DATAB
DataIn[19] => CompareR.DATAB
DataIn[20] => CompareR.DATAB
DataIn[21] => CompareR.DATAB
DataIn[22] => CompareR.DATAB
DataIn[23] => CompareR.DATAB
DataIn[24] => CompareR.DATAB
DataIn[25] => CompareR.DATAB
DataIn[26] => CompareR.DATAB
DataIn[27] => CompareR.DATAB
DataIn[28] => CompareR.DATAB
DataIn[29] => CompareR.DATAB
DataIn[30] => CompareR.DATAB
DataIn[31] => CompareR.DATAB
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Intr <= StatusR[0].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|miniUART:UART
SysClk => SysClk.IN3
Reset => Reset.IN3
CS_N => always1.IN0
CS_N => always1.IN0
RD_N => always1.IN1
WR_N => always1.IN1
RxD => RxD.IN1
TxD <= TxUnit:TxDev.TxD
IntRx_N <= IntRx_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
IntTx_N <= IntTx_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
Addr[0] => Equal0.IN1
Addr[0] => Equal1.IN1
Addr[0] => Equal2.IN0
Addr[1] => Equal0.IN0
Addr[1] => Equal1.IN0
Addr[1] => Equal2.IN1
DataIn[0] => TxData.DATAB
DataIn[1] => TxData.DATAB
DataIn[2] => TxData.DATAB
DataIn[3] => TxData.DATAB
DataIn[4] => TxData.DATAB
DataIn[5] => TxData.DATAB
DataIn[6] => TxData.DATAB
DataIn[7] => TxData.DATAB
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|miniUART:UART|ClkUnit:ClkDiv
SysClk => tmpEnTX.CLK
SysClk => Cnt16[0].CLK
SysClk => Cnt16[1].CLK
SysClk => Cnt16[2].CLK
SysClk => Cnt16[3].CLK
SysClk => Cnt16[4].CLK
SysClk => tmpEnRX.CLK
SysClk => Cnt10[0].CLK
SysClk => Cnt10[1].CLK
SysClk => Cnt10[2].CLK
SysClk => Cnt10[3].CLK
SysClk => ClkDiv33.CLK
SysClk => Cnt33[0].CLK
SysClk => Cnt33[1].CLK
SysClk => Cnt33[2].CLK
SysClk => Cnt33[3].CLK
SysClk => Cnt33[4].CLK
SysClk => Cnt33[5].CLK
EnableRx <= tmpEnRX.DB_MAX_OUTPUT_PORT_TYPE
EnableTx <= tmpEnTX.DB_MAX_OUTPUT_PORT_TYPE
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt10.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt16.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => Cnt33.OUTPUTSELECT
Reset => ClkDiv33.OUTPUTSELECT


|ARM_System|miniUART:UART|TxUnit:TxDev
Clk => TReg[0].CLK
Clk => TReg[1].CLK
Clk => TReg[2].CLK
Clk => TReg[3].CLK
Clk => TReg[4].CLK
Clk => TReg[5].CLK
Clk => TReg[6].CLK
Clk => TReg[7].CLK
Clk => TBuff[0].CLK
Clk => TBuff[1].CLK
Clk => TBuff[2].CLK
Clk => TBuff[3].CLK
Clk => TBuff[4].CLK
Clk => TBuff[5].CLK
Clk => TBuff[6].CLK
Clk => TBuff[7].CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Clk => TxD~reg0.CLK
Clk => tmpTBufE.CLK
Clk => tmpTRegE.CLK
Reset => tmpTRegE.OUTPUTSELECT
Reset => tmpTBufE.OUTPUTSELECT
Reset => TxD.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => TReg[0].ENA
Reset => TReg[1].ENA
Reset => TReg[2].ENA
Reset => TReg[3].ENA
Reset => TReg[4].ENA
Reset => TReg[5].ENA
Reset => TReg[6].ENA
Reset => TReg[7].ENA
Reset => TBuff[0].ENA
Reset => TBuff[1].ENA
Reset => TBuff[2].ENA
Reset => TBuff[3].ENA
Reset => TBuff[4].ENA
Reset => TBuff[5].ENA
Reset => TBuff[6].ENA
Reset => TBuff[7].ENA
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => TReg.OUTPUTSELECT
Enable => tmpTRegE.OUTPUTSELECT
Enable => tmpTBufE.OUTPUTSELECT
Enable => TxD.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => TBuff.OUTPUTSELECT
Load => tmpTBufE.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => TReg.OUTPUTSELECT
Load => tmpTRegE.OUTPUTSELECT
Load => TxD.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
Load => BitCnt.OUTPUTSELECT
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
TRegE <= tmpTRegE.DB_MAX_OUTPUT_PORT_TYPE
TBufE <= tmpTBufE.DB_MAX_OUTPUT_PORT_TYPE
DataO[0] => TBuff.DATAB
DataO[1] => TBuff.DATAB
DataO[2] => TBuff.DATAB
DataO[3] => TBuff.DATAB
DataO[4] => TBuff.DATAB
DataO[5] => TBuff.DATAB
DataO[6] => TBuff.DATAB
DataO[7] => TBuff.DATAB


|ARM_System|miniUART:UART|RxUnit:RxDev
Clk => tmpRxD.CLK
Clk => DOut[0].CLK
Clk => DOut[1].CLK
Clk => DOut[2].CLK
Clk => DOut[3].CLK
Clk => DOut[4].CLK
Clk => DOut[5].CLK
Clk => DOut[6].CLK
Clk => DOut[7].CLK
Clk => ShtReg[0].CLK
Clk => ShtReg[1].CLK
Clk => ShtReg[2].CLK
Clk => ShtReg[3].CLK
Clk => ShtReg[4].CLK
Clk => ShtReg[5].CLK
Clk => ShtReg[6].CLK
Clk => ShtReg[7].CLK
Clk => outErr.CLK
Clk => frameErr.CLK
Clk => tmpDRdy.CLK
Clk => Start.CLK
Clk => SampleCnt[0].CLK
Clk => SampleCnt[1].CLK
Clk => SampleCnt[2].CLK
Clk => SampleCnt[3].CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => BitCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => SampleCnt.OUTPUTSELECT
Reset => Start.OUTPUTSELECT
Reset => tmpDRdy.OUTPUTSELECT
Reset => frameErr.OUTPUTSELECT
Reset => outErr.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => ShtReg.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => DOut.OUTPUTSELECT
Reset => tmpRxD.ENA
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => Start.OUTPUTSELECT
Enable => tmpRxD.OUTPUTSELECT
Enable => frameErr.OUTPUTSELECT
Enable => outErr.OUTPUTSELECT
Enable => tmpDRdy.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => DOut.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => BitCnt.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
Enable => ShtReg.OUTPUTSELECT
RxD => tmpRxD.DATAB
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => Start.OUTPUTSELECT
RD => tmpDRdy.OUTPUTSELECT
FErr <= frameErr.DB_MAX_OUTPUT_PORT_TYPE
OErr <= outErr.DB_MAX_OUTPUT_PORT_TYPE
DRdy <= tmpDRdy.DB_MAX_OUTPUT_PORT_TYPE
DataIn[0] <= DOut[0].DB_MAX_OUTPUT_PORT_TYPE
DataIn[1] <= DOut[1].DB_MAX_OUTPUT_PORT_TYPE
DataIn[2] <= DOut[2].DB_MAX_OUTPUT_PORT_TYPE
DataIn[3] <= DOut[3].DB_MAX_OUTPUT_PORT_TYPE
DataIn[4] <= DOut[4].DB_MAX_OUTPUT_PORT_TYPE
DataIn[5] <= DOut[5].DB_MAX_OUTPUT_PORT_TYPE
DataIn[6] <= DOut[6].DB_MAX_OUTPUT_PORT_TYPE
DataIn[7] <= DOut[7].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO
CLOCK_50 => CLOCK_50.IN21
reset => reset.IN21
CS_N => always2.IN0
CS_N => always3.IN0
RD_N => always2.IN1
WR_N => always3.IN1
Addr[0] => Equal0.IN11
Addr[0] => Equal1.IN11
Addr[0] => Equal2.IN11
Addr[0] => Equal3.IN11
Addr[0] => Equal4.IN11
Addr[0] => Equal5.IN11
Addr[0] => Equal6.IN11
Addr[0] => Equal7.IN11
Addr[0] => Equal8.IN11
Addr[0] => Equal9.IN11
Addr[0] => Equal10.IN11
Addr[0] => Equal11.IN11
Addr[1] => Equal0.IN10
Addr[1] => Equal1.IN10
Addr[1] => Equal2.IN10
Addr[1] => Equal3.IN10
Addr[1] => Equal4.IN10
Addr[1] => Equal5.IN10
Addr[1] => Equal6.IN10
Addr[1] => Equal7.IN10
Addr[1] => Equal8.IN10
Addr[1] => Equal9.IN10
Addr[1] => Equal10.IN10
Addr[1] => Equal11.IN10
Addr[2] => Equal0.IN9
Addr[2] => Equal1.IN0
Addr[2] => Equal2.IN9
Addr[2] => Equal3.IN1
Addr[2] => Equal4.IN9
Addr[2] => Equal5.IN1
Addr[2] => Equal6.IN9
Addr[2] => Equal7.IN2
Addr[2] => Equal8.IN9
Addr[2] => Equal9.IN1
Addr[2] => Equal10.IN9
Addr[2] => Equal11.IN2
Addr[3] => Equal0.IN8
Addr[3] => Equal1.IN9
Addr[3] => Equal2.IN0
Addr[3] => Equal3.IN0
Addr[3] => Equal4.IN8
Addr[3] => Equal5.IN9
Addr[3] => Equal6.IN1
Addr[3] => Equal7.IN1
Addr[3] => Equal8.IN8
Addr[3] => Equal9.IN9
Addr[3] => Equal10.IN1
Addr[3] => Equal11.IN1
Addr[4] => Equal0.IN7
Addr[4] => Equal1.IN8
Addr[4] => Equal2.IN8
Addr[4] => Equal3.IN9
Addr[4] => Equal4.IN0
Addr[4] => Equal5.IN0
Addr[4] => Equal6.IN0
Addr[4] => Equal7.IN0
Addr[4] => Equal8.IN7
Addr[4] => Equal9.IN8
Addr[4] => Equal10.IN8
Addr[4] => Equal11.IN9
Addr[5] => Equal0.IN6
Addr[5] => Equal1.IN7
Addr[5] => Equal2.IN7
Addr[5] => Equal3.IN8
Addr[5] => Equal4.IN7
Addr[5] => Equal5.IN8
Addr[5] => Equal6.IN8
Addr[5] => Equal7.IN9
Addr[5] => Equal8.IN0
Addr[5] => Equal9.IN0
Addr[5] => Equal10.IN0
Addr[5] => Equal11.IN0
Addr[6] => Equal0.IN5
Addr[6] => Equal1.IN6
Addr[6] => Equal2.IN6
Addr[6] => Equal3.IN7
Addr[6] => Equal4.IN6
Addr[6] => Equal5.IN7
Addr[6] => Equal6.IN7
Addr[6] => Equal7.IN8
Addr[6] => Equal8.IN6
Addr[6] => Equal9.IN7
Addr[6] => Equal10.IN7
Addr[6] => Equal11.IN8
Addr[7] => Equal0.IN4
Addr[7] => Equal1.IN5
Addr[7] => Equal2.IN5
Addr[7] => Equal3.IN6
Addr[7] => Equal4.IN5
Addr[7] => Equal5.IN6
Addr[7] => Equal6.IN6
Addr[7] => Equal7.IN7
Addr[7] => Equal8.IN5
Addr[7] => Equal9.IN6
Addr[7] => Equal10.IN6
Addr[7] => Equal11.IN7
Addr[8] => Equal0.IN3
Addr[8] => Equal1.IN4
Addr[8] => Equal2.IN4
Addr[8] => Equal3.IN5
Addr[8] => Equal4.IN4
Addr[8] => Equal5.IN5
Addr[8] => Equal6.IN5
Addr[8] => Equal7.IN6
Addr[8] => Equal8.IN4
Addr[8] => Equal9.IN5
Addr[8] => Equal10.IN5
Addr[8] => Equal11.IN6
Addr[9] => Equal0.IN2
Addr[9] => Equal1.IN3
Addr[9] => Equal2.IN3
Addr[9] => Equal3.IN4
Addr[9] => Equal4.IN3
Addr[9] => Equal5.IN4
Addr[9] => Equal6.IN4
Addr[9] => Equal7.IN5
Addr[9] => Equal8.IN3
Addr[9] => Equal9.IN4
Addr[9] => Equal10.IN4
Addr[9] => Equal11.IN5
Addr[10] => Equal0.IN1
Addr[10] => Equal1.IN2
Addr[10] => Equal2.IN2
Addr[10] => Equal3.IN3
Addr[10] => Equal4.IN2
Addr[10] => Equal5.IN3
Addr[10] => Equal6.IN3
Addr[10] => Equal7.IN4
Addr[10] => Equal8.IN2
Addr[10] => Equal9.IN3
Addr[10] => Equal10.IN3
Addr[10] => Equal11.IN4
Addr[11] => Equal0.IN0
Addr[11] => Equal1.IN1
Addr[11] => Equal2.IN1
Addr[11] => Equal3.IN2
Addr[11] => Equal4.IN1
Addr[11] => Equal5.IN2
Addr[11] => Equal6.IN2
Addr[11] => Equal7.IN3
Addr[11] => Equal8.IN1
Addr[11] => Equal9.IN2
Addr[11] => Equal10.IN2
Addr[11] => Equal11.IN3
DataIn[0] => HEX7_R.DATAB
DataIn[0] => HEX6_R.DATAB
DataIn[0] => HEX5_R.DATAB
DataIn[0] => HEX4_R.DATAB
DataIn[0] => HEX3_R.DATAB
DataIn[0] => HEX2_R.DATAB
DataIn[0] => HEX1_R.DATAB
DataIn[0] => HEX0_R.DATAB
DataIn[0] => LEDG_R.DATAB
DataIn[0] => LEDR_R.DATAB
DataIn[1] => HEX7_R.DATAB
DataIn[1] => HEX6_R.DATAB
DataIn[1] => HEX5_R.DATAB
DataIn[1] => HEX4_R.DATAB
DataIn[1] => HEX3_R.DATAB
DataIn[1] => HEX2_R.DATAB
DataIn[1] => HEX1_R.DATAB
DataIn[1] => HEX0_R.DATAB
DataIn[1] => LEDG_R.DATAB
DataIn[1] => LEDR_R.DATAB
DataIn[2] => HEX7_R.DATAB
DataIn[2] => HEX6_R.DATAB
DataIn[2] => HEX5_R.DATAB
DataIn[2] => HEX4_R.DATAB
DataIn[2] => HEX3_R.DATAB
DataIn[2] => HEX2_R.DATAB
DataIn[2] => HEX1_R.DATAB
DataIn[2] => HEX0_R.DATAB
DataIn[2] => LEDG_R.DATAB
DataIn[2] => LEDR_R.DATAB
DataIn[3] => HEX7_R.DATAB
DataIn[3] => HEX6_R.DATAB
DataIn[3] => HEX5_R.DATAB
DataIn[3] => HEX4_R.DATAB
DataIn[3] => HEX3_R.DATAB
DataIn[3] => HEX2_R.DATAB
DataIn[3] => HEX1_R.DATAB
DataIn[3] => HEX0_R.DATAB
DataIn[3] => LEDG_R.DATAB
DataIn[3] => LEDR_R.DATAB
DataIn[4] => HEX7_R.DATAB
DataIn[4] => HEX6_R.DATAB
DataIn[4] => HEX5_R.DATAB
DataIn[4] => HEX4_R.DATAB
DataIn[4] => HEX3_R.DATAB
DataIn[4] => HEX2_R.DATAB
DataIn[4] => HEX1_R.DATAB
DataIn[4] => HEX0_R.DATAB
DataIn[4] => LEDG_R.DATAB
DataIn[4] => LEDR_R.DATAB
DataIn[5] => HEX7_R.DATAB
DataIn[5] => HEX6_R.DATAB
DataIn[5] => HEX5_R.DATAB
DataIn[5] => HEX4_R.DATAB
DataIn[5] => HEX3_R.DATAB
DataIn[5] => HEX2_R.DATAB
DataIn[5] => HEX1_R.DATAB
DataIn[5] => HEX0_R.DATAB
DataIn[5] => LEDG_R.DATAB
DataIn[5] => LEDR_R.DATAB
DataIn[6] => HEX7_R.DATAB
DataIn[6] => HEX6_R.DATAB
DataIn[6] => HEX5_R.DATAB
DataIn[6] => HEX4_R.DATAB
DataIn[6] => HEX3_R.DATAB
DataIn[6] => HEX2_R.DATAB
DataIn[6] => HEX1_R.DATAB
DataIn[6] => HEX0_R.DATAB
DataIn[6] => LEDG_R.DATAB
DataIn[6] => LEDR_R.DATAB
DataIn[7] => LEDG_R.DATAB
DataIn[7] => LEDR_R.DATAB
DataIn[8] => LEDG_R.DATAB
DataIn[8] => LEDR_R.DATAB
DataIn[9] => LEDR_R.DATAB
DataIn[10] => LEDR_R.DATAB
DataIn[11] => LEDR_R.DATAB
DataIn[12] => LEDR_R.DATAB
DataIn[13] => LEDR_R.DATAB
DataIn[14] => LEDR_R.DATAB
DataIn[15] => LEDR_R.DATAB
DataIn[16] => LEDR_R.DATAB
DataIn[17] => LEDR_R.DATAB
DataIn[18] => ~NO_FANOUT~
DataIn[19] => ~NO_FANOUT~
DataIn[20] => ~NO_FANOUT~
DataIn[21] => ~NO_FANOUT~
DataIn[22] => ~NO_FANOUT~
DataIn[23] => ~NO_FANOUT~
DataIn[24] => ~NO_FANOUT~
DataIn[25] => ~NO_FANOUT~
DataIn[26] => ~NO_FANOUT~
DataIn[27] => ~NO_FANOUT~
DataIn[28] => ~NO_FANOUT~
DataIn[29] => ~NO_FANOUT~
DataIn[30] => ~NO_FANOUT~
DataIn[31] => ~NO_FANOUT~
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => _.IN1
SW[1] => _.IN1
SW[2] => _.IN1
SW[3] => _.IN1
SW[4] => _.IN1
SW[5] => _.IN1
SW[6] => _.IN1
SW[7] => _.IN1
SW[8] => _.IN1
SW[9] => _.IN1
SW[10] => _.IN1
SW[11] => _.IN1
SW[12] => _.IN1
SW[13] => _.IN1
SW[14] => _.IN1
SW[15] => _.IN1
SW[16] => _.IN1
SW[17] => _.IN1
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[16] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[17] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[18] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[19] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[20] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[21] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[22] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[23] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[24] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[25] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[26] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[27] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[28] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[29] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[30] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[31] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
Intr <= Intr.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1_R[6].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HEX0_R[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0_R[1].DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0_R[2].DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0_R[3].DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0_R[4].DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0_R[5].DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LEDR_R[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR_R[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR_R[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR_R[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR_R[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR_R[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR_R[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR_R[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR_R[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR_R[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR_R[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR_R[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR_R[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR_R[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR_R[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDR_R[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDR_R[17].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= LEDG_R[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG_R[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG_R[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG_R[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG_R[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG_R[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG_R[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG_R[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDG_R[8].DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key1
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key2
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:key3
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw0
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw1
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw2
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw3
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw4
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw5
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw6
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw7
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw8
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw9
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw10
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw11
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw12
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw13
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw14
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw15
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw16
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


|ARM_System|GPIO:uGPIO|key_detect:sw17
clk => c_state~1.DATAIN
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
reset => c_state.OUTPUTSELECT
key => c_state.DATAA
key => n_state.S2.DATAB
key => n_state.S3.DATAB
key => n_state.S4.DATAB
key => n_state.S5.DATAB
key => n_state.S6.DATAB
key => n_state.S7.DATAB
key => n_state.S8.DATAB
key => n_state.S9.DATAB
key => n_state.S10.DATAB
key => n_state.S11.DATAB
key => n_state.S12.DATAB
key => n_state.S13.DATAB
key => n_state.S14.DATAB
key => Selector0.IN1
key => n_state.S1.DATAB
key_pressed <= key_pressed.DB_MAX_OUTPUT_PORT_TYPE


