INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_5_b/lab_project_5_b.ip_user_files/bd/design_2/ipshared/1ebe/sources_1/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_5_b/lab_project_5_b.ip_user_files/bd/design_2/ipshared/1ebe/sources_1/imports/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_5_b/lab_project_5_b.ip_user_files/bd/design_2/ip/design_2_design_1_wrapper_0_0/sim/design_2_design_1_wrapper_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2_design_1_wrapper_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_5_b/lab_project_5_b.ip_user_files/bd/design_2/ip/design_2_design_1_wrapper_0_1/sim/design_2_design_1_wrapper_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2_design_1_wrapper_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_5_b/lab_project_5_b.ip_user_files/bd/design_2/sim/design_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_5_b/lab_project_5_b.srcs/sources_1/imports/hdl/design_2_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_2_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_5_b/lab_project_5_b.srcs/sim_1/new/simulation_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_design_2_wrapper'
