Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 26 10:40:47 2024
| Host         : Beta running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   16          
TIMING-20  Warning           Non-clocked latch                               128         
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (8)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.160        0.000                      0                 8260        0.045        0.000                      0                 8260        2.000        0.000                       0                  3353  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
clk_in1_0                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             1.418        0.000                      0                 6640        0.045        0.000                      0                 6640        4.020        0.000                       0                  2749  
clk_in1_0                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        1.840        0.000                      0                 1364        0.117        0.000                      0                 1364        4.500        0.000                       0                   600  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                           5.665        0.000                      0                   32        0.499        0.000                      0                   32  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        1.160        0.000                      0                  480        2.016        0.000                      0                  480  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_fpga_0                                                    
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_fpga_0                     
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 1.457ns (19.985%)  route 5.833ns (80.015%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.831     3.125    design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X48Y118        FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y118        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=58, routed)          1.510     5.091    design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X58Y106        LUT2 (Prop_lut2_I0_O)        0.150     5.241 r  design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4/O
                         net (fo=1, routed)           0.974     6.215    design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.355     6.570 r  design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.519     7.089    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[1]
    SLICE_X39Y117        LUT6 (Prop_lut6_I0_O)        0.124     7.213 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.291     7.505    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_8_n_0
    SLICE_X37Y116        LUT5 (Prop_lut5_I4_O)        0.124     7.629 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=2, routed)           0.864     8.492    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_3
    SLICE_X30Y118        LUT6 (Prop_lut6_I4_O)        0.124     8.616 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.663     9.280    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.124     9.404 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.012    10.415    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.562    12.742    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 1.600ns (19.823%)  route 6.471ns (80.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=42, routed)          5.856    10.337    design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X58Y106        LUT4 (Prop_lut4_I0_O)        0.150    10.487 r  design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[30].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.615    11.102    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I_0
    SLICE_X58Y106        FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.711    12.890    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X58Y106        FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X58Y106        FDRE (Setup_fdre_C_D)       -0.234    12.631    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -11.102    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.991ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.812ns  (logic 1.574ns (20.149%)  route 6.238ns (79.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=35, routed)          5.500     9.981    design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[5]
    SLICE_X58Y106        LUT4 (Prop_lut4_I0_O)        0.124    10.105 r  design_1_i/Motors/Motor_0/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[26].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.737    10.843    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I_0
    SLICE_X58Y106        FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.711    12.890    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X58Y106        FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X58Y106        FDRE (Setup_fdre_C_D)       -0.031    12.834    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  1.991    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 1.734ns (24.207%)  route 5.429ns (75.793%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=16, routed)          1.575     5.940    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[13]_INST_0/O
                         net (fo=7, routed)           0.752     6.816    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     6.940 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          2.404     9.344    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.496 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.698    10.194    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.466    12.645    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X51Y93         FDRE (Setup_fdre_C_CE)      -0.413    12.207    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 1.734ns (24.207%)  route 5.429ns (75.793%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=16, routed)          1.575     5.940    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[13]_INST_0/O
                         net (fo=7, routed)           0.752     6.816    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     6.940 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          2.404     9.344    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.496 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.698    10.194    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.466    12.645    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X51Y93         FDRE (Setup_fdre_C_CE)      -0.413    12.207    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 1.734ns (24.207%)  route 5.429ns (75.793%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=16, routed)          1.575     5.940    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[13]_INST_0/O
                         net (fo=7, routed)           0.752     6.816    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     6.940 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          2.404     9.344    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.496 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.698    10.194    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.466    12.645    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X51Y93         FDRE (Setup_fdre_C_CE)      -0.413    12.207    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.013ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 1.734ns (24.207%)  route 5.429ns (75.793%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=16, routed)          1.575     5.940    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[13]_INST_0/O
                         net (fo=7, routed)           0.752     6.816    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     6.940 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          2.404     9.344    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.496 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.698    10.194    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X51Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.466    12.645    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X51Y93         FDRE (Setup_fdre_C_CE)      -0.413    12.207    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.734ns (24.210%)  route 5.428ns (75.790%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=16, routed)          1.575     5.940    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[13]_INST_0/O
                         net (fo=7, routed)           0.752     6.816    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     6.940 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          2.404     9.344    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.496 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.697    10.193    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.466    12.645    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X52Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.207    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.734ns (24.210%)  route 5.428ns (75.790%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=16, routed)          1.575     5.940    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[13]_INST_0/O
                         net (fo=7, routed)           0.752     6.816    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     6.940 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          2.404     9.344    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.496 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.697    10.193    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.466    12.645    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X52Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.207    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.734ns (24.210%)  route 5.428ns (75.790%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=16, routed)          1.575     5.940    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.064 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[13]_INST_0/O
                         net (fo=7, routed)           0.752     6.816    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.124     6.940 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=12, routed)          2.404     9.344    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X52Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.496 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.697    10.193    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.466    12.645    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X52Y94         FDRE (Setup_fdre_C_CE)      -0.413    12.207    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         12.207    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  2.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.103     1.155    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.045%)  route 0.209ns (49.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.632     0.968    design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X50Y110        FDRE                                         r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I/Q
                         net (fo=2, routed)           0.209     1.341    design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/loadReg_DBus_32[10]
    SLICE_X48Y111        LUT3 (Prop_lut3_I2_O)        0.045     1.386 r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.386    design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[10]
    SLICE_X48Y111        FDRE                                         r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.908     1.274    design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X48Y111        FDRE                                         r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.091     1.326    design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.192ns (55.081%)  route 0.157ns (44.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.639     0.975    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I/Q
                         net (fo=2, routed)           0.157     1.273    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_3[13]
    SLICE_X44Y99         LUT3 (Prop_lut3_I2_O)        0.051     1.324 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[24]_i_1/O
                         net (fo=1, routed)           0.000     1.324    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[24]
    SLICE_X44Y99         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.825     1.191    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X44Y99         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.107     1.263    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.226ns (50.595%)  route 0.221ns (49.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/Q
                         net (fo=5, routed)           0.221     1.240    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_0[21]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.098     1.338 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[10].LOAD_REG_I_i_1__0/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I_0
    SLICE_X50Y98         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.821     1.187    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X50Y98         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.120     1.272    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.226ns (41.962%)  route 0.313ns (58.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/Q
                         net (fo=5, routed)           0.313     1.332    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_0[28]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.098     1.430 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[3].LOAD_REG_I_i_1__0/O
                         net (fo=1, routed)           0.000     1.430    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I_0
    SLICE_X49Y101        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.911     1.277    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X49Y101        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.983%)  route 0.304ns (62.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.634     0.970    design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X53Y103        FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I/Q
                         net (fo=2, routed)           0.304     1.415    design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/loadReg_DBus_32[2]
    SLICE_X46Y103        LUT3 (Prop_lut3_I2_O)        0.045     1.460 r  design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.460    design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[2]
    SLICE_X46Y103        FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.910     1.276    design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X46Y103        FDRE                                         r  design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.121     1.358    design_1_i/Motors/Motor_2/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.321ns (55.274%)  route 0.260ns (44.726%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/Q
                         net (fo=5, routed)           0.260     1.292    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.337 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.472 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.472    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[30]
    SLICE_X42Y101        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.911     1.277    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y101        FDRE (Hold_fdre_C_D)         0.129     1.371    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.524%)  route 0.320ns (58.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X49Y99         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/Q
                         net (fo=5, routed)           0.320     1.339    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_0[25]
    SLICE_X49Y101        LUT4 (Prop_lut4_I3_O)        0.099     1.438 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[6].LOAD_REG_I_i_1__0/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I_0
    SLICE_X49Y101        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.911     1.277    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X49Y101        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y101        FDRE (Hold_fdre_C_D)         0.092     1.334    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.321ns (57.744%)  route 0.235ns (42.256%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.556     0.892    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/Q
                         net (fo=5, routed)           0.235     1.267    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.312 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.447 r  design_1_i/Motors/Motor_3/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.447    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[18]
    SLICE_X49Y100        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.911     1.277    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.100     1.342    design_1_i/Motors/Motor_3/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X34Y120   design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X41Y119   design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X41Y119   design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y119   design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y120   design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y120   design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y120   design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y120   design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y108   design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y83    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.642ns (25.191%)  route 1.907ns (74.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.550 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/Q
                         net (fo=8, routed)           0.635     0.084    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     0.208 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.272     1.480    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X38Y96         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X38Y96         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X38Y96         FDRE (Setup_fdre_C_R)       -0.519     3.320    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.642ns (25.191%)  route 1.907ns (74.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.550 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/Q
                         net (fo=8, routed)           0.635     0.084    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     0.208 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.272     1.480    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X38Y96         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X38Y96         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X38Y96         FDRE (Setup_fdre_C_R)       -0.519     3.320    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.642ns (25.191%)  route 1.907ns (74.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.550 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/Q
                         net (fo=8, routed)           0.635     0.084    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     0.208 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.272     1.480    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X38Y96         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X38Y96         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X38Y96         FDRE (Setup_fdre_C_R)       -0.519     3.320    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.642ns (25.191%)  route 1.907ns (74.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.550 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/Q
                         net (fo=8, routed)           0.635     0.084    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     0.208 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.272     1.480    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X38Y96         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X38Y96         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X38Y96         FDRE (Setup_fdre_C_R)       -0.519     3.320    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[15]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.642ns (25.473%)  route 1.878ns (74.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.550 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/Q
                         net (fo=8, routed)           0.635     0.084    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     0.208 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.244     1.452    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X38Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X38Y95         FDRE (Setup_fdre_C_R)       -0.519     3.320    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[10]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.642ns (25.473%)  route 1.878ns (74.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.550 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/Q
                         net (fo=8, routed)           0.635     0.084    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     0.208 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.244     1.452    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X38Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X38Y95         FDRE (Setup_fdre_C_R)       -0.519     3.320    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[11]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.642ns (25.473%)  route 1.878ns (74.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.550 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/Q
                         net (fo=8, routed)           0.635     0.084    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     0.208 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.244     1.452    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X38Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X38Y95         FDRE (Setup_fdre_C_R)       -0.519     3.320    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[8]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.642ns (25.473%)  route 1.878ns (74.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.550 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/Q
                         net (fo=8, routed)           0.635     0.084    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     0.208 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.244     1.452    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X38Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X38Y95         FDRE (Setup_fdre_C_R)       -0.519     3.320    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[9]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.642ns (25.475%)  route 1.878ns (74.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.550 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/Q
                         net (fo=8, routed)           0.635     0.084    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     0.208 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.243     1.452    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X38Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X38Y94         FDRE (Setup_fdre_C_R)       -0.519     3.320    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[4]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.642ns (25.475%)  route 1.878ns (74.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.068ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X36Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.550 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS_reg[1]/Q
                         net (fo=8, routed)           0.635     0.084    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/PS[1]
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     0.208 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/count[16]_i_1/O
                         net (fo=33, routed)          1.243     1.452    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters
    SLICE_X38Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.601     3.911    
                         clock uncertainty           -0.072     3.839    
    SLICE_X38Y94         FDRE (Setup_fdre_C_R)       -0.519     3.320    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[5]
  -------------------------------------------------------------------
                         required time                          3.320    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  1.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.455ns  (logic 0.146ns (32.104%)  route 0.309ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns = ( 4.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns = ( 4.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.556     4.325    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.146     4.471 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]/Q
                         net (fo=3, routed)           0.309     4.779    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[14]
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     4.079    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.504     4.583    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.079     4.662    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.662    
                         arrival time                           4.779    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.455ns  (logic 0.146ns (32.092%)  route 0.309ns (67.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns = ( 4.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 4.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.555     4.324    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X39Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.146     4.470 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[8]/Q
                         net (fo=3, routed)           0.309     4.779    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[8]
    SLICE_X52Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     4.079    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.504     4.583    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.077     4.660    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.660    
                         arrival time                           4.779    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.459ns  (logic 0.146ns (31.782%)  route 0.313ns (68.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns = ( 4.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 4.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.555     4.324    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X39Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.146     4.470 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[10]/Q
                         net (fo=3, routed)           0.313     4.783    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[10]
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     4.079    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.504     4.583    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.077     4.660    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.660    
                         arrival time                           4.783    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.459ns  (logic 0.146ns (31.798%)  route 0.313ns (68.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns = ( 4.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns = ( 4.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.556     4.325    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.146     4.471 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]/Q
                         net (fo=3, routed)           0.313     4.784    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[13]
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     4.079    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.504     4.583    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.077     4.660    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.660    
                         arrival time                           4.784    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.457ns  (logic 0.146ns (31.933%)  route 0.311ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns = ( 4.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.675ns = ( 4.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.556     4.325    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X39Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.146     4.471 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]/Q
                         net (fo=3, routed)           0.311     4.782    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[12]
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     4.079    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.504     4.583    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.073     4.656    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.656    
                         arrival time                           4.782    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@5.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.475ns  (logic 0.146ns (30.754%)  route 0.329ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns = ( 4.079 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.676ns = ( 4.324 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     5.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     3.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     3.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.555     4.324    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X39Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.146     4.470 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[11]/Q
                         net (fo=3, routed)           0.329     4.798    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeters_reg[11]
    SLICE_X50Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     4.079    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X50Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.504     4.583    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.063     4.646    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.646    
                         arrival time                           4.798    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.193%)  route 0.124ns (46.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.658    -0.573    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X63Y112        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.308    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]
    SLICE_X65Y111        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.932    -0.808    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X65Y111        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/C
                         clock pessimism              0.271    -0.537    
    SLICE_X65Y111        FDRE (Hold_fdre_C_D)         0.070    -0.467    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.171%)  route 0.129ns (47.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.638    -0.593    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X39Y104        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[14]/Q
                         net (fo=2, routed)           0.129    -0.323    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[14]
    SLICE_X40Y104        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.910    -0.830    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y104        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[14]/C
                         clock pessimism              0.271    -0.559    
    SLICE_X40Y104        FDRE (Hold_fdre_C_D)         0.075    -0.484    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[14]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.846%)  route 0.131ns (48.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.639    -0.592    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X39Y102        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.320    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[6]
    SLICE_X40Y102        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y102        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]/C
                         clock pessimism              0.271    -0.558    
    SLICE_X40Y102        FDRE (Hold_fdre_C_D)         0.075    -0.483    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.201%)  route 0.124ns (46.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.658    -0.573    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X63Y112        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.308    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]
    SLICE_X65Y111        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.932    -0.808    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X65Y111        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]/C
                         clock pessimism              0.271    -0.537    
    SLICE_X65Y111        FDRE (Hold_fdre_C_D)         0.066    -0.471    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y110    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y112    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y112    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y114    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y110    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y110    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y112    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y112    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y112    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y112    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y110    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y110    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y112    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y112    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y112    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y112    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y113    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.894ns  (logic 0.238ns (26.625%)  route 0.656ns (73.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.889ns = ( 10.889 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 4.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     4.079    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.182     4.261 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[10]/Q
                         net (fo=1, routed)           0.656     4.917    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[10]
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.056     4.973 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     4.973    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X52Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.553    10.889    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    10.889    
                         clock uncertainty           -0.263    10.625    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.013    10.638    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.896ns  (logic 0.310ns (34.605%)  route 0.586ns (65.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 10.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 4.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.823     4.083    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.188     4.271 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[5]/Q
                         net (fo=1, routed)           0.586     4.857    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[5]
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.122     4.979 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     4.979    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X54Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.576    10.912    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    10.912    
                         clock uncertainty           -0.263    10.648    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)        0.034    10.682    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         10.682    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.763ns  (logic 0.264ns (34.585%)  route 0.499ns (65.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.888ns = ( 10.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 4.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.823     4.083    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.208     4.291 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[4]/Q
                         net (fo=1, routed)           0.499     4.791    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[4]
    SLICE_X51Y94         LUT6 (Prop_lut6_I5_O)        0.056     4.847 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     4.847    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X51Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.552    10.888    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    10.888    
                         clock uncertainty           -0.263    10.624    
    SLICE_X51Y94         FDRE (Setup_fdre_C_D)        0.013    10.637    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.763ns  (logic 0.264ns (34.580%)  route 0.499ns (65.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.888ns = ( 10.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 4.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.823     4.083    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.208     4.291 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[3]/Q
                         net (fo=1, routed)           0.499     4.791    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[3]
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.056     4.847 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     4.847    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X53Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.552    10.888    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    10.888    
                         clock uncertainty           -0.263    10.624    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.014    10.638    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.762ns  (logic 0.264ns (34.666%)  route 0.498ns (65.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.888ns = ( 10.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 4.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.823     4.083    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.208     4.291 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[1]/Q
                         net (fo=1, routed)           0.498     4.789    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[1]
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.056     4.845 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     4.845    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X53Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.552    10.888    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    10.888    
                         clock uncertainty           -0.263    10.624    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.013    10.637    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.794ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.806ns  (logic 0.310ns (38.470%)  route 0.496ns (61.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.912ns = ( 10.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 4.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.823     4.083    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.188     4.271 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[7]/Q
                         net (fo=1, routed)           0.496     4.767    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[7]
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.122     4.889 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     4.889    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X54Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.576    10.912    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    10.912    
                         clock uncertainty           -0.263    10.648    
    SLICE_X54Y94         FDRE (Setup_fdre_C_D)        0.035    10.683    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         10.683    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  5.794    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.779ns  (logic 0.238ns (30.563%)  route 0.541ns (69.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 10.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 4.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     4.079    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.182     4.261 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[9]/Q
                         net (fo=1, routed)           0.541     4.802    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[9]
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.056     4.858 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.858    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X54Y98         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.577    10.913    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y98         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    10.913    
                         clock uncertainty           -0.263    10.649    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.035    10.684    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.769ns  (logic 0.238ns (30.954%)  route 0.531ns (69.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.913ns = ( 10.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.921ns = ( 4.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.819     4.079    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.182     4.261 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[12]/Q
                         net (fo=1, routed)           0.531     4.792    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[12]
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.056     4.848 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     4.848    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X54Y98         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.577    10.913    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y98         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000    10.913    
                         clock uncertainty           -0.263    10.649    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.035    10.684    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.712ns  (logic 0.312ns (43.818%)  route 0.400ns (56.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.888ns = ( 10.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 4.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.823     4.083    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.188     4.271 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[6]/Q
                         net (fo=1, routed)           0.400     4.671    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[6]
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.124     4.795 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     4.795    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X53Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.552    10.888    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    10.888    
                         clock uncertainty           -0.263    10.624    
    SLICE_X53Y93         FDRE (Setup_fdre_C_D)        0.014    10.638    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.706ns  (logic 0.264ns (37.369%)  route 0.442ns (62.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.888ns = ( 10.888 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 4.083 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.823     4.083    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.208     4.291 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[0]/Q
                         net (fo=1, routed)           0.442     4.734    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[0]
    SLICE_X52Y95         LUT6 (Prop_lut6_I5_O)        0.056     4.790 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     4.790    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X52Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.552    10.888    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    10.888    
                         clock uncertainty           -0.263    10.624    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.013    10.637    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  5.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.859ns  (logic 0.470ns (54.745%)  route 0.389ns (45.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.480     3.311    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.370     3.681 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[14]/Q
                         net (fo=1, routed)           0.389     4.069    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[14]
    SLICE_X41Y100        LUT6 (Prop_lut6_I5_O)        0.100     4.169 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     4.169    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X41Y100        FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.844     3.138    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty            0.263     3.401    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.269     3.670    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.670    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.725ns  (logic 0.470ns (64.794%)  route 0.255ns (35.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.370     3.680 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[7]/Q
                         net (fo=1, routed)           0.255     3.935    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[7]
    SLICE_X40Y95         LUT6 (Prop_lut6_I5_O)        0.100     4.035 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     4.035    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X40Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     2.945    
                         clock uncertainty            0.263     3.208    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.270     3.478    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           4.035    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.841ns  (logic 0.470ns (55.911%)  route 0.371ns (44.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X40Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.370     3.680 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[4]/Q
                         net (fo=1, routed)           0.371     4.051    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[4]
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.100     4.151 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     4.151    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X42Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     2.945    
                         clock uncertainty            0.263     3.208    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.331     3.539    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.539    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.987ns  (logic 0.470ns (47.632%)  route 0.517ns (52.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    -1.704ns = ( 3.296 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.465     3.296    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.370     3.666 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[8]/Q
                         net (fo=1, routed)           0.517     4.183    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[8]
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.100     4.283 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     4.283    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X54Y98         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.712     3.006    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y98         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     3.006    
                         clock uncertainty            0.263     3.269    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.331     3.600    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.891ns  (logic 0.470ns (52.744%)  route 0.421ns (47.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    -1.704ns = ( 3.296 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.465     3.296    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X53Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.370     3.666 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[14]/Q
                         net (fo=1, routed)           0.421     4.087    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[14]
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.100     4.187 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X52Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.640     2.934    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     2.934    
                         clock uncertainty            0.263     3.197    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.270     3.467    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           4.187    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.962ns  (logic 0.470ns (48.836%)  route 0.492ns (51.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X41Y94         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.370     3.680 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[3]/Q
                         net (fo=1, routed)           0.492     4.172    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[3]
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.100     4.272 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     4.272    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X42Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.651     2.945    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y95         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     2.945    
                         clock uncertainty            0.263     3.208    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.333     3.541    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.541    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.217ns  (logic 0.470ns (38.622%)  route 0.747ns (61.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.138ns
    Source Clock Delay      (SCD):    -1.689ns = ( 3.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.480     3.311    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.370     3.681 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[12]/Q
                         net (fo=1, routed)           0.747     4.428    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[12]
    SLICE_X42Y102        LUT6 (Prop_lut6_I5_O)        0.100     4.528 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     4.528    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X42Y102        FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.844     3.138    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y102        FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty            0.263     3.401    
    SLICE_X42Y102        FDRE (Hold_fdre_C_D)         0.330     3.731    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.731    
                         arrival time                           4.528    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        1.171ns  (logic 0.470ns (40.123%)  route 0.701ns (59.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    -1.690ns = ( 3.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.479     3.310    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X40Y96         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.370     3.680 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[10]/Q
                         net (fo=1, routed)           0.701     4.381    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[10]
    SLICE_X41Y103        LUT6 (Prop_lut6_I5_O)        0.100     4.481 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     4.481    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X41Y103        FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.843     3.137    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y103        FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.263     3.400    
    SLICE_X41Y103        FDRE (Hold_fdre_C_D)         0.269     3.669    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.481    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.989ns  (logic 0.470ns (47.520%)  route 0.519ns (52.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    -1.704ns = ( 3.296 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.465     3.296    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.370     3.666 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[15]/Q
                         net (fo=1, routed)           0.519     4.185    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[15]
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.100     4.285 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     4.285    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X52Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.640     2.934    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y99         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     2.934    
                         clock uncertainty            0.263     3.197    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.271     3.468    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                           4.285    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -5.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.995ns  (logic 0.470ns (47.236%)  route 0.525ns (52.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    -1.704ns = ( 3.296 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.465     3.296    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.370     3.666 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/centimeter_reg[2]/Q
                         net (fo=1, routed)           0.525     4.191    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/centimeter[2]
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.100     4.291 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     4.291    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X53Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.639     2.933    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y93         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     2.933    
                         clock uncertainty            0.263     3.196    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.270     3.466    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.825    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.456ns (13.678%)  route 2.878ns (86.322%))
  Logic Levels:           0  
  Clock Path Skew:        -4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.879     3.173    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          2.878     6.507    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X50Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.623     8.454    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]/C
                         clock pessimism              0.000     8.454    
                         clock uncertainty           -0.263     8.191    
    SLICE_X50Y125        FDRE (Setup_fdre_C_R)       -0.524     7.667    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]
  -------------------------------------------------------------------
                         required time                          7.667    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.456ns (13.678%)  route 2.878ns (86.322%))
  Logic Levels:           0  
  Clock Path Skew:        -4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.879     3.173    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          2.878     6.507    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X50Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.623     8.454    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/C
                         clock pessimism              0.000     8.454    
                         clock uncertainty           -0.263     8.191    
    SLICE_X50Y125        FDRE (Setup_fdre_C_R)       -0.524     7.667    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]
  -------------------------------------------------------------------
                         required time                          7.667    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.456ns (13.678%)  route 2.878ns (86.322%))
  Logic Levels:           0  
  Clock Path Skew:        -4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.879     3.173    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          2.878     6.507    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X50Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.623     8.454    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/C
                         clock pessimism              0.000     8.454    
                         clock uncertainty           -0.263     8.191    
    SLICE_X50Y125        FDRE (Setup_fdre_C_R)       -0.524     7.667    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]
  -------------------------------------------------------------------
                         required time                          7.667    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.456ns (13.678%)  route 2.878ns (86.322%))
  Logic Levels:           0  
  Clock Path Skew:        -4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.879     3.173    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          2.878     6.507    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X50Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.623     8.454    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[31]/C
                         clock pessimism              0.000     8.454    
                         clock uncertainty           -0.263     8.191    
    SLICE_X50Y125        FDRE (Setup_fdre_C_R)       -0.524     7.667    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[31]
  -------------------------------------------------------------------
                         required time                          7.667    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.456ns (14.394%)  route 2.712ns (85.606%))
  Logic Levels:           0  
  Clock Path Skew:        -4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.879     3.173    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          2.712     6.341    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X50Y124        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.623     8.454    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y124        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/C
                         clock pessimism              0.000     8.454    
                         clock uncertainty           -0.263     8.191    
    SLICE_X50Y124        FDRE (Setup_fdre_C_R)       -0.524     7.667    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]
  -------------------------------------------------------------------
                         required time                          7.667    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.456ns (14.394%)  route 2.712ns (85.606%))
  Logic Levels:           0  
  Clock Path Skew:        -4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.879     3.173    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          2.712     6.341    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X50Y124        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.623     8.454    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y124        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]/C
                         clock pessimism              0.000     8.454    
                         clock uncertainty           -0.263     8.191    
    SLICE_X50Y124        FDRE (Setup_fdre_C_R)       -0.524     7.667    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]
  -------------------------------------------------------------------
                         required time                          7.667    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.456ns (14.394%)  route 2.712ns (85.606%))
  Logic Levels:           0  
  Clock Path Skew:        -4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.879     3.173    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          2.712     6.341    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X50Y124        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.623     8.454    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y124        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[26]/C
                         clock pessimism              0.000     8.454    
                         clock uncertainty           -0.263     8.191    
    SLICE_X50Y124        FDRE (Setup_fdre_C_R)       -0.524     7.667    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[26]
  -------------------------------------------------------------------
                         required time                          7.667    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.456ns (14.394%)  route 2.712ns (85.606%))
  Logic Levels:           0  
  Clock Path Skew:        -4.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.879     3.173    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          2.712     6.341    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X50Y124        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.623     8.454    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X50Y124        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[27]/C
                         clock pessimism              0.000     8.454    
                         clock uncertainty           -0.263     8.191    
    SLICE_X50Y124        FDRE (Setup_fdre_C_R)       -0.524     7.667    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[27]
  -------------------------------------------------------------------
                         required time                          7.667    
                         arrival time                          -6.341    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.539%)  route 2.680ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -4.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.879     3.173    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          2.680     6.309    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X49Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.634     8.465    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X49Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[28]/C
                         clock pessimism              0.000     8.465    
                         clock uncertainty           -0.263     8.202    
    SLICE_X49Y125        FDRE (Setup_fdre_C_R)       -0.429     7.773    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[28]
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.456ns (14.539%)  route 2.680ns (85.461%))
  Logic Levels:           0  
  Clock Path Skew:        -4.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.879     3.173    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          2.680     6.309    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X49Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.634     8.465    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X49Y125        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/C
                         clock pessimism              0.000     8.465    
                         clock uncertainty           -0.263     8.202    
    SLICE_X49Y125        FDRE (Setup_fdre_C_R)       -0.429     7.773    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  1.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.016ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.191%)  route 0.289ns (63.809%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.632     0.968    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y119        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.289     1.421    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X43Y119        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.900    -0.840    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X43Y119        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.263    -0.576    
    SLICE_X43Y119        FDRE (Hold_fdre_C_R)        -0.018    -0.594    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.012%)  route 0.348ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.632     0.968    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y119        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.348     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.902    -0.838    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.263    -0.574    
    SLICE_X40Y117        FDRE (Hold_fdre_C_R)        -0.018    -0.592    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.012%)  route 0.348ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.632     0.968    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y119        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.348     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.902    -0.838    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.263    -0.574    
    SLICE_X40Y117        FDRE (Hold_fdre_C_R)        -0.018    -0.592    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.012%)  route 0.348ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.632     0.968    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y119        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.348     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.902    -0.838    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.263    -0.574    
    SLICE_X40Y117        FDRE (Hold_fdre_C_R)        -0.018    -0.592    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[30]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.073ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.012%)  route 0.348ns (67.988%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.632     0.968    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y119        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.348     1.480    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.902    -0.838    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[31]/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.263    -0.574    
    SLICE_X40Y117        FDRE (Hold_fdre_C_R)        -0.018    -0.592    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[31]
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.077ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.164ns (31.820%)  route 0.351ns (68.180%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.632     0.968    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y119        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.351     1.483    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X44Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.901    -0.839    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X44Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[28]/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.263    -0.575    
    SLICE_X44Y118        FDRE (Hold_fdre_C_R)        -0.018    -0.593    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[28]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.077ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.164ns (31.820%)  route 0.351ns (68.180%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.632     0.968    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y119        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y119        FDRE (Prop_fdre_C_Q)         0.164     1.132 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.351     1.483    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X44Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.901    -0.839    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X44Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.263    -0.575    
    SLICE_X44Y118        FDRE (Hold_fdre_C_R)        -0.018    -0.593    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.122ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.879%)  route 0.426ns (75.121%))
  Logic Levels:           0  
  Clock Path Skew:        -1.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.634     0.970    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y117        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.426     1.537    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X37Y109        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.909    -0.831    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X37Y109        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/C
                         clock pessimism              0.000    -0.831    
                         clock uncertainty            0.263    -0.567    
    SLICE_X37Y109        FDRE (Hold_fdre_C_R)        -0.018    -0.585    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.122ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.879%)  route 0.426ns (75.121%))
  Logic Levels:           0  
  Clock Path Skew:        -1.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.634     0.970    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y117        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.426     1.537    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X37Y109        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.909    -0.831    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X37Y109        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/C
                         clock pessimism              0.000    -0.831    
                         clock uncertainty            0.263    -0.567    
    SLICE_X37Y109        FDRE (Hold_fdre_C_R)        -0.018    -0.585    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.136ns  (arrival time - required time)
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.197%)  route 0.467ns (76.803%))
  Logic Levels:           0  
  Clock Path Skew:        -1.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.634     0.970    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y117        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=66, routed)          0.467     1.578    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/slv_reg0[0]
    SLICE_X38Y108        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.909    -0.831    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X38Y108        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]/C
                         clock pessimism              0.000    -0.831    
                         clock uncertainty            0.263    -0.567    
    SLICE_X38Y108        FDRE (Hold_fdre_C_R)         0.009    -0.558    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[24]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  2.136    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.397ns  (logic 0.124ns (5.172%)  route 2.273ns (94.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.273     2.273    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124     2.397 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.397    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.527     2.706    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.045ns (4.397%)  route 0.978ns (95.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.978     0.978    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.023 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.023    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.838     1.204    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.631ns  (logic 4.183ns (39.350%)  route 6.448ns (60.651%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.643     2.937    design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X43Y83         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          1.428     4.821    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.124     4.945 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_t_INST_0/O
                         net (fo=1, routed)           5.020     9.965    IIC_0_scl_iobuf/T
    Y11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.603    13.568 r  IIC_0_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.568    IIC_0_scl_io
    Y11                                                               r  IIC_0_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_0_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.397ns  (logic 4.197ns (40.369%)  route 6.200ns (59.631%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.638     2.932    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X44Y79         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/Q
                         net (fo=16, routed)          1.040     4.428    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/master_slave
    SLICE_X40Y78         LUT5 (Prop_lut5_I2_O)        0.124     4.552 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_t_INST_0/O
                         net (fo=1, routed)           5.160     9.712    IIC_0_sda_iobuf/T
    Y12                  OBUFT (TriStatE_obuft_T_O)
                                                      3.617    13.329 r  IIC_0_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.329    IIC_0_sda_io
    Y12                                                               r  IIC_0_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_2_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.906ns  (logic 4.001ns (40.389%)  route 5.905ns (59.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.830     3.124    design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y121        FDRE                                         r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.905     9.485    Direction_2_tri_o_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         3.545    13.030 r  Direction_2_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.030    Direction_2_tri_o[1]
    W18                                                               r  Direction_2_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_2_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.779ns  (logic 3.998ns (40.879%)  route 5.781ns (59.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.830     3.124    design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y121        FDRE                                         r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/Motors/Motor_2/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           5.781     9.361    Direction_2_tri_o_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         3.542    12.903 r  Direction_2_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.903    Direction_2_tri_o[0]
    W19                                                               r  Direction_2_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_0_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 4.104ns (45.026%)  route 5.011ns (54.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.874     3.168    design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y120        FDRE                                         r  design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y120        FDRE (Prop_fdre_C_Q)         0.518     3.686 r  design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           5.011     8.697    Direction_0_tri_o_OBUF[0]
    W13                  OBUF (Prop_obuf_I_O)         3.586    12.283 r  Direction_0_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.283    Direction_0_tri_o[0]
    W13                                                               r  Direction_0_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_0_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.067ns  (logic 4.057ns (44.746%)  route 5.010ns (55.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.873     3.167    design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y121        FDRE                                         r  design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y121        FDRE (Prop_fdre_C_Q)         0.456     3.623 r  design_1_i/Motors/Motor_0/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.010     8.633    Direction_0_tri_o_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.601    12.234 r  Direction_0_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.234    Direction_0_tri_o[1]
    V12                                                               r  Direction_0_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_1_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.365ns  (logic 4.061ns (48.542%)  route 4.304ns (51.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.829     3.123    design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y121        FDRE                                         r  design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.456     3.579 r  design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           4.304     7.883    Direction_1_tri_o_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.605    11.488 r  Direction_1_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.488    Direction_1_tri_o[1]
    T11                                                               r  Direction_1_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Direction_1_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.294ns  (logic 4.054ns (48.876%)  route 4.240ns (51.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.829     3.123    design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y121        FDRE                                         r  design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y121        FDRE (Prop_fdre_C_Q)         0.456     3.579 r  design_1_i/Motors/Motor_1/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           4.240     7.819    Direction_1_tri_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.598    11.417 r  Direction_1_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.417    Direction_1_tri_o[0]
    T10                                                               r  Direction_1_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.082ns  (logic 4.100ns (50.727%)  route 3.982ns (49.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.904     3.198    design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X56Y106        FDRE                                         r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.456     3.654 r  design_1_i/Motors/Motor_1/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           3.982     7.636    PWM_1_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.644    11.280 r  PWM_1_OBUF_inst/O
                         net (fo=0)                   0.000    11.280    PWM_1
    Y14                                                               r  PWM_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 4.010ns (49.661%)  route 4.064ns (50.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.907     3.201    design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X67Y104        FDRE                                         r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/Motors/Motor_0/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           4.064     7.721    PWM_0_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.554    11.275 r  PWM_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.275    PWM_0
    W16                                                               r  PWM_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.209ns (42.794%)  route 0.279ns (57.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.633     0.969    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y116        FDSE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDSE (Prop_fdse_C_Q)         0.164     1.133 f  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=34, routed)          0.279     1.412    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/p_0_in_0[1]
    SLICE_X41Y115        LUT4 (Prop_lut4_I2_O)        0.045     1.457 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.457    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_8
    SLICE_X41Y115        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.218%)  route 0.314ns (62.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.636     0.972    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y111        FDSE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDSE (Prop_fdse_C_Q)         0.141     1.113 f  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=34, routed)          0.314     1.427    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/p_0_in_0[0]
    SLICE_X37Y108        LUT4 (Prop_lut4_I0_O)        0.045     1.472 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.472    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_4
    SLICE_X37Y108        LDCE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.186ns (35.803%)  route 0.334ns (64.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.636     0.972    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y111        FDSE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDSE (Prop_fdse_C_Q)         0.141     1.113 f  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=34, routed)          0.224     1.337    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/p_0_in_0[0]
    SLICE_X37Y109        LUT4 (Prop_lut4_I0_O)        0.045     1.382 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.110     1.492    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_0
    SLICE_X37Y110        LDCE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.186ns (35.660%)  route 0.336ns (64.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.636     0.972    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y111        FDSE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDSE (Prop_fdse_C_Q)         0.141     1.113 f  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=34, routed)          0.224     1.337    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/p_0_in_0[0]
    SLICE_X36Y109        LUT4 (Prop_lut4_I0_O)        0.045     1.382 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[30]_i_1/O
                         net (fo=1, routed)           0.112     1.494    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_1
    SLICE_X36Y110        LDCE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.186ns (35.533%)  route 0.337ns (64.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.636     0.972    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y111        FDSE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDSE (Prop_fdse_C_Q)         0.141     1.113 f  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=34, routed)          0.226     1.339    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/p_0_in_0[0]
    SLICE_X36Y109        LUT4 (Prop_lut4_I0_O)        0.045     1.384 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[28]_i_1/O
                         net (fo=1, routed)           0.112     1.495    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_3
    SLICE_X36Y110        LDCE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.209ns (38.869%)  route 0.329ns (61.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.633     0.969    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y116        FDSE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDSE (Prop_fdse_C_Q)         0.164     1.133 f  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=34, routed)          0.329     1.462    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/p_0_in_0[0]
    SLICE_X41Y115        LUT4 (Prop_lut4_I0_O)        0.045     1.507 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.507    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_11
    SLICE_X41Y115        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.209ns (38.725%)  route 0.331ns (61.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.633     0.969    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y116        FDSE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDSE (Prop_fdse_C_Q)         0.164     1.133 f  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=34, routed)          0.331     1.464    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/p_0_in_0[0]
    SLICE_X41Y115        LUT4 (Prop_lut4_I0_O)        0.045     1.509 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.509    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_10
    SLICE_X41Y115        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.209ns (38.454%)  route 0.335ns (61.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.633     0.969    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y116        FDSE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDSE (Prop_fdse_C_Q)         0.164     1.133 f  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=34, routed)          0.146     1.279    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/p_0_in_0[1]
    SLICE_X41Y116        LUT4 (Prop_lut4_I2_O)        0.045     1.324 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[25]_i_1/O
                         net (fo=1, routed)           0.188     1.513    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_6
    SLICE_X41Y117        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.209ns (35.238%)  route 0.384ns (64.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.633     0.969    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y116        FDSE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDSE (Prop_fdse_C_Q)         0.164     1.133 f  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=34, routed)          0.384     1.517    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/p_0_in_0[0]
    SLICE_X44Y117        LUT4 (Prop_lut4_I0_O)        0.045     1.562 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.562    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_0
    SLICE_X44Y117        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.186ns (28.531%)  route 0.466ns (71.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.636     0.972    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y111        FDSE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDSE (Prop_fdse_C_Q)         0.141     1.113 f  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=34, routed)          0.221     1.334    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/p_0_in_0[0]
    SLICE_X37Y109        LUT4 (Prop_lut4_I0_O)        0.045     1.379 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[29]_i_1/O
                         net (fo=1, routed)           0.245     1.624    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_2
    SLICE_X37Y110        LDCE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.652ns  (logic 4.020ns (41.656%)  route 5.631ns (58.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.284 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.647     3.931    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X35Y86         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.459     4.390 r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/Q
                         net (fo=2, routed)           5.631    10.021    sonar_trig_0_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.561    13.582 r  sonar_trig_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.582    sonar_trig_0
    V11                                                               r  sonar_trig_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.643ns  (logic 4.086ns (47.271%)  route 4.558ns (52.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.284 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.695     3.979    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X30Y87         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.524     4.503 r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_trig_reg/Q
                         net (fo=2, routed)           4.558     9.060    sonar_trig_1_OBUF
    U10                  OBUF (Prop_obuf_I_O)         3.562    12.622 r  sonar_trig_1_OBUF_inst/O
                         net (fo=0)                   0.000    12.622    sonar_trig_1
    U10                                                               r  sonar_trig_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 0.670ns (10.295%)  route 5.838ns (89.705%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.840    -0.876    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X42Y111        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/Q
                         net (fo=1, routed)           3.263     2.904    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[0]
    SLICE_X49Y47         LUT4 (Prop_lut4_I3_O)        0.152     3.056 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[0]_i_1/O
                         net (fo=1, routed)           2.575     5.632    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_31
    SLICE_X47Y108        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.503ns  (logic 0.606ns (9.318%)  route 5.897ns (90.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.819    -0.897    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X52Y119        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/Q
                         net (fo=1, routed)           2.807     2.366    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[0]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.150     2.516 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[0]_i_1/O
                         net (fo=1, routed)           3.090     5.606    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_31
    SLICE_X48Y117        LDCE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 0.608ns (10.363%)  route 5.259ns (89.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.844    -0.872    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y101        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.416 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[0]/Q
                         net (fo=1, routed)           3.002     2.585    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[0]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.152     2.737 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[0]_i_1/O
                         net (fo=1, routed)           2.257     4.995    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_31
    SLICE_X50Y96         LDCE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.492ns  (logic 0.580ns (23.272%)  route 1.912ns (76.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.902    -0.814    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X61Y112        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[7]/Q
                         net (fo=1, routed)           0.973     0.614    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[7]
    SLICE_X66Y111        LUT4 (Prop_lut4_I3_O)        0.124     0.738 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.940     1.678    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_24
    SLICE_X60Y109        LDCE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.543ns  (logic 0.580ns (22.805%)  route 1.963ns (77.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.840    -0.876    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y111        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[6]/Q
                         net (fo=2, routed)           0.870     0.449    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[6]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.124     0.573 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[6]_i_1/O
                         net (fo=1, routed)           1.094     1.667    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_25
    SLICE_X45Y108        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 0.642ns (25.339%)  route 1.892ns (74.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.843    -0.873    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X38Y108        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]/Q
                         net (fo=2, routed)           1.275     0.920    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[25]
    SLICE_X36Y108        LUT4 (Prop_lut4_I1_O)        0.124     1.044 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[25]_i_1/O
                         net (fo=1, routed)           0.616     1.660    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_6
    SLICE_X36Y110        LDCE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.535ns  (logic 0.580ns (22.879%)  route 1.955ns (77.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.840    -0.876    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y111        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]/Q
                         net (fo=2, routed)           1.119     0.699    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[7]
    SLICE_X41Y111        LUT4 (Prop_lut4_I1_O)        0.124     0.823 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.836     1.659    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_24
    SLICE_X45Y108        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.515ns  (logic 0.642ns (25.529%)  route 1.873ns (74.471%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.844    -0.872    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X38Y106        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[17]/Q
                         net (fo=2, routed)           1.261     0.906    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[17]
    SLICE_X37Y105        LUT4 (Prop_lut4_I1_O)        0.124     1.030 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[17]_i_1/O
                         net (fo=1, routed)           0.612     1.642    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_14
    SLICE_X36Y105        LDCE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.699ns  (logic 0.467ns (66.821%)  route 0.232ns (33.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.647    -1.522    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y115        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.367    -1.155 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[20]/Q
                         net (fo=2, routed)           0.232    -0.923    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[20]
    SLICE_X41Y115        LUT4 (Prop_lut4_I1_O)        0.100    -0.823 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.823    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_11
    SLICE_X41Y115        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.699ns  (logic 0.467ns (66.803%)  route 0.232ns (33.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.647    -1.522    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y115        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.367    -1.155 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[23]/Q
                         net (fo=2, routed)           0.232    -0.923    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[23]
    SLICE_X41Y115        LUT4 (Prop_lut4_I1_O)        0.100    -0.823 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.823    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_8
    SLICE_X41Y115        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.734ns  (logic 0.518ns (70.562%)  route 0.216ns (29.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.652    -1.517    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X36Y108        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.418    -1.099 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[27]/Q
                         net (fo=1, routed)           0.216    -0.883    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[27]
    SLICE_X37Y108        LUT4 (Prop_lut4_I3_O)        0.100    -0.783 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.783    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_4
    SLICE_X37Y108        LDCE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.723ns  (logic 0.467ns (64.558%)  route 0.256ns (35.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.704    -1.465    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X64Y119        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.367    -1.098 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[29]/Q
                         net (fo=1, routed)           0.256    -0.841    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[29]
    SLICE_X64Y118        LUT4 (Prop_lut4_I3_O)        0.100    -0.741 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.741    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_2
    SLICE_X64Y118        LDCE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.833ns  (logic 0.467ns (56.074%)  route 0.366ns (43.926%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.647    -1.522    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y115        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDRE (Prop_fdre_C_Q)         0.367    -1.155 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]/Q
                         net (fo=2, routed)           0.366    -0.789    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]
    SLICE_X41Y115        LUT4 (Prop_lut4_I1_O)        0.100    -0.689 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.689    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_10
    SLICE_X41Y115        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.885ns  (logic 0.467ns (52.789%)  route 0.418ns (47.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.651    -1.518    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.367    -1.151 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]/Q
                         net (fo=2, routed)           0.141    -1.010    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]
    SLICE_X41Y110        LUT4 (Prop_lut4_I1_O)        0.100    -0.910 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.277    -0.633    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_29
    SLICE_X40Y109        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.849ns  (logic 0.467ns (55.021%)  route 0.382ns (44.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.710    -1.459    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X64Y114        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.367    -1.092 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[16]/Q
                         net (fo=2, routed)           0.382    -0.710    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[16]
    SLICE_X65Y115        LUT4 (Prop_lut4_I1_O)        0.100    -0.610 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.610    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_15
    SLICE_X65Y115        LDCE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.852ns  (logic 0.467ns (54.796%)  route 0.385ns (45.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.709    -1.460    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X64Y115        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]/Q
                         net (fo=2, routed)           0.385    -0.707    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[21]
    SLICE_X64Y118        LUT4 (Prop_lut4_I1_O)        0.100    -0.607 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.607    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_10
    SLICE_X64Y118        LDCE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.956ns  (logic 0.467ns (48.860%)  route 0.489ns (51.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.642    -1.527    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X43Y119        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.367    -1.160 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig_reg[31]/Q
                         net (fo=1, routed)           0.489    -0.671    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_sig[31]
    SLICE_X44Y117        LUT4 (Prop_lut4_I3_O)        0.100    -0.571 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.571    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_0
    SLICE_X44Y117        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.975ns  (logic 0.467ns (47.900%)  route 0.508ns (52.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.648    -1.521    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y113        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y113        FDRE (Prop_fdre_C_Q)         0.367    -1.154 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]/Q
                         net (fo=2, routed)           0.232    -0.922    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[12]
    SLICE_X41Y113        LUT4 (Prop_lut4_I1_O)        0.100    -0.822 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/reg_data_out_reg[12]_i_1/O
                         net (fo=1, routed)           0.276    -0.546    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM_n_19
    SLICE_X41Y112        LDCE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IIC_0_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.714ns  (logic 1.533ns (26.836%)  route 4.180ns (73.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  IIC_0_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_0_scl_iobuf/IO
    Y11                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  IIC_0_scl_iobuf/IBUF/O
                         net (fo=1, routed)           4.180     5.714    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X36Y76         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.464     2.643    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 IIC_0_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.547ns (27.698%)  route 4.039ns (72.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  IIC_0_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_0_sda_iobuf/IO
    Y12                  IBUF (Prop_ibuf_I_O)         1.547     1.547 r  IIC_0_sda_iobuf/IBUF/O
                         net (fo=1, routed)           4.039     5.586    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X36Y76         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.464     2.643    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.843ns  (logic 0.559ns (30.325%)  route 1.284ns (69.675%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[12]/G
    SLICE_X60Y112        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[12]/Q
                         net (fo=1, routed)           1.284     1.843    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X60Y111        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.711     2.890    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y111        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.759ns  (logic 0.559ns (31.773%)  route 1.200ns (68.227%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[9]/G
    SLICE_X61Y113        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[9]/Q
                         net (fo=1, routed)           1.200     1.759    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X60Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.713     2.892    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y108        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.423ns  (logic 0.559ns (39.271%)  route 0.864ns (60.729%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y103        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[10]/G
    SLICE_X43Y103        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[10]/Q
                         net (fo=1, routed)           0.864     1.423    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X48Y100        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.652     2.831    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.559ns (39.723%)  route 0.848ns (60.277%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[8]/G
    SLICE_X60Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[8]/Q
                         net (fo=1, routed)           0.848     1.407    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X61Y109        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.712     2.891    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y109        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.398ns  (logic 0.625ns (44.710%)  route 0.773ns (55.290%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[30]/G
    SLICE_X46Y124        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[30]/Q
                         net (fo=1, routed)           0.773     1.398    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X45Y120        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.641     2.820    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y120        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.377ns  (logic 0.559ns (40.591%)  route 0.818ns (59.409%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[2]/G
    SLICE_X40Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[2]/Q
                         net (fo=1, routed)           0.818     1.377    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X49Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.650     2.829    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.365ns  (logic 0.559ns (40.940%)  route 0.806ns (59.060%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[6]/G
    SLICE_X45Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[6]/Q
                         net (fo=1, routed)           0.806     1.365    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X49Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.650     2.829    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.358ns  (logic 0.559ns (41.164%)  route 0.799ns (58.836%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y112        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[11]/G
    SLICE_X60Y112        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[11]/Q
                         net (fo=1, routed)           0.799     1.358    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X60Y111        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        1.711     2.890    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y111        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[5]/G
    SLICE_X45Y108        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[5]/Q
                         net (fo=1, routed)           0.097     0.255    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X44Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.909     1.275    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y108        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[1]/G
    SLICE_X45Y103        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[1]/Q
                         net (fo=1, routed)           0.101     0.259    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X47Y103        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.910     1.276    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y103        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y113        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[14]/G
    SLICE_X65Y113        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[14]/Q
                         net (fo=1, routed)           0.110     0.268    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X65Y112        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.930     1.296    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y112        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.555%)  route 0.112ns (41.445%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y117        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/G
    SLICE_X44Y117        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/Q
                         net (fo=1, routed)           0.112     0.270    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X45Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.902     1.268    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/G
    SLICE_X37Y110        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[31]/Q
                         net (fo=1, routed)           0.112     0.270    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X36Y111        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.908     1.274    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y111        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.314%)  route 0.113ns (41.686%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[9]/G
    SLICE_X53Y119        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[9]/Q
                         net (fo=1, routed)           0.113     0.271    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X52Y118        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.897     1.263    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y118        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.158ns (58.302%)  route 0.113ns (41.698%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[5]/G
    SLICE_X53Y119        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[5]/Q
                         net (fo=1, routed)           0.113     0.271    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X52Y118        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.897     1.263    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y118        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.844%)  route 0.115ns (42.156%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[0]/G
    SLICE_X47Y108        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[0]/Q
                         net (fo=1, routed)           0.115     0.273    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X49Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.909     1.275    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y107        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.782%)  route 0.115ns (42.218%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[15]/G
    SLICE_X41Y112        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[15]/Q
                         net (fo=1, routed)           0.115     0.273    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X39Y112        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.906     1.272    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y112        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.782%)  route 0.115ns (42.218%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        LDCE                         0.000     0.000 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[16]/G
    SLICE_X41Y113        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out_reg[16]/Q
                         net (fo=1, routed)           0.115     0.273    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X39Y113        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2749, routed)        0.905     1.271    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y113        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpeedClockData_0
                            (input port)
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.622ns (21.675%)  route 5.862ns (78.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SpeedClockData_0 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_0
    V16                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SpeedClockData_0_IBUF_inst/O
                         net (fo=2, routed)           4.139     5.637    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X62Y117        LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.723     7.485    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X64Y110        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.713    -1.456    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X64Y110        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[0]/C

Slack:                    inf
  Source:                 SpeedClockData_0
                            (input port)
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.622ns (21.675%)  route 5.862ns (78.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SpeedClockData_0 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_0
    V16                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SpeedClockData_0_IBUF_inst/O
                         net (fo=2, routed)           4.139     5.637    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X62Y117        LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.723     7.485    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X64Y110        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.713    -1.456    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X64Y110        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[1]/C

Slack:                    inf
  Source:                 SpeedClockData_0
                            (input port)
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.622ns (21.675%)  route 5.862ns (78.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SpeedClockData_0 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_0
    V16                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SpeedClockData_0_IBUF_inst/O
                         net (fo=2, routed)           4.139     5.637    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X62Y117        LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.723     7.485    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X64Y110        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.713    -1.456    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X64Y110        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[2]/C

Slack:                    inf
  Source:                 SpeedClockData_0
                            (input port)
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.485ns  (logic 1.622ns (21.675%)  route 5.862ns (78.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SpeedClockData_0 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_0
    V16                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SpeedClockData_0_IBUF_inst/O
                         net (fo=2, routed)           4.139     5.637    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X62Y117        LUT2 (Prop_lut2_I1_O)        0.124     5.761 r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.723     7.485    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X64Y110        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.713    -1.456    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X64Y110        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[3]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.622ns (21.748%)  route 5.838ns (78.252%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           4.253     5.751    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X43Y110        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.585     7.460    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X43Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.643    -1.526    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X43Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[28]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.622ns (21.748%)  route 5.838ns (78.252%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           4.253     5.751    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X43Y110        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.585     7.460    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X43Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.643    -1.526    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X43Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[29]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.622ns (21.748%)  route 5.838ns (78.252%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           4.253     5.751    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X43Y110        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.585     7.460    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X43Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.643    -1.526    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X43Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[30]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.622ns (21.748%)  route 5.838ns (78.252%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           4.253     5.751    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X43Y110        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.585     7.460    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X43Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.643    -1.526    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X43Y118        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[31]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.451ns  (logic 1.622ns (21.774%)  route 5.829ns (78.226%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           4.253     5.751    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X43Y110        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.576     7.451    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.645    -1.524    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[28]/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.451ns  (logic 1.622ns (21.774%)  route 5.829ns (78.226%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           4.253     5.751    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X43Y110        LUT2 (Prop_lut2_I1_O)        0.124     5.875 r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          1.576     7.451    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         1.645    -1.524    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X40Y117        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SpeedClockData_1
                            (input port)
  Destination:            design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.367ns (19.685%)  route 1.497ns (80.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  SpeedClockData_1 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_1
    W14                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  SpeedClockData_1_IBUF_inst/O
                         net (fo=2, routed)           1.497     1.863    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X54Y121        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.919    -0.821    design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X54Y121        FDRE                                         r  design_1_i/Motors/Motor_1/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/C

Slack:                    inf
  Source:                 SpeedClockData_0
                            (input port)
  Destination:            design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.266ns (13.526%)  route 1.700ns (86.474%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SpeedClockData_0 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_0
    V16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_0_IBUF_inst/O
                         net (fo=2, routed)           1.700     1.966    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X62Y117        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.926    -0.814    design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X62Y117        FDRE                                         r  design_1_i/Motors/Motor_0/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.292ns (14.471%)  route 1.726ns (85.529%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           1.726     2.018    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X39Y100        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X39Y100        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/C

Slack:                    inf
  Source:                 SpeedClockData_2
                            (input port)
  Destination:            design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.018ns  (logic 0.266ns (13.180%)  route 1.752ns (86.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SpeedClockData_2 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_2
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  SpeedClockData_2_IBUF_inst/O
                         net (fo=2, routed)           1.752     2.018    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X44Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.908    -0.832    design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X44Y110        FDRE                                         r  design_1_i/Motors/Motor_2/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/speed_clk_sig_reg/C

Slack:                    inf
  Source:                 sonar_echo_0
                            (input port)
  Destination:            design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.068ns  (logic 0.297ns (14.372%)  route 1.771ns (85.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns = ( 4.093 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  sonar_echo_0 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_0
    W11                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sonar_echo_0_IBUF_inst/O
                         net (fo=1, routed)           1.771     2.068    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_echo
    SLICE_X26Y80         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.833     4.093    design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X26Y80         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_0/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/echo_unsynced_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sonar_echo_1
                            (input port)
  Destination:            design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.097ns  (logic 0.283ns (13.493%)  route 1.814ns (86.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 4.097 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  sonar_echo_1 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_1
    T5                   IBUF (Prop_ibuf_I_O)         0.283     0.283 r  sonar_echo_1_IBUF_inst/O
                         net (fo=1, routed)           1.814     2.097    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/sonar_echo
    SLICE_X29Y83         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     5.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     2.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     3.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.837     4.097    design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/Ultrasone/HC_SR04_1/U0/HC_SR04_v1_0_S00_AXI_inst/CORE1/echo_unsynced_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.337ns (14.828%)  route 1.936ns (85.172%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           1.763     2.055    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X39Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.100 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.173     2.273    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X39Y101        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X39Y101        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[0]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.337ns (14.828%)  route 1.936ns (85.172%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           1.763     2.055    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X39Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.100 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.173     2.273    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X39Y101        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X39Y101        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[1]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.337ns (14.828%)  route 1.936ns (85.172%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           1.763     2.055    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X39Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.100 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.173     2.273    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X39Y101        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X39Y101        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[2]/C

Slack:                    inf
  Source:                 SpeedClockData_3
                            (input port)
  Destination:            design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.337ns (14.828%)  route 1.936ns (85.172%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SpeedClockData_3 (IN)
                         net (fo=0)                   0.000     0.000    SpeedClockData_3
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SpeedClockData_3_IBUF_inst/O
                         net (fo=2, routed)           1.763     2.055    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/SpeedClockData
    SLICE_X39Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.100 r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_sig[0]_i_1/O
                         net (fo=64, routed)          0.173     2.273    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig
    SLICE_X39Y101        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=598, routed)         0.911    -0.829    design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/ClockData
    SLICE_X39Y101        FDRE                                         r  design_1_i/Motors/Motor_3/Speedsensor_0/U0/Speedsensor_v1_0_S00_AXI_inst/SpeedPM/distance_speed_sig_reg[3]/C





