
Spectre (R) Circuit Simulator
Version 23.1.0.242.isr1 64bit -- 7 Sep 2023
Copyright (C) 1989-2023 Cadence Design Systems, Inc. All rights reserved
        worldwide. Cadence and Spectre are registered trademarks of Cadence
        Design Systems, Inc. All others are the property of their respective
        holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA
        Security, Inc.

User: sstatthoudakis   Host: torreyridge   HostID: 7F0100   PID: 18120
Memory  available: 93.3853 GB  physical: 135.0278 GB
Linux   : CentOS Linux release 7 (Core)
CPU Type: Intel(R) Xeon(R) Silver 4114 CPU @ 2.20GHz
All processors running at 2194.8 MHz
        Socket: Processors
        0:       0
        2:       1
        4:       2
        6:       3
        8:       4
        10:      5
        12:      6
        14:      7
        16:      8
        18:      9
        20:     10
        22:     11
        
System load averages (1min, 5min, 15min) : 61.8 %, 59.2 %, 47.8 %
This is a virtual machine


Simulating `nand_ss.scs' on torreyridge at 3:48:05 PM, Wed Oct 29, 2025
        (process id: 18120).
Current working directory:
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load
Command line:
     \
        /CASNFSHOME/home/edatools/cadence/2023-24/RHELx86/SPECTRE_23.10.242/tools.lnx86/bin/spectre
        \
        -64 nand_ss.scs
Licensing Information:
[15:48:05.231865] Configured Lic search path (22.01-s002): 5280@10.64.82.10

Licensing Information:
[15:48:05.349305] Periodic Lic check successful

Reading file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.scs
Reading file: 
        /CASNFSHOME/home/edatools/cadence/2023-24/RHELx86/SPECTRE_23.10.242/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ihp013ng_include_all_slow.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_HBT/VBIC/spectre/SG13_cornerBIP.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_HBT/VBIC/spectre/SG13_hbt_mm.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_HBT/VBIC/spectre/SG13_hbt.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_HBT/VBIC/spectre/SG13_hbt_stat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/cornerMOSlv_psp.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moslv_psp_stat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moslv_psp_mod.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moslv_psp_parm.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/cornerMOShv_psp.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moshv_psp_stat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moshv_psp_mod.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moshv_psp_parm.scs

Warning from spectre in `nmoselt', during circuit read-in.
    WARNING (SFE-2296):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_moshv_psp_mod.lib"
        79: The inline subckt definition `nmoselt' does not contain any inline
        components. The `inline' qualifier will therefore be ignored.

Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/sg13_svaricaphv_mosvar_mod.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cornerRES.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_res_mm.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_res_stat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_res.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cornerCAP.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cap_mm.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cap_stat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cap.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/Ind_unit_4PI
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/Parameters_define_4PI
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/sg13s_dschottky_nbl1_mod.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_diodes.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/CheckMOSstat.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_MOS/library/spectre/CheckMOSdyn.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_ESD/spectre/SG13_esd.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_cornerTSV.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_paramsTSV.scs
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/SG13S_618_rev1.12.15/tech/SG13_PASSIVES/spectre/SG13_tsv.lib
Reading file: 
        /CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs
Time for NDB Parsing: CPU = 607.63 ms, elapsed = 928.027 ms.
Time accumulated: CPU = 723.665 ms, elapsed = 928.029 ms.
Peak resident memory used = 112 Mbytes.


Warning from spectre in `NA2JIX0':`ncell1', during hierarchy flattening.
    WARNING (SFE-103):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs"
        26304: Subcircuit parameter `nrd', defined for subcircuit
        `sg13_lv_pmos', has been ignored because it is invalid. Check the
        parameters that are defined for the instantiated subcircuit and rerun
        the simulation.
    WARNING (SFE-103):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs"
        26304: Subcircuit parameter `nrs', defined for subcircuit
        `sg13_lv_pmos', has been ignored because it is invalid. Check the
        parameters that are defined for the instantiated subcircuit and rerun
        the simulation.
    WARNING (SFE-103):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs"
        26307: Subcircuit parameter `nrd', defined for subcircuit
        `sg13_lv_pmos', has been ignored because it is invalid. Check the
        parameters that are defined for the instantiated subcircuit and rerun
        the simulation.
    WARNING (SFE-103):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs"
        26307: Subcircuit parameter `nrs', defined for subcircuit
        `sg13_lv_pmos', has been ignored because it is invalid. Check the
        parameters that are defined for the instantiated subcircuit and rerun
        the simulation.
    WARNING (SFE-103):
        "/CASNFSHOME/home/tsaikaterini/IHP/IHP_Generation_files/130ng/ixc013ng_stdcell_rc.scs"
        26310: Subcircuit parameter `nrd', defined for subcircuit
        `sg13_lv_nmos', has been ignored because it is invalid. Check the
        parameters that are defined for the instantiated subcircuit and rerun
        the simulation.
        Further occurrences of this warning will be suppressed.

Time for Elaboration: CPU = 43.322 ms, elapsed = 46.349 ms.
Time accumulated: CPU = 767.22 ms, elapsed = 976.012 ms.
Peak resident memory used = 121 Mbytes.


Time for EDB Visiting: CPU = 28.732 ms, elapsed = 29.6249 ms.
Time accumulated: CPU = 796.205 ms, elapsed = 1.00726 s.
Peak resident memory used = 127 Mbytes.


Warning from spectre during initial setup.
    WARNING (SPECTRE-17237): Assert violations will be written to the sqldb
        file because the 'checklimitdest' option has not been specified.
    WARNING (SPECTRE-17607): Assert `check_sg13s_lv_nmosHV_vgs' is ignored
        because it contains an expression which is not supported by native
        evaluator. 
    WARNING (SPECTRE-17607): Assert `check_sg13s_lv_nmosHV_vgd' is ignored
        because it contains an expression which is not supported by native
        evaluator. 
    WARNING (SPECTRE-17607): Assert `check_sg13s_lv_nmosHV_vds' is ignored
        because it contains an expression which is not supported by native
        evaluator. 
    WARNING (SPECTRE-17607): Assert `check_sg13s_lv_nmosHV_vdb' is ignored
        because it contains an expression which is not supported by native
        evaluator. 
    WARNING (SPECTRE-17607): Assert `check_sg13s_lv_nmosHV_vgb' is ignored
        because it contains an expression which is not supported by native
        evaluator. 
        Further occurrences of this warning will be suppressed.


Global user options:
               temp = 0

Scoped user options:

Circuit inventory:
              nodes 683
          capacitor 760   
          pspnqs103 160   
           resistor 600   
            vsource 3     

Analysis and control statement inventory:
         altergroup 14    
               tran 15    

Output statements:
             .probe 0     
           .measure 3     
               save 0     

Design checks inventory:
          paramtest 640   
             assert 40    


Notice from spectre.
    322 warnings suppressed.

Time for parsing: CPU = 28.328 ms, elapsed = 466.258 ms.
Time accumulated: CPU = 824.74 ms, elapsed = 1.47502 s.
Peak resident memory used = 131 Mbytes.

~~~~~~~~~~~~~~~~~~~~~~
Pre-Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~

Notice from spectre during transient analysis `transient1'.
    No checklimit analysis defined for asserts. A default checklimit analysis
        'SpectreChecklimitAnal' has been created with all asserts enabled.


*****************************************************
Transient Analysis `transient1': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 33.998 ms, elapsed = 34.024 ms.

Notice from spectre during transient analysis `transient1'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient1.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 0 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             159

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell11.2:Q) = 1.053 V
I: I(VVDD:p) = 78.25 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (8.9 %)       1 (46.6 %)      2 (29.4 %)      3 (100.0 %)
         4 (100.0 %)     5 (6.5 %)       6 (11.3 %)      7 (86.8 %)
         8 (39.7 %)      9 (100.0 %)    10 (14.3 %)     11 (15.2 %)
        Total: 558.7%
Initial condition solution time: CPU = 34.177 ms, elapsed = 34.9779 ms.
Intrinsic tran analysis time:    CPU = 471.041 ms, elapsed = 533.726 ms.
Opening measure  file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.measure
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt0
Total time required for tran analysis `transient1': CPU = 586.972 ms, elapsed =
        879.748 ms, util. = 66.7%.
Time accumulated: CPU = 1.43738 s, elapsed = 2.51094 s.
Peak resident memory used = 145 Mbytes.


*************************
Alter Group `altergroup1'
*************************
Time for altergroup1: CPU = 22.632 ms, elapsed = 24.096 ms.
Time accumulated: CPU = 1.46015 s, elapsed = 2.53802 s.
Peak resident memory used = 145 Mbytes.


*****************************************************
Transient Analysis `transient2': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 32.208 ms, elapsed = 32.248 ms.

Notice from spectre during transient analysis `transient2'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient2.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 50 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             155

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell12.2:Q) = 1.034 V
I: I(VVDD:p) = 74.74 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (7.1 %)       1 (38.5 %)      2 (30.4 %)      3 (100.0 %)
         4 (100.0 %)     5 (9.1 %)       6 (9.3 %)       7 (91.4 %)
         8 (26.7 %)      9 (100.0 %)    10 (18.2 %)     11 (9.9 %)
        Total: 540.6%
Initial condition solution time: CPU = 32.363 ms, elapsed = 35.5079 ms.
Intrinsic tran analysis time:    CPU = 447.848 ms, elapsed = 556.127 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt1
Total time required for tran analysis `transient2': CPU = 488.494 ms, elapsed =
        663.167 ms, util. = 73.7%.
Time accumulated: CPU = 1.96161 s, elapsed = 3.27424 s.
Peak resident memory used = 146 Mbytes.


*************************
Alter Group `altergroup2'
*************************
Time for altergroup2: CPU = 18.55 ms, elapsed = 18.8391 ms.
Time accumulated: CPU = 1.98027 s, elapsed = 3.2941 s.
Peak resident memory used = 146 Mbytes.


*****************************************************
Transient Analysis `transient3': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 17.736 ms, elapsed = 17.741 ms.

Notice from spectre during transient analysis `transient3'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient3.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 125 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             149

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1.011 V
I: I(VVDD:p) = 89.08 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (8.3 %)       1 (40.2 %)      2 (26.9 %)      3 (100.0 %)
         4 (100.0 %)     5 (8.4 %)       6 (11.9 %)      7 (92.9 %)
         8 (23.0 %)      9 (100.0 %)    10 (19.9 %)     11 (8.5 %)
        Total: 540.0%
Initial condition solution time: CPU = 17.888 ms, elapsed = 18.2891 ms.
Intrinsic tran analysis time:    CPU = 410.735 ms, elapsed = 477.835 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt2
Total time required for tran analysis `transient3': CPU = 439.856 ms, elapsed =
        554.916 ms, util. = 79.3%.
Time accumulated: CPU = 2.44818 s, elapsed = 3.93471 s.
Peak resident memory used = 146 Mbytes.


*************************
Alter Group `altergroup3'
*************************
Time for altergroup3: CPU = 25.274 ms, elapsed = 25.7921 ms.
Time accumulated: CPU = 2.47381 s, elapsed = 3.96269 s.
Peak resident memory used = 146 Mbytes.


*****************************************************
Transient Analysis `transient4': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 21.518 ms, elapsed = 21.544 ms.

Notice from spectre during transient analysis `transient4'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient4.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 0 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             191

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell12.2:Q) = 1.138 V
I: I(VVDD:p) = 125.7 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (7.7 %)       1 (33.4 %)      2 (22.7 %)      3 (100.0 %)
         4 (100.0 %)     5 (9.6 %)       6 (24.3 %)      7 (94.2 %)
         8 (19.7 %)      9 (100.0 %)    10 (16.9 %)     11 (7.4 %)
        Total: 535.8%
Initial condition solution time: CPU = 21.631 ms, elapsed = 22.449 ms.
Intrinsic tran analysis time:    CPU = 581.092 ms, elapsed = 641.842 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt3
Total time required for tran analysis `transient4': CPU = 614.674 ms, elapsed =
        723.813 ms, util. = 84.9%.
Time accumulated: CPU = 3.10476 s, elapsed = 4.76928 s.
Peak resident memory used = 146 Mbytes.


*************************
Alter Group `altergroup4'
*************************
Time for altergroup4: CPU = 26.059 ms, elapsed = 26.5529 ms.
Time accumulated: CPU = 3.13102 s, elapsed = 4.79772 s.
Peak resident memory used = 146 Mbytes.


*****************************************************
Transient Analysis `transient5': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 20.329 ms, elapsed = 20.3309 ms.

Notice from spectre during transient analysis `transient5'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient5.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 50 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             185

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell11.2:Q) = 1.125 V
I: I(VVDD:p) = 138.6 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (10.7 %)      1 (29.6 %)      2 (28.4 %)      3 (100.0 %)
         4 (100.0 %)     5 (10.9 %)      6 (22.4 %)      7 (95.0 %)
         8 (17.6 %)      9 (100.0 %)    10 (14.8 %)     11 (6.3 %)
        Total: 535.6%
Initial condition solution time: CPU = 20.44 ms, elapsed = 21.0259 ms.
Intrinsic tran analysis time:    CPU = 536.067 ms, elapsed = 603.609 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt4
Total time required for tran analysis `transient5': CPU = 565.079 ms, elapsed =
        671.847 ms, util. = 84.1%.
Time accumulated: CPU = 3.71056 s, elapsed = 5.54525 s.
Peak resident memory used = 146 Mbytes.


*************************
Alter Group `altergroup5'
*************************
Time for altergroup5: CPU = 18.562 ms, elapsed = 18.8529 ms.
Time accumulated: CPU = 3.72924 s, elapsed = 5.56528 s.
Peak resident memory used = 146 Mbytes.


*****************************************************
Transient Analysis `transient6': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 17.548 ms, elapsed = 17.5672 ms.

Notice from spectre during transient analysis `transient6'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient6.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 125 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             179

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell12.1:Q) = 1.107 V
I: I(VVDD:p) = 132.3 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (13.2 %)      1 (26.1 %)      2 (34.3 %)      3 (100.0 %)
         4 (100.0 %)     5 (11.4 %)      6 (19.9 %)      7 (95.6 %)
         8 (15.8 %)      9 (100.0 %)    10 (13.2 %)     11 (5.7 %)
        Total: 535.2%
Initial condition solution time: CPU = 17.663 ms, elapsed = 18.1739 ms.
Intrinsic tran analysis time:    CPU = 502.675 ms, elapsed = 585.571 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt5
Total time required for tran analysis `transient6': CPU = 528.685 ms, elapsed =
        654.723 ms, util. = 80.7%.
Time accumulated: CPU = 4.27328 s, elapsed = 6.32164 s.
Peak resident memory used = 146 Mbytes.


*************************
Alter Group `altergroup6'
*************************
Time for altergroup6: CPU = 18.598 ms, elapsed = 19.1691 ms.
Time accumulated: CPU = 4.29201 s, elapsed = 6.34264 s.
Peak resident memory used = 146 Mbytes.


*****************************************************
Transient Analysis `transient7': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 16.144 ms, elapsed = 16.15 ms.

Notice from spectre during transient analysis `transient7'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient7.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 0 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             223

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1.228 V
I: I(VVDD:p) = 153.8 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (14.1 %)      1 (24.0 %)      2 (39.5 %)      3 (100.0 %)
         4 (100.0 %)     5 (10.4 %)      6 (17.5 %)      7 (96.2 %)
         8 (14.6 %)      9 (100.0 %)    10 (16.1 %)     11 (5.4 %)
        Total: 537.8%
Initial condition solution time: CPU = 16.278 ms, elapsed = 16.9239 ms.
Intrinsic tran analysis time:    CPU = 609.737 ms, elapsed = 679.444 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt6
Total time required for tran analysis `transient7': CPU = 634.438 ms, elapsed =
        752.565 ms, util. = 84.3%.
Time accumulated: CPU = 4.94315 s, elapsed = 7.2401 s.
Peak resident memory used = 146 Mbytes.


*************************
Alter Group `altergroup7'
*************************
Time for altergroup7: CPU = 18.912 ms, elapsed = 26.4249 ms.
Time accumulated: CPU = 4.9623 s, elapsed = 7.29063 s.
Peak resident memory used = 146 Mbytes.


*****************************************************
Transient Analysis `transient8': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 17.11 ms, elapsed = 17.113 ms.

Notice from spectre during transient analysis `transient8'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient8.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 50 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             216

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1.216 V
I: I(VVDD:p) = 177.5 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (12.9 %)      1 (23.0 %)      2 (43.2 %)      3 (100.0 %)
         4 (100.0 %)     5 (11.8 %)      6 (15.6 %)      7 (96.6 %)
         8 (13.4 %)      9 (100.0 %)    10 (26.5 %)     11 (4.8 %)
        Total: 547.7%
Initial condition solution time: CPU = 17.242 ms, elapsed = 17.7581 ms.
Intrinsic tran analysis time:    CPU = 611.58 ms, elapsed = 710.58 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt7
Total time required for tran analysis `transient8': CPU = 637.03 ms, elapsed =
        770.987 ms, util. = 82.6%.
Time accumulated: CPU = 5.61513 s, elapsed = 8.17851 s.
Peak resident memory used = 146 Mbytes.


*************************
Alter Group `altergroup8'
*************************
Time for altergroup8: CPU = 19.828 ms, elapsed = 20.0579 ms.
Time accumulated: CPU = 5.6351 s, elapsed = 8.19966 s.
Peak resident memory used = 146 Mbytes.


*****************************************************
Transient Analysis `transient9': time = (0 s -> 2 ns)
*****************************************************
DC simulation time: CPU = 18.182 ms, elapsed = 18.1849 ms.

Notice from spectre during transient analysis `transient9'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient9.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 125 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             201

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.1:Q) = 1.206 V
I: I(VVDD:p) = 176.9 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (12.1 %)      1 (24.8 %)      2 (41.4 %)      3 (100.0 %)
         4 (100.0 %)     5 (13.2 %)      6 (16.3 %)      7 (96.9 %)
         8 (12.3 %)      9 (100.0 %)    10 (33.4 %)     11 (4.6 %)
        Total: 555.1%
Initial condition solution time: CPU = 18.298 ms, elapsed = 18.5959 ms.
Intrinsic tran analysis time:    CPU = 598.89 ms, elapsed = 689.636 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt8
Total time required for tran analysis `transient9': CPU = 625.6 ms, elapsed =
        732.866 ms, util. = 85.4%.
Time accumulated: CPU = 6.27855 s, elapsed = 9.09202 s.
Peak resident memory used = 146 Mbytes.


*************************
Alter Group `altergroup9'
*************************
Time for altergroup9: CPU = 27.271 ms, elapsed = 27.9481 ms.
Time accumulated: CPU = 6.30604 s, elapsed = 9.12182 s.
Peak resident memory used = 146 Mbytes.


******************************************************
Transient Analysis `transient10': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 20.017 ms, elapsed = 20.035 ms.

Notice from spectre during transient analysis `transient10'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient10.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 0 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             245

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell12.2:Q) = 1.32 V
I: I(VGND:p) = 124.3 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (13.4 %)      1 (24.4 %)      2 (44.5 %)      3 (100.0 %)
         4 (100.0 %)     5 (14.2 %)      6 (16.1 %)      7 (97.2 %)
         8 (14.2 %)      9 (100.0 %)    10 (40.7 %)     11 (5.5 %)
        Total: 570.4%
Initial condition solution time: CPU = 20.162 ms, elapsed = 20.906 ms.
Intrinsic tran analysis time:    CPU = 712.623 ms, elapsed = 821.234 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt9
Total time required for tran analysis `transient10': CPU = 743.917 ms, elapsed
        = 898.641 ms, util. = 82.8%.
Time accumulated: CPU = 7.06795 s, elapsed = 10.1903 s.
Peak resident memory used = 146 Mbytes.


**************************
Alter Group `altergroup10'
**************************
Time for altergroup10: CPU = 21.01 ms, elapsed = 21.754 ms.
Time accumulated: CPU = 7.08912 s, elapsed = 10.2141 s.
Peak resident memory used = 146 Mbytes.


******************************************************
Transient Analysis `transient11': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 17.914 ms, elapsed = 18.4309 ms.

Notice from spectre during transient analysis `transient11'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient11.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 50 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             236

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1.312 V
I: I(VGND:p) = 119.3 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (13.7 %)      1 (24.6 %)      2 (41.1 %)      3 (100.0 %)
         4 (100.0 %)     5 (20.6 %)      6 (15.6 %)      7 (97.5 %)
         8 (15.0 %)      9 (100.0 %)    10 (46.8 %)     11 (6.8 %)
        Total: 581.6%
Initial condition solution time: CPU = 18.038 ms, elapsed = 19.2261 ms.
Intrinsic tran analysis time:    CPU = 735.224 ms, elapsed = 882.509 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt10
Total time required for tran analysis `transient11': CPU = 761.428 ms, elapsed
        = 955.458 ms, util. = 79.7%.
Time accumulated: CPU = 7.86739 s, elapsed = 11.2815 s.
Peak resident memory used = 146 Mbytes.


**************************
Alter Group `altergroup11'
**************************
Time for altergroup11: CPU = 18.747 ms, elapsed = 19.187 ms.
Time accumulated: CPU = 7.88626 s, elapsed = 11.3023 s.
Peak resident memory used = 146 Mbytes.


******************************************************
Transient Analysis `transient12': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 17.174 ms, elapsed = 17.1781 ms.

Notice from spectre during transient analysis `transient12'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient12.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 125 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             225

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1.302 V
I: I(VGND:p) = 117.3 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (15.4 %)      1 (25.6 %)      2 (38.0 %)      3 (100.0 %)
         4 (100.0 %)     5 (19.6 %)      6 (14.7 %)      7 (97.7 %)
         8 (14.1 %)      9 (100.0 %)    10 (50.9 %)     11 (8.3 %)
        Total: 584.4%
Initial condition solution time: CPU = 17.307 ms, elapsed = 17.6251 ms.
Intrinsic tran analysis time:    CPU = 624.545 ms, elapsed = 744.055 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt11
Total time required for tran analysis `transient12': CPU = 650.293 ms, elapsed
        = 818.322 ms, util. = 79.5%.
Time accumulated: CPU = 8.55402 s, elapsed = 12.2248 s.
Peak resident memory used = 146 Mbytes.


**************************
Alter Group `altergroup12'
**************************
Time for altergroup12: CPU = 18.011 ms, elapsed = 18.739 ms.
Time accumulated: CPU = 8.57215 s, elapsed = 12.246 s.
Peak resident memory used = 146 Mbytes.


******************************************************
Transient Analysis `transient13': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 17.426 ms, elapsed = 17.4489 ms.

Notice from spectre during transient analysis `transient13'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient13.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 0 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             266

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.1:Q) = 1.408 V
I: I(VGND:p) = 153.1 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (17.8 %)      1 (24.3 %)      2 (35.3 %)      3 (100.0 %)
         4 (100.0 %)     5 (20.4 %)      6 (16.2 %)      7 (97.9 %)
         8 (13.2 %)      9 (100.0 %)    10 (55.1 %)     11 (7.8 %)
        Total: 587.9%
Initial condition solution time: CPU = 17.544 ms, elapsed = 18.368 ms.
Intrinsic tran analysis time:    CPU = 788.586 ms, elapsed = 894.131 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt12
Total time required for tran analysis `transient13': CPU = 815.388 ms, elapsed
        = 961.065 ms, util. = 84.8%.
Time accumulated: CPU = 9.4068 s, elapsed = 13.3609 s.
Peak resident memory used = 151 Mbytes.


**************************
Alter Group `altergroup13'
**************************
Time for altergroup13: CPU = 21.404 ms, elapsed = 22.063 ms.
Time accumulated: CPU = 9.42835 s, elapsed = 13.3844 s.
Peak resident memory used = 151 Mbytes.


******************************************************
Transient Analysis `transient14': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 18.475 ms, elapsed = 18.4791 ms.

Notice from spectre during transient analysis `transient14'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient14.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 50 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             253

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.2:Q) = 1.404 V
I: I(VVDD:p) = 146.8 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (17.9 %)      1 (28.1 %)      2 (33.1 %)      3 (100.0 %)
         4 (100.0 %)     5 (19.5 %)      6 (15.6 %)      7 (98.0 %)
         8 (12.9 %)      9 (100.0 %)    10 (58.7 %)     11 (7.4 %)
        Total: 591.3%
Initial condition solution time: CPU = 18.616 ms, elapsed = 19.1159 ms.
Intrinsic tran analysis time:    CPU = 752.136 ms, elapsed = 930.169 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt13
Total time required for tran analysis `transient14': CPU = 779.273 ms, elapsed
        = 982.265 ms, util. = 79.3%.
Time accumulated: CPU = 10.2255 s, elapsed = 14.4782 s.
Peak resident memory used = 151 Mbytes.


**************************
Alter Group `altergroup14'
**************************
Time for altergroup14: CPU = 19.014 ms, elapsed = 19.3911 ms.
Time accumulated: CPU = 10.2447 s, elapsed = 14.4993 s.
Peak resident memory used = 151 Mbytes.


******************************************************
Transient Analysis `transient15': time = (0 s -> 2 ns)
******************************************************
DC simulation time: CPU = 17.824 ms, elapsed = 17.828 ms.

Notice from spectre during transient analysis `transient15'.
    No outputs were found. Loosening output filter criterion to `allpub'.


Opening the PSFXL file ./nand_ss.raw/transient15.tran.tran ...
Important parameter values:
    start = 0 s
    outputstart = 0 s
    stop = 2 ns
    step = 100 fs
    maxstep = 40 ps
    ic = all
    useprevic = no
    skipdc = no
    reltol = 1e-03
    abstol(V) = 1 uV
    abstol(I) = 1 pA
    temp = 125 C
    tnom = 27 C
    tempeffects = all
    errpreset = moderate
    method = traponly
    lteratio = 3.5
    relref = sigglobal
    cmin = 0 F
    gmin = 1 pS


Output and IC/nodeset summary:
                 probe  2       
                 save   3       (current)
                 save   683     (voltage)

......9......8......7......6......5......4......3......2......1......0
Number of accepted tran steps =             241

Maximum value achieved for any signal of each quantity: 
V: V(nfanout4_1.ncell13.1:Q) = 1.397 V
I: I(VVDD:p) = 144.2 uA
If your circuit contains signals of the same quantity that are vastly different
        in size (such as high voltage circuitry combined with low voltage
        control circuitry), you should consider specifying global option
        `bin_relref=yes'.

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Post-Transient Simulation Summary
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
   -   To further speed up simulation, consider
          add ++aps on command line
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~


During simulation, the CPU load for active processors is :
         0 (18.4 %)      1 (31.2 %)      2 (31.8 %)      3 (100.0 %)
         4 (100.0 %)     5 (19.0 %)      6 (15.5 %)      7 (98.2 %)
         8 (12.7 %)      9 (100.0 %)    10 (61.2 %)     11 (9.1 %)
        Total: 597.0%
Initial condition solution time: CPU = 17.959 ms, elapsed = 18.3699 ms.
Intrinsic tran analysis time:    CPU = 667.101 ms, elapsed = 744.448 ms.
Opening mt file: 
        /CASNFSHOME2/home/sstatthoudakis/Documents/spectre/Gates/NAND2/corners/corner_pin1/gate_load/nand_ss.mt14
Total time required for tran analysis `transient15': CPU = 693.631 ms, elapsed
        = 786.19 ms, util. = 88.2%.
Time accumulated: CPU = 10.9566 s, elapsed = 15.41 s.
Peak resident memory used = 151 Mbytes.

Licensing Information:
Lic Summary:
[15:48:20.003691] Cdslmd servers:5280@10.64.82.10
[15:48:20.003738] Feature usage summary:
[15:48:20.003739] Virtuoso_Multi_mode_Simulation


Aggregate audit (3:48:20 PM, Wed Oct 29, 2025):
Time used: CPU = 11 s, elapsed = 15.5 s, util. = 71.2%.
Time spent in licensing: elapsed = 442 ms.
Peak memory used = 151 Mbytes.
Simulation started at: 3:48:05 PM, Wed Oct 29, 2025, ended at: 3:48:20 PM, Wed
        Oct 29, 2025, with elapsed time (wall clock): 15.5 s.
spectre completes with 0 errors, 12 warnings, and 18 notices.
