fifo_line.v,verilog,xil_defaultlib,../../../../prj_ocr.srcs/sources_1/ip/fifo_line/sim/fifo_line.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
