

================================================================
== Vivado HLS Report for 'lec8Ex1'
================================================================
* Date:           Tue May  9 14:44:57 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hw4_arrpartblock
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.130 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      181|      181| 1.810 us | 1.810 us |  181|  181|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_Loop  |      180|      180|         3|          -|          -|    60|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      5|       0|     272|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      48|    -|
|Register         |        -|      -|     179|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     179|     320|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln24_fu_266_p2     |     *    |      2|  0|  21|          16|          32|
    |res_fu_189_p2          |     *    |      3|  0|  21|          32|          32|
    |add_ln17_1_fu_290_p2   |     +    |      0|  0|  15|           6|           1|
    |add_ln19_fu_223_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln24_1_fu_195_p2   |     +    |      0|  0|  24|          17|           6|
    |add_ln24_fu_271_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln26_fu_243_p2     |     +    |      0|  0|  20|          13|           7|
    |i_fu_211_p2            |     +    |      0|  0|  15|           6|           1|
    |y_fu_275_p2            |     +    |      0|  0|  32|          32|          32|
    |icmp_ln17_1_fu_296_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln17_fu_205_p2    |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln19_fu_217_p2    |   icmp   |      0|  0|  11|           6|           5|
    |select_ln17_fu_302_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln19_fu_229_p3  |  select  |      0|  0|   6|           1|           6|
    |x_fu_259_p3            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      5|  0| 272|         181|         207|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          5|    1|          5|
    |i_0_reg_147       |   9|          2|    6|         12|
    |phi_mul_reg_158   |   9|          2|   13|         26|
    |phi_urem_reg_169  |   9|          2|    6|         12|
    +------------------+----+-----------+-----+-----------+
    |Total             |  48|         11|   26|         55|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln26_reg_348     |  13|   0|   13|          0|
    |ap_CS_fsm            |   4|   0|    4|          0|
    |i_0_reg_147          |   6|   0|    6|          0|
    |i_reg_328            |   6|   0|    6|          0|
    |icmp_ln19_reg_333    |   1|   0|    1|          0|
    |mul_ln24_reg_357     |  32|   0|   32|          0|
    |phi_mul_reg_158      |  13|   0|   13|          0|
    |phi_urem_reg_169     |   6|   0|    6|          0|
    |res_reg_315          |  32|   0|   32|          0|
    |sext_ln24_1_reg_320  |  32|   0|   32|          0|
    |sext_ln24_reg_310    |  32|   0|   32|          0|
    |tmp_reg_353          |   2|   0|    2|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 179|   0|  179|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|in_0_address0   | out |    5|  ap_memory |     in_0     |     array    |
|in_0_ce0        | out |    1|  ap_memory |     in_0     |     array    |
|in_0_q0         |  in |   32|  ap_memory |     in_0     |     array    |
|in_1_address0   | out |    5|  ap_memory |     in_1     |     array    |
|in_1_ce0        | out |    1|  ap_memory |     in_1     |     array    |
|in_1_q0         |  in |   32|  ap_memory |     in_1     |     array    |
|a               |  in |   16|   ap_none  |       a      |    scalar    |
|b               |  in |   16|   ap_none  |       b      |    scalar    |
|c               |  in |   32|   ap_none  |       c      |    scalar    |
|out_0_address0  | out |    5|  ap_memory |     out_0    |     array    |
|out_0_ce0       | out |    1|  ap_memory |     out_0    |     array    |
|out_0_we0       | out |    1|  ap_memory |     out_0    |     array    |
|out_0_d0        | out |   32|  ap_memory |     out_0    |     array    |
|out_1_address0  | out |    5|  ap_memory |     out_1    |     array    |
|out_1_ce0       | out |    1|  ap_memory |     out_1    |     array    |
|out_1_we0       | out |    1|  ap_memory |     out_1    |     array    |
|out_1_d0        | out |   32|  ap_memory |     out_1    |     array    |
|out_2_address0  | out |    5|  ap_memory |     out_2    |     array    |
|out_2_ce0       | out |    1|  ap_memory |     out_2    |     array    |
|out_2_we0       | out |    1|  ap_memory |     out_2    |     array    |
|out_2_d0        | out |   32|  ap_memory |     out_2    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

