#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov 28 14:46:21 2023
# Process ID: 4772
# Current directory: C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.runs/synth_1
# Command line: vivado.exe -log SingleCycleCPU_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SingleCycleCPU_top.tcl
# Log file: C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.runs/synth_1/SingleCycleCPU_top.vds
# Journal file: C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SingleCycleCPU_top.tcl -notrace
Command: synth_design -top SingleCycleCPU_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21148
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1127.672 ; gain = 14.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SingleCycleCPU_top' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.runs/synth_1/.Xil/Vivado-4772-LAPTOP-D9H6QATN/realtime/clk_wiz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (1#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.runs/synth_1/.Xil/Vivado-4772-LAPTOP-D9H6QATN/realtime/clk_wiz_stub.v:5]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:33]
INFO: [Synth 8-6157] synthesizing module 'SingleCycleCPU' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstrMem' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/InstrMem.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:/Vivadolabs/lab8/single_sycle_cpu/add.txt' is read successfully [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/InstrMem.v:31]
INFO: [Synth 8-6155] done synthesizing module 'InstrMem' (2#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/InstrMem.v:23]
WARNING: [Synth 8-6104] Input port 'InstrMemdataout' has an internal driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU.v:84]
INFO: [Synth 8-6157] synthesizing module 'InstrParse' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/InstrParse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstrParse' (3#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/InstrParse.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstrToImm' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/InstrToImm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstrToImm' (4#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/InstrToImm.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (5#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:23]
INFO: [Synth 8-6085] Hierarchical reference on 'regfiles' stops possible memory inference [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:32]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (6#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/ALU32.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder32' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Adder32.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLA_16' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Adder32.v:41]
INFO: [Synth 8-6157] synthesizing module 'CLA_group' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Adder32.v:59]
INFO: [Synth 8-6157] synthesizing module 'FA_PG' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Adder32.v:88]
INFO: [Synth 8-6155] done synthesizing module 'FA_PG' (7#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Adder32.v:88]
INFO: [Synth 8-6157] synthesizing module 'CLU' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Adder32.v:77]
INFO: [Synth 8-6155] done synthesizing module 'CLU' (8#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Adder32.v:77]
INFO: [Synth 8-6155] done synthesizing module 'CLA_group' (9#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Adder32.v:59]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16' (10#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Adder32.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Adder32' (11#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Adder32.v:23]
INFO: [Synth 8-6157] synthesizing module 'barrelsft32' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/barrelsft32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'barrelsft32' (12#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/barrelsft32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU32' (13#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/ALU32.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (14#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/DataMem.v:23]
WARNING: [Synth 8-6104] Input port 'DataMemdataout' has an internal driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU.v:90]
INFO: [Synth 8-6157] synthesizing module 'BranchControl' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchControl' (15#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'nextPC' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/nextPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'nextPC' (16#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/nextPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (17#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SingleCycleCPU' (18#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU.v:23]
INFO: [Synth 8-6085] Hierarchical reference on 'regfiles' stops possible memory inference [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:32]
INFO: [Synth 8-6157] synthesizing module 'Segdisplay' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Segdisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Segdisplay' (19#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/Segdisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SingleCycleCPU_top' (20#1) [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1196.535 ; gain = 83.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1196.535 ; gain = 83.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1196.535 ; gain = 83.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1196.535 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [c:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clk_wiz_inst'
Parsing XDC File [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/constrs_1/new/SingleCycleCPU_top.xdc]
Finished Parsing XDC File [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/constrs_1/new/SingleCycleCPU_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/constrs_1/new/SingleCycleCPU_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SingleCycleCPU_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SingleCycleCPU_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1314.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1314.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 35    
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 48    
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	  17 Input    7 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6850] RAM (mycpu/mydatamem/ram_reg) has partial Byte Wide Write Enable pattern with ram_style = "block", however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|InstrMem       | p_0_out    | 32x32         | LUT            | 
|SingleCycleCPU | p_0_out    | 32x32         | LUT            | 
+---------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][31] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][31] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][31] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][30] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][30] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][30] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][29] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][29] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][29] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][28] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][28] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][28] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][27] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][27] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][27] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][26] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][26] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][26] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][25] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][25] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][25] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][24] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][24] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][24] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][23] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][23] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][23] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][22] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][22] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][22] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][21] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][21] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][21] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][20] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][20] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][20] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][19] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][19] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][19] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][18] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][18] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][18] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][17] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][17] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][17] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][16] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][16] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][16] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][15] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][15] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][15] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][14] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][14] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][14] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][13] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][13] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][13] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles[10]_inferred__0 ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][12] ) is actual driver
INFO: [Synth 8-5966] Removing register instance (\mycpu/myregfile/regfiles_reg[10][12] ) from module (SingleCycleCPU_top) as it has self-loop and (\regfiles_reg[10][12] ) is actual driver [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][11] with 1st driver pin 'regfiles_reg[10][11]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][11] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][11]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][10] with 1st driver pin 'regfiles_reg[10][10]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][10] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][10]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][9] with 1st driver pin 'regfiles_reg[10][9]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][9] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][9]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][8] with 1st driver pin 'regfiles_reg[10][8]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][8] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][8]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][7] with 1st driver pin 'regfiles_reg[10][7]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][7] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][7]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][6] with 1st driver pin 'regfiles_reg[10][6]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][6] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][6]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][5] with 1st driver pin 'regfiles_reg[10][5]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][5] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][5]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][4] with 1st driver pin 'regfiles_reg[10][4]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][4] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][4]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][3] with 1st driver pin 'regfiles_reg[10][3]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][3] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][3]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][2] with 1st driver pin 'regfiles_reg[10][2]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][2] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][2]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][1] with 1st driver pin 'regfiles_reg[10][1]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][1] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][1]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][0] with 1st driver pin 'regfiles_reg[10][0]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/SingleCycleCPU_top.v:60]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin regfiles_reg_n_0_[10][0] with 2nd driver pin 'mycpu/myregfile/regfiles_reg[10][0]/Q' [C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.srcs/sources_1/new/regfile32.v:40]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       12|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    17|
|4     |LUT1    |    18|
|5     |LUT2    |    24|
|6     |LUT3    |    32|
|7     |LUT4    |     9|
|8     |LUT6    |    10|
|9     |MUXF7   |     4|
|10    |FDRE    |  1088|
|11    |FDR     |    20|
|12    |FD      |    12|
|13    |IBUF    |    13|
|14    |OBUF    |    15|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.320 ; gain = 201.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.320 ; gain = 83.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1314.320 ; gain = 201.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1321.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SingleCycleCPU_top' is not ideal for floorplanning, since the cellview 'regfile32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1325.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDR_1 => FDRE (inverted pins: C): 20 instances
  FD_1 => FDRE (inverted pins: C): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 5 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1325.090 ; gain = 212.098
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Vivadolabs/lab8/single_sycle_cpu/single_sycle_cpu.runs/synth_1/SingleCycleCPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SingleCycleCPU_top_utilization_synth.rpt -pb SingleCycleCPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 14:46:46 2023...
