{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 15:31:34 2018 " "Info: Processing started: Sat May 26 15:31:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hardwiring -c hardwiring " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hardwiring -c hardwiring" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwiring.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hardwiring.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hardwiring " "Info: Found entity 1: hardwiring" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "hardwiring " "Info: Elaborating entity \"hardwiring\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA12 " "Warning: Pin \"LA12\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -304 2696 2872 -288 "LA12" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA13 " "Warning: Pin \"LA13\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -288 2696 2872 -272 "LA13" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA2 " "Warning: Pin \"LA2\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -272 2696 2872 -256 "LA2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA3 " "Warning: Pin \"LA3\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -256 2696 2872 -240 "LA3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA4 " "Warning: Pin \"LA4\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -240 2696 2872 -224 "LA4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA5 " "Warning: Pin \"LA5\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -224 2696 2872 -208 "LA5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA6 " "Warning: Pin \"LA6\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -208 2696 2872 -192 "LA6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA7 " "Warning: Pin \"LA7\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -192 2696 2872 -176 "LA7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA14 " "Warning: Pin \"LA14\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -176 2696 2872 -160 "LA14" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA15 " "Warning: Pin \"LA15\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -160 2696 2872 -144 "LA15" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LR6 " "Warning: Pin \"LR6\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -144 2696 2872 -128 "LR6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LR7 " "Warning: Pin \"LR7\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -128 2696 2872 -112 "LR7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:MAR " "Info: Elaborating entity \"74273\" for hierarchy \"74273:MAR\"" {  } { { "hardwiring.bdf" "MAR" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1504 2992 3184 -1384 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:MAR " "Info: Elaborated megafunction instantiation \"74273:MAR\"" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1504 2992 3184 -1384 "MAR" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu/mul/ALU.bdf 1 1 " "Warning: Using design file alu/mul/ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mul/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst10 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst10\"" {  } { { "hardwiring.bdf" "inst10" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1504 1552 2000 -1408 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu/3c1/3C1.bdf 1 1 " "Warning: Using design file alu/3c1/3C1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3C1 " "Info: Found entity 1: 3C1" {  } { { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3C1 ALU:inst10\|3C1:inst14 " "Info: Elaborating entity \"3C1\" for hierarchy \"ALU:inst10\|3C1:inst14\"" {  } { { "ALU.bdf" "inst14" { Schematic "D:/Monday/Project/HardWiring/alu/mul/ALU.bdf" { { -592 864 960 -112 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu/8b-add/8b_add.bdf 1 1 " "Warning: Using design file alu/8b-add/8b_add.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8b_add " "Info: Found entity 1: 8b_add" {  } { { "8b_add.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/8b-add/8b_add.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8b_add ALU:inst10\|8b_add:inst11 " "Info: Elaborating entity \"8b_add\" for hierarchy \"ALU:inst10\|8b_add:inst11\"" {  } { { "ALU.bdf" "inst11" { Schematic "D:/Monday/Project/HardWiring/alu/mul/ALU.bdf" { { -792 664 760 -376 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst10\|8b_add:inst11\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst10\|8b_add:inst11\|74181:inst\"" {  } { { "8b_add.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/alu/8b-add/8b_add.bdf" { { 0 672 792 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst10\|8b_add:inst11\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU:inst10\|8b_add:inst11\|74181:inst\"" {  } { { "8b_add.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/8b-add/8b_add.bdf" { { 0 672 792 256 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu/mul/MUL.bdf 1 1 " "Warning: Using design file alu/mul/MUL.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Info: Found entity 1: MUL" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mul/MUL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:inst10\|MUL:inst12 " "Info: Elaborating entity \"MUL\" for hierarchy \"ALU:inst10\|MUL:inst12\"" {  } { { "ALU.bdf" "inst12" { Schematic "D:/Monday/Project/HardWiring/alu/mul/ALU.bdf" { { -376 664 760 -184 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 ALU:inst10\|MUL:inst12\|74285:inst1 " "Info: Elaborating entity \"74285\" for hierarchy \"ALU:inst10\|MUL:inst12\|74285:inst1\"" {  } { { "MUL.bdf" "inst1" { Schematic "D:/Monday/Project/HardWiring/alu/mul/MUL.bdf" { { -216 808 912 -24 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst10\|MUL:inst12\|74285:inst1 " "Info: Elaborated megafunction instantiation \"ALU:inst10\|MUL:inst12\|74285:inst1\"" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mul/MUL.bdf" { { -216 808 912 -24 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 ALU:inst10\|MUL:inst12\|74284:inst " "Info: Elaborating entity \"74284\" for hierarchy \"ALU:inst10\|MUL:inst12\|74284:inst\"" {  } { { "MUL.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/alu/mul/MUL.bdf" { { 16 808 912 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst10\|MUL:inst12\|74284:inst " "Info: Elaborated megafunction instantiation \"ALU:inst10\|MUL:inst12\|74284:inst\"" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mul/MUL.bdf" { { 16 808 912 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu/mov/mov.bdf 1 1 " "Warning: Using design file alu/mov/mov.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mov " "Info: Found entity 1: mov" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mov/mov.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov ALU:inst10\|mov:inst13 " "Info: Elaborating entity \"mov\" for hierarchy \"ALU:inst10\|mov:inst13\"" {  } { { "ALU.bdf" "inst13" { Schematic "D:/Monday/Project/HardWiring/alu/mul/ALU.bdf" { { -184 664 760 104 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74198 ALU:inst10\|mov:inst13\|74198:inst " "Info: Elaborating entity \"74198\" for hierarchy \"ALU:inst10\|mov:inst13\|74198:inst\"" {  } { { "mov.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/alu/mov/mov.bdf" { { 232 600 720 488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst10\|mov:inst13\|74198:inst " "Info: Elaborated megafunction instantiation \"ALU:inst10\|mov:inst13\|74198:inst\"" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mov/mov.bdf" { { 232 600 720 488 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/Controller.bdf 1 1 " "Warning: Using design file controller/Controller.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst12 " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:inst12\"" {  } { { "hardwiring.bdf" "inst12" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1024 3216 3352 -448 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/ma/MA.bdf 1 1 " "Warning: Using design file controller/ma/MA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MA " "Info: Found entity 1: MA" {  } { { "MA.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/ma/MA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA Controller:inst12\|MA:inst11 " "Info: Elaborating entity \"MA\" for hierarchy \"Controller:inst12\|MA:inst11\"" {  } { { "Controller.bdf" "inst11" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -2800 600 712 -2480 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/ra/RA.bdf 1 1 " "Warning: Using design file controller/ra/RA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RA " "Info: Found entity 1: RA" {  } { { "RA.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/ra/RA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RA Controller:inst12\|RA:inst16 " "Info: Elaborating entity \"RA\" for hierarchy \"Controller:inst12\|RA:inst16\"" {  } { { "Controller.bdf" "inst16" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -2480 600 712 -2128 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/pb/PB.bdf 1 1 " "Warning: Using design file controller/pb/PB.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PB " "Info: Found entity 1: PB" {  } { { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/pb/PB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB Controller:inst12\|PB:inst9 " "Info: Elaborating entity \"PB\" for hierarchy \"Controller:inst12\|PB:inst9\"" {  } { { "Controller.bdf" "inst9" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -2128 600 712 -1872 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/rb/RB.bdf 1 1 " "Warning: Using design file controller/rb/RB.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Info: Found entity 1: RB" {  } { { "RB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/rb/RB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB Controller:inst12\|RB:inst17 " "Info: Elaborating entity \"RB\" for hierarchy \"Controller:inst12\|RB:inst17\"" {  } { { "Controller.bdf" "inst17" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -1872 600 712 -1552 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/en0/EN0.bdf 1 1 " "Warning: Using design file controller/en0/EN0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EN0 " "Info: Found entity 1: EN0" {  } { { "EN0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/en0/EN0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EN0 Controller:inst12\|EN0:inst10 " "Info: Elaborating entity \"EN0\" for hierarchy \"Controller:inst12\|EN0:inst10\"" {  } { { "Controller.bdf" "inst10" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -1552 600 720 -1072 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR12 inst9 " "Warning: Block or symbol \"OR12\" of instance \"inst9\" overlaps another block or symbol" {  } { { "EN0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/en0/EN0.bdf" { { 456 232 296 664 "inst9" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/en1/EN1.bdf 1 1 " "Warning: Using design file controller/en1/EN1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EN1 " "Info: Found entity 1: EN1" {  } { { "EN1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/en1/EN1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EN1 Controller:inst12\|EN1:inst6 " "Info: Elaborating entity \"EN1\" for hierarchy \"Controller:inst12\|EN1:inst6\"" {  } { { "Controller.bdf" "inst6" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -1072 600 696 -976 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cpr0/CPR0.bdf 1 1 " "Warning: Using design file controller/cpr0/CPR0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPR0 " "Info: Found entity 1: CPR0" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPR0 Controller:inst12\|CPR0:inst18 " "Info: Elaborating entity \"CPR0\" for hierarchy \"Controller:inst12\|CPR0:inst18\"" {  } { { "Controller.bdf" "inst18" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -976 600 728 -624 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst " "Warning: Block or symbol \"OR8\" of instance \"inst\" overlaps another block or symbol" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 184 296 360 328 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cpr1/CPR1.bdf 1 1 " "Warning: Using design file controller/cpr1/CPR1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPR1 " "Info: Found entity 1: CPR1" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPR1 Controller:inst12\|CPR1:inst22 " "Info: Elaborating entity \"CPR1\" for hierarchy \"Controller:inst12\|CPR1:inst22\"" {  } { { "Controller.bdf" "inst22" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -624 600 728 -400 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cppc/CPPC.bdf 1 1 " "Warning: Using design file controller/cppc/CPPC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPPC " "Info: Found entity 1: CPPC" {  } { { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPPC Controller:inst12\|CPPC:inst3 " "Info: Elaborating entity \"CPPC\" for hierarchy \"Controller:inst12\|CPPC:inst3\"" {  } { { "Controller.bdf" "inst3" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -400 600 728 -112 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cpir/CPIR.bdf 1 1 " "Warning: Using design file controller/cpir/CPIR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPIR " "Info: Found entity 1: CPIR" {  } { { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPIR Controller:inst12\|CPIR:inst2 " "Info: Elaborating entity \"CPIR\" for hierarchy \"Controller:inst12\|CPIR:inst2\"" {  } { { "Controller.bdf" "inst2" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -112 600 696 -16 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/rd/RD.bdf 1 1 " "Warning: Using design file controller/rd/RD.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RD " "Info: Found entity 1: RD" {  } { { "RD.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/rd/RD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD Controller:inst12\|RD:inst1 " "Info: Elaborating entity \"RD\" for hierarchy \"Controller:inst12\|RD:inst1\"" {  } { { "Controller.bdf" "inst1" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 368 600 712 688 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/c/C.bdf 1 1 " "Warning: Using design file controller/c/C.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C " "Info: Found entity 1: C" {  } { { "C.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/c/C.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C Controller:inst12\|C:inst13 " "Info: Elaborating entity \"C\" for hierarchy \"Controller:inst12\|C:inst13\"" {  } { { "Controller.bdf" "inst13" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 880 600 696 1072 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst " "Warning: Block or symbol \"OR4\" of instance \"inst\" overlaps another block or symbol" {  } { { "C.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/c/C.bdf" { { 208 184 248 288 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/g/G.bdf 1 1 " "Warning: Using design file controller/g/G.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 G " "Info: Found entity 1: G" {  } { { "G.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/g/G.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G Controller:inst12\|G:inst15 " "Info: Elaborating entity \"G\" for hierarchy \"Controller:inst12\|G:inst15\"" {  } { { "Controller.bdf" "inst15" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 1072 600 696 1168 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/m/M.bdf 1 1 " "Warning: Using design file controller/m/M.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M " "Info: Found entity 1: M" {  } { { "M.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/m/M.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M Controller:inst12\|M:inst " "Info: Elaborating entity \"M\" for hierarchy \"Controller:inst12\|M:inst\"" {  } { { "Controller.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 1168 600 696 1680 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/s3/S3.bdf 1 1 " "Warning: Using design file controller/s3/S3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S3 " "Info: Found entity 1: S3" {  } { { "S3.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s3/S3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S3 Controller:inst12\|S3:inst14 " "Info: Elaborating entity \"S3\" for hierarchy \"Controller:inst12\|S3:inst14\"" {  } { { "Controller.bdf" "inst14" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 1680 600 712 2160 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst16 " "Warning: Block or symbol \"OR8\" of instance \"inst16\" overlaps another block or symbol" {  } { { "S3.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s3/S3.bdf" { { 160 248 312 304 "inst16" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/s2/S2.bdf 1 1 " "Warning: Using design file controller/s2/S2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S2 " "Info: Found entity 1: S2" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s2/S2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2 Controller:inst12\|S2:inst21 " "Info: Elaborating entity \"S2\" for hierarchy \"Controller:inst12\|S2:inst21\"" {  } { { "Controller.bdf" "inst21" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 2160 600 712 2608 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/s1/S1.bdf 1 1 " "Warning: Using design file controller/s1/S1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S1 " "Info: Found entity 1: S1" {  } { { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1 Controller:inst12\|S1:inst23 " "Info: Elaborating entity \"S1\" for hierarchy \"Controller:inst12\|S1:inst23\"" {  } { { "Controller.bdf" "inst23" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 2608 600 712 3120 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/s0/S0.bdf 1 1 " "Warning: Using design file controller/s0/S0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S0 " "Info: Found entity 1: S0" {  } { { "S0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s0/S0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S0 Controller:inst12\|S0:inst24 " "Info: Elaborating entity \"S0\" for hierarchy \"Controller:inst12\|S0:inst24\"" {  } { { "Controller.bdf" "inst24" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 3120 600 712 3568 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cn/CN.bdf 1 1 " "Warning: Using design file controller/cn/CN.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CN " "Info: Found entity 1: CN" {  } { { "CN.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cn/CN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CN Controller:inst12\|CN:inst20 " "Info: Elaborating entity \"CN\" for hierarchy \"Controller:inst12\|CN:inst20\"" {  } { { "Controller.bdf" "inst20" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 3568 600 696 3664 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/wr/WR.bdf 1 1 " "Warning: Using design file controller/wr/WR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WR " "Info: Found entity 1: WR" {  } { { "WR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/wr/WR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR Controller:inst12\|WR:inst12 " "Info: Elaborating entity \"WR\" for hierarchy \"Controller:inst12\|WR:inst12\"" {  } { { "Controller.bdf" "inst12" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 688 600 712 880 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst " "Warning: Block or symbol \"OR4\" of instance \"inst\" overlaps another block or symbol" {  } { { "WR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/wr/WR.bdf" { { 280 248 312 360 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cpmar/CPMAR.bdf 1 1 " "Warning: Using design file controller/cpmar/CPMAR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPMAR " "Info: Found entity 1: CPMAR" {  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPMAR Controller:inst12\|CPMAR:inst19 " "Info: Elaborating entity \"CPMAR\" for hierarchy \"Controller:inst12\|CPMAR:inst19\"" {  } { { "Controller.bdf" "inst19" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -16 600 736 368 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst5 " "Warning: Block or symbol \"OR4\" of instance \"inst5\" overlaps another block or symbol" {  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 360 424 272 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "beat/beat.bdf 1 1 " "Warning: Using design file beat/beat.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 beat " "Info: Found entity 1: beat" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beat beat:inst " "Info: Elaborating entity \"beat\" for hierarchy \"beat:inst\"" {  } { { "hardwiring.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1088 3520 3616 -928 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "beat/2-4.bdf 1 1 " "Warning: Using design file beat/2-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-4 " "Info: Found entity 1: 2-4" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4 beat:inst\|2-4:inst1 " "Info: Elaborating entity \"2-4\" for hierarchy \"beat:inst\|2-4:inst1\"" {  } { { "beat.bdf" "inst1" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 504 488 584 632 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Warning: Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 536 432 480 568 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "beat/4-1counter.bdf 1 1 " "Warning: Using design file beat/4-1counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4-1counter " "Info: Found entity 1: 4-1counter" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4-1counter beat:inst\|4-1counter:inst " "Info: Elaborating entity \"4-1counter\" for hierarchy \"beat:inst\|4-1counter:inst\"" {  } { { "beat.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 504 376 472 600 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "beat/lxmc.bdf 1 1 " "Warning: Using design file beat/lxmc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lxmc " "Info: Found entity 1: lxmc" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lxmc lxmc:inst5 " "Info: Elaborating entity \"lxmc\" for hierarchy \"lxmc:inst5\"" {  } { { "hardwiring.bdf" "inst5" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1056 3896 3992 -928 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst2 " "Warning: Block or symbol \"VCC\" of instance \"inst2\" overlaps another block or symbol" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 544 384 400 576 "inst2" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "op/op.bdf 1 1 " "Warning: Using design file op/op.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 op " "Info: Found entity 1: op" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op op:inst3 " "Info: Elaborating entity \"op\" for hierarchy \"op:inst3\"" {  } { { "hardwiring.bdf" "inst3" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -928 3520 3632 -416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst " "Warning: Block or symbol \"AND6\" of instance \"inst\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 160 568 632 272 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst12 " "Warning: Block or symbol \"AND6\" of instance \"inst12\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 352 568 632 464 "inst12" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst15 " "Warning: Block or symbol \"AND6\" of instance \"inst15\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -224 568 632 -112 "inst15" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst16 " "Warning: Block or symbol \"AND6\" of instance \"inst16\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -32 568 632 80 "inst16" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst18 " "Warning: Block or symbol \"AND6\" of instance \"inst18\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 544 568 632 656 "inst18" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst20 " "Warning: Block or symbol \"AND6\" of instance \"inst20\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst22 " "Warning: Block or symbol \"AND6\" of instance \"inst22\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 944 568 632 1056 "inst22" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst24 " "Warning: Block or symbol \"AND6\" of instance \"inst24\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1136 568 632 1248 "inst24" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst26 " "Warning: Block or symbol \"AND6\" of instance \"inst26\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1328 568 632 1440 "inst26" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst28 " "Warning: Block or symbol \"AND6\" of instance \"inst28\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -816 568 632 -704 "inst28" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst30 " "Warning: Block or symbol \"AND6\" of instance \"inst30\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -624 568 632 -512 "inst30" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst32 " "Warning: Block or symbol \"AND6\" of instance \"inst32\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -432 568 632 -320 "inst32" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst35 " "Warning: Block or symbol \"AND6\" of instance \"inst35\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1520 568 632 1632 "inst35" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst43 " "Warning: Block or symbol \"AND6\" of instance \"inst43\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -1008 568 632 -896 "inst43" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "2c1/2C1.bdf 1 1 " "Warning: Using design file 2c1/2C1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2C1 " "Info: Found entity 1: 2C1" {  } { { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2C1 2C1:inst6 " "Info: Elaborating entity \"2C1\" for hierarchy \"2C1:inst6\"" {  } { { "hardwiring.bdf" "inst6" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1312 1376 1728 -1216 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "tri/tri-8.bdf 1 1 " "Warning: Using design file tri/tri-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri-8 " "Info: Found entity 1: tri-8" {  } { { "tri-8.bdf" "" { Schematic "D:/Monday/Project/HardWiring/tri/tri-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri-8 tri-8:inst23 " "Info: Elaborating entity \"tri-8\" for hierarchy \"tri-8:inst23\"" {  } { { "hardwiring.bdf" "inst23" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1688 3216 3312 -1496 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "39 " "Info: Ignored 39 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "39 " "Info: Ignored 39 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LA12 GND " "Warning (13410): Pin \"LA12\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -304 2696 2872 -288 "LA12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA13 GND " "Warning (13410): Pin \"LA13\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -288 2696 2872 -272 "LA13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA2 GND " "Warning (13410): Pin \"LA2\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -272 2696 2872 -256 "LA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA3 GND " "Warning (13410): Pin \"LA3\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -256 2696 2872 -240 "LA3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA4 GND " "Warning (13410): Pin \"LA4\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -240 2696 2872 -224 "LA4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA5 GND " "Warning (13410): Pin \"LA5\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -224 2696 2872 -208 "LA5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA6 GND " "Warning (13410): Pin \"LA6\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -208 2696 2872 -192 "LA6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA7 GND " "Warning (13410): Pin \"LA7\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -192 2696 2872 -176 "LA7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA14 GND " "Warning (13410): Pin \"LA14\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -176 2696 2872 -160 "LA14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA15 GND " "Warning (13410): Pin \"LA15\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -160 2696 2872 -144 "LA15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LR6 GND " "Warning (13410): Pin \"LR6\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -144 2696 2872 -128 "LR6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LR7 GND " "Warning (13410): Pin \"LR7\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -128 2696 2872 -112 "LR7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|120 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|120\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|119 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|119\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|118 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|118\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|117 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|117\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|116 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|116\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|115 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|115\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|114 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|114\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|113 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|113\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Info: Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Info: Implemented 266 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 15:31:36 2018 " "Info: Processing ended: Sat May 26 15:31:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 15:31:37 2018 " "Info: Processing started: Sat May 26 15:31:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hardwiring -c hardwiring " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off hardwiring -c hardwiring" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "hardwiring EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"hardwiring\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:inst12\|CPMAR:inst19\|inst4  " "Info: Automatically promoted node Controller:inst12\|CPMAR:inst19\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LD9 " "Info: Destination node LD9" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LD9 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LD9" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -480 2696 2872 -464 "LD9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst12|CPMAR:inst19|inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:inst12\|CPPC:inst3\|inst5  " "Info: Automatically promoted node Controller:inst12\|CPPC:inst3\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LD8 " "Info: Destination node LD8" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LD8 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LD8" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -496 2696 2872 -480 "LD8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst12|CPPC:inst3|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:inst12\|CPR0:inst18\|inst4  " "Info: Automatically promoted node Controller:inst12\|CPR0:inst18\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LR14 " "Info: Destination node LR14" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LR14 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR14" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -528 2696 2872 -512 "LR14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LR14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 240 784 848 288 "inst4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst12|CPR0:inst18|inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:inst12\|CPR1:inst22\|inst4  " "Info: Automatically promoted node Controller:inst12\|CPR1:inst22\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LR15 " "Info: Destination node LR15" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LR15 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR15" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -512 2696 2872 -496 "LR15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LR15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst12|CPR1:inst22|inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:inst12\|CPIR:inst2\|inst  " "Info: Automatically promoted node Controller:inst12\|CPIR:inst2\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74273:IR\|16 " "Info: Destination node 74273:IR\|16" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:IR|16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controller:inst12|CPIR:inst2|inst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.310 ns register register " "Info: Estimated most critical path is register to register delay of 8.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:PC\|18 1 REG LAB_X17_Y13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y13; Fanout = 1; REG Node = '74273:PC\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:PC|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.178 ns) 1.348 ns 2C1:B\|inst21 2 COMB LAB_X18_Y12 23 " "Info: 2: + IC(1.170 ns) + CELL(0.178 ns) = 1.348 ns; Loc. = LAB_X18_Y12; Fanout = 23; COMB Node = '2C1:B\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { 74273:PC|18 2C1:B|inst21 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 264 792 856 312 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.178 ns) 2.290 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|44 3 COMB LAB_X19_Y12 3 " "Info: 3: + IC(0.764 ns) + CELL(0.178 ns) = 2.290 ns; Loc. = LAB_X19_Y12; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.178 ns) 3.555 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52 4 COMB LAB_X18_Y10 1 " "Info: 4: + IC(1.087 ns) + CELL(0.178 ns) = 3.555 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|75~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 4.231 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|74~32 5 COMB LAB_X18_Y10 2 " "Info: 5: + IC(0.131 ns) + CELL(0.545 ns) = 4.231 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|74~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|74~32 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.545 ns) 5.173 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|74~33 6 COMB LAB_X19_Y10 1 " "Info: 6: + IC(0.397 ns) + CELL(0.545 ns) = 5.173 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|74~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { ALU:inst10|8b_add:inst11|74181:inst1|74~32 ALU:inst10|8b_add:inst11|74181:inst1|74~33 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 5.848 ns ALU:inst10\|3C1:inst14\|inst20 7 COMB LAB_X19_Y10 1 " "Info: 7: + IC(0.154 ns) + CELL(0.521 ns) = 5.848 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'ALU:inst10\|3C1:inst14\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { ALU:inst10|8b_add:inst11|74181:inst1|74~33 ALU:inst10|3C1:inst14|inst20 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { -136 304 368 -88 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.545 ns) 7.117 ns ALU:inst10\|3C1:inst14\|inst3 8 COMB LAB_X18_Y13 7 " "Info: 8: + IC(0.724 ns) + CELL(0.545 ns) = 7.117 ns; Loc. = LAB_X18_Y13; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { ALU:inst10|3C1:inst14|inst20 ALU:inst10|3C1:inst14|inst3 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 240 680 744 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.096 ns) 8.310 ns 74273:PC\|16 9 REG LAB_X19_Y10 1 " "Info: 9: + IC(1.097 ns) + CELL(0.096 ns) = 8.310 ns; Loc. = LAB_X19_Y10; Fanout = 1; REG Node = '74273:PC\|16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { ALU:inst10|3C1:inst14|inst3 74273:PC|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 33.53 % ) " "Info: Total cell delay = 2.786 ns ( 33.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.524 ns ( 66.47 % ) " "Info: Total interconnect delay = 5.524 ns ( 66.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.310 ns" { 74273:PC|18 2C1:B|inst21 ALU:inst10|8b_add:inst11|74181:inst1|44 ALU:inst10|8b_add:inst11|74181:inst1|75~52 ALU:inst10|8b_add:inst11|74181:inst1|74~32 ALU:inst10|8b_add:inst11|74181:inst1|74~33 ALU:inst10|3C1:inst14|inst20 ALU:inst10|3C1:inst14|inst3 74273:PC|16 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 930 " "Info: 1 (of 930) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Warning: Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM0 0 " "Info: Pin \"RAM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM1 0 " "Info: Pin \"RAM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM2 0 " "Info: Pin \"RAM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM3 0 " "Info: Pin \"RAM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM4 0 " "Info: Pin \"RAM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM5 0 " "Info: Pin \"RAM5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM6 0 " "Info: Pin \"RAM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM7 0 " "Info: Pin \"RAM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R0 0 " "Info: Pin \"RAM-R0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R1 0 " "Info: Pin \"RAM-R1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R2 0 " "Info: Pin \"RAM-R2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R3 0 " "Info: Pin \"RAM-R3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R4 0 " "Info: Pin \"RAM-R4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R5 0 " "Info: Pin \"RAM-R5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R6 0 " "Info: Pin \"RAM-R6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAM-R7 0 " "Info: Pin \"RAM-R7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR0 0 " "Info: Pin \"LR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR1 0 " "Info: Pin \"LR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR2 0 " "Info: Pin \"LR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR3 0 " "Info: Pin \"LR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR4 0 " "Info: Pin \"LR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR5 0 " "Info: Pin \"LR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA8 0 " "Info: Pin \"LA8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA9 0 " "Info: Pin \"LA9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA10 0 " "Info: Pin \"LA10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA11 0 " "Info: Pin \"LA11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA12 0 " "Info: Pin \"LA12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA13 0 " "Info: Pin \"LA13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR10 0 " "Info: Pin \"LR10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR11 0 " "Info: Pin \"LR11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR12 0 " "Info: Pin \"LR12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR13 0 " "Info: Pin \"LR13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR14 0 " "Info: Pin \"LR14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR15 0 " "Info: Pin \"LR15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR8 0 " "Info: Pin \"LR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR9 0 " "Info: Pin \"LR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD8 0 " "Info: Pin \"LD8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD9 0 " "Info: Pin \"LD9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD10 0 " "Info: Pin \"LD10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD11 0 " "Info: Pin \"LD11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD12 0 " "Info: Pin \"LD12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD13 0 " "Info: Pin \"LD13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD14 0 " "Info: Pin \"LD14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD15 0 " "Info: Pin \"LD15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD0 0 " "Info: Pin \"LD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD1 0 " "Info: Pin \"LD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD2 0 " "Info: Pin \"LD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD3 0 " "Info: Pin \"LD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD4 0 " "Info: Pin \"LD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD5 0 " "Info: Pin \"LD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD6 0 " "Info: Pin \"LD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD7 0 " "Info: Pin \"LD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA2 0 " "Info: Pin \"LA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA3 0 " "Info: Pin \"LA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA4 0 " "Info: Pin \"LA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA5 0 " "Info: Pin \"LA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA6 0 " "Info: Pin \"LA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA7 0 " "Info: Pin \"LA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA14 0 " "Info: Pin \"LA14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA15 0 " "Info: Pin \"LA15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR6 0 " "Info: Pin \"LR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR7 0 " "Info: Pin \"LR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "12 " "Warning: Following 12 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LA12 GND " "Info: Pin LA12 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA12 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA12" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -304 2696 2872 -288 "LA12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA12 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LA13 GND " "Info: Pin LA13 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA13 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA13" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -288 2696 2872 -272 "LA13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA13 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LA2 GND " "Info: Pin LA2 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA2" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -272 2696 2872 -256 "LA2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LA3 GND " "Info: Pin LA3 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA3" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -256 2696 2872 -240 "LA3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LA4 GND " "Info: Pin LA4 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA4" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -240 2696 2872 -224 "LA4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LA5 GND " "Info: Pin LA5 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA5" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -224 2696 2872 -208 "LA5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LA6 GND " "Info: Pin LA6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA6" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -208 2696 2872 -192 "LA6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LA7 GND " "Info: Pin LA7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA7" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -192 2696 2872 -176 "LA7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LA14 GND " "Info: Pin LA14 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA14 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA14" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -176 2696 2872 -160 "LA14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA14 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LA15 GND " "Info: Pin LA15 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LA15 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LA15" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -160 2696 2872 -144 "LA15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LR6 GND " "Info: Pin LR6 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LR6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR6" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -144 2696 2872 -128 "LR6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LR6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LR7 GND " "Info: Pin LR7 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { LR7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LR7" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -128 2696 2872 -112 "LR7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LR7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "Controller:inst12\|WR:inst12\|inst5~107 " "Info: Following pins have the same output enable: Controller:inst12\|WR:inst12\|inst5~107" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM0 3.3-V LVTTL " "Info: Type bi-directional pin RAM0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM0" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1536 3544 3720 -1520 "RAM0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM1 3.3-V LVTTL " "Info: Type bi-directional pin RAM1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM1" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1552 3544 3720 -1536 "RAM1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM2 3.3-V LVTTL " "Info: Type bi-directional pin RAM2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM2" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1568 3544 3720 -1552 "RAM2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM3 3.3-V LVTTL " "Info: Type bi-directional pin RAM3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM3" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1584 3544 3720 -1568 "RAM3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM4 3.3-V LVTTL " "Info: Type bi-directional pin RAM4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM4" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1600 3544 3720 -1584 "RAM4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM5 3.3-V LVTTL " "Info: Type bi-directional pin RAM5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM5" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1616 3544 3720 -1600 "RAM5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM6 3.3-V LVTTL " "Info: Type bi-directional pin RAM6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM6" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1632 3544 3720 -1616 "RAM6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAM7 3.3-V LVTTL " "Info: Type bi-directional pin RAM7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAM7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM7" } } } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1648 3544 3720 -1632 "RAM7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 15:31:39 2018 " "Info: Processing ended: Sat May 26 15:31:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 15:31:40 2018 " "Info: Processing started: Sat May 26 15:31:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hardwiring -c hardwiring " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off hardwiring -c hardwiring" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 15:31:40 2018 " "Info: Processing ended: Sat May 26 15:31:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 15:31:41 2018 " "Info: Processing started: Sat May 26 15:31:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hardwiring -c hardwiring --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardwiring -c hardwiring --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "K1 " "Info: Assuming node \"K1\" is an undefined clock" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1000 4032 4200 -984 "K1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "K1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "LXMC " "Info: Assuming node \"LXMC\" is an undefined clock" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LXMC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "53 " "Warning: Found 53 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR1:inst22\|inst8~105 " "Info: Detected gated clock \"Controller:inst12\|CPR1:inst22\|inst8~105\" as buffer" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 200 616 680 280 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR1:inst22\|inst8~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst16 " "Info: Detected gated clock \"op:inst3\|inst16\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -32 568 632 80 "inst16" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR1:inst22\|inst8~106 " "Info: Detected gated clock \"Controller:inst12\|CPR1:inst22\|inst8~106\" as buffer" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 200 616 680 280 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR1:inst22\|inst8~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPPC:inst3\|inst5~346 " "Info: Detected gated clock \"Controller:inst12\|CPPC:inst3\|inst5~346\" as buffer" {  } { { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPPC:inst3\|inst5~346" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR0:inst18\|inst8~242 " "Info: Detected gated clock \"Controller:inst12\|CPR0:inst18\|inst8~242\" as buffer" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR0:inst18\|inst8~242" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "beat:inst\|2-4:inst1\|inst6 " "Info: Detected gated clock \"beat:inst\|2-4:inst1\|inst6\" as buffer" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 520 480 544 568 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|2-4:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR1:inst22\|inst4~47 " "Info: Detected gated clock \"Controller:inst12\|CPR1:inst22\|inst4~47\" as buffer" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR1:inst22\|inst4~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPPC:inst3\|inst5~347 " "Info: Detected gated clock \"Controller:inst12\|CPPC:inst3\|inst5~347\" as buffer" {  } { { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPPC:inst3\|inst5~347" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR0:inst18\|inst8~254 " "Info: Detected gated clock \"Controller:inst12\|CPR0:inst18\|inst8~254\" as buffer" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR0:inst18\|inst8~254" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR0:inst18\|inst8~255 " "Info: Detected gated clock \"Controller:inst12\|CPR0:inst18\|inst8~255\" as buffer" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR0:inst18\|inst8~255" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR1:inst22\|inst4~46 " "Info: Detected gated clock \"Controller:inst12\|CPR1:inst22\|inst4~46\" as buffer" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR1:inst22\|inst4~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR0:inst18\|inst8~256 " "Info: Detected gated clock \"Controller:inst12\|CPR0:inst18\|inst8~256\" as buffer" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR0:inst18\|inst8~256" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPR1:inst22\|inst4 " "Info: Detected gated clock \"Controller:inst12\|CPR1:inst22\|inst4\" as buffer" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPR1:inst22\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPPC:inst3\|inst5 " "Info: Detected gated clock \"Controller:inst12\|CPPC:inst3\|inst5\" as buffer" {  } { { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPPC:inst3\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "beat:inst\|2-4:inst1\|inst2~34 " "Info: Detected gated clock \"beat:inst\|2-4:inst1\|inst2~34\" as buffer" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 304 480 544 352 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|2-4:inst1\|inst2~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "beat:inst\|2-4:inst1\|inst2~35 " "Info: Detected gated clock \"beat:inst\|2-4:inst1\|inst2~35\" as buffer" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 304 480 544 352 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|2-4:inst1\|inst2~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst18~15 " "Info: Detected gated clock \"op:inst3\|inst18~15\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 544 568 632 656 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst18~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst32~12 " "Info: Detected gated clock \"op:inst3\|inst32~12\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -432 568 632 -320 "inst32" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst32~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst30~19 " "Info: Detected gated clock \"op:inst3\|inst30~19\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -624 568 632 -512 "inst30" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst30~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst14~9 " "Info: Detected gated clock \"op:inst3\|inst14~9\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -128 568 632 -16 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst14~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPIR:inst2\|inst " "Info: Detected gated clock \"Controller:inst12\|CPIR:inst2\|inst\" as buffer" {  } { { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { { 168 304 368 216 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPIR:inst2\|inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|18 " "Info: Detected ripple clock \"74273:IR\|18\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst34~15 " "Info: Detected gated clock \"op:inst3\|inst34~15\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -912 568 632 -800 "inst34" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst34~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst19 " "Info: Detected gated clock \"op:inst3\|inst19\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 640 568 632 752 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst18 " "Info: Detected gated clock \"op:inst3\|inst18\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 544 568 632 656 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst15~25 " "Info: Detected gated clock \"op:inst3\|inst15~25\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -224 568 632 -112 "inst15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst15~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst18~16 " "Info: Detected gated clock \"op:inst3\|inst18~16\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 544 568 632 656 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst18~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|15 " "Info: Detected ripple clock \"74273:IR\|15\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|17 " "Info: Detected ripple clock \"74273:IR\|17\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|G:inst15\|inst~28 " "Info: Detected gated clock \"Controller:inst12\|G:inst15\|inst~28\" as buffer" {  } { { "G.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/g/G.bdf" { { 280 296 360 328 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|G:inst15\|inst~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst27 " "Info: Detected gated clock \"op:inst3\|inst27\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1424 568 632 1536 "inst27" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst26 " "Info: Detected gated clock \"op:inst3\|inst26\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1328 568 632 1440 "inst26" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst21 " "Info: Detected gated clock \"op:inst3\|inst21\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 832 568 632 944 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst20 " "Info: Detected gated clock \"op:inst3\|inst20\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|16 " "Info: Detected ripple clock \"74273:IR\|16\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|13 " "Info: Detected ripple clock \"74273:IR\|13\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst~12 " "Info: Detected gated clock \"op:inst3\|inst~12\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 160 568 632 272 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "74273:IR\|14 " "Info: Detected ripple clock \"74273:IR\|14\" as buffer" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:IR\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CN:inst20\|inst~13 " "Info: Detected gated clock \"Controller:inst12\|CN:inst20\|inst~13\" as buffer" {  } { { "CN.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cn/CN.bdf" { { 304 336 400 352 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CN:inst20\|inst~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|S2:inst21\|inst9~81 " "Info: Detected gated clock \"Controller:inst12\|S2:inst21\|inst9~81\" as buffer" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s2/S2.bdf" { { 448 288 352 592 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|S2:inst21\|inst9~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst17 " "Info: Detected gated clock \"op:inst3\|inst17\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 64 568 632 176 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|S1:inst23\|inst8~82 " "Info: Detected gated clock \"Controller:inst12\|S1:inst23\|inst8~82\" as buffer" {  } { { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { { 152 384 448 360 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|S1:inst23\|inst8~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "beat:inst\|2-4:inst1\|inst3 " "Info: Detected gated clock \"beat:inst\|2-4:inst1\|inst3\" as buffer" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|2-4:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lxmc:inst5\|inst " "Info: Detected ripple clock \"lxmc:inst5\|inst\" as buffer" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lxmc:inst5\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|G:inst15\|inst~29 " "Info: Detected gated clock \"Controller:inst12\|G:inst15\|inst~29\" as buffer" {  } { { "G.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/g/G.bdf" { { 280 296 360 328 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|G:inst15\|inst~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "op:inst3\|inst25 " "Info: Detected gated clock \"op:inst3\|inst25\" as buffer" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1232 568 632 1344 "inst25" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "op:inst3\|inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "beat:inst\|4-1counter:inst\|inst " "Info: Detected ripple clock \"beat:inst\|4-1counter:inst\|inst\" as buffer" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|4-1counter:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "beat:inst\|4-1counter:inst\|inst1 " "Info: Detected ripple clock \"beat:inst\|4-1counter:inst\|inst1\" as buffer" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|4-1counter:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "beat:inst\|inst2 " "Info: Detected ripple clock \"beat:inst\|inst2\" as buffer" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "beat:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPMAR:inst19\|inst4~493 " "Info: Detected gated clock \"Controller:inst12\|CPMAR:inst19\|inst4~493\" as buffer" {  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPMAR:inst19\|inst4~493" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lxmc:inst5\|inst7 " "Info: Detected gated clock \"lxmc:inst5\|inst7\" as buffer" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lxmc:inst5\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPMAR:inst19\|inst4~494 " "Info: Detected gated clock \"Controller:inst12\|CPMAR:inst19\|inst4~494\" as buffer" {  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPMAR:inst19\|inst4~494" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "Controller:inst12\|CPMAR:inst19\|inst4 " "Info: Detected gated clock \"Controller:inst12\|CPMAR:inst19\|inst4\" as buffer" {  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controller:inst12\|CPMAR:inst19\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register beat:inst\|4-1counter:inst\|inst1 register 74273:R1\|14 54.16 MHz 18.464 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 54.16 MHz between source register \"beat:inst\|4-1counter:inst\|inst1\" and destination register \"74273:R1\|14\" (period= 18.464 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.216 ns + Longest register register " "Info: + Longest register to register delay is 11.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns beat:inst\|4-1counter:inst\|inst1 1 REG LCFF_X18_Y12_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.177 ns) 0.541 ns beat:inst\|2-4:inst1\|inst3 2 COMB LCCOMB_X18_Y12_N6 15 " "Info: 2: + IC(0.364 ns) + CELL(0.177 ns) = 0.541 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.178 ns) 1.036 ns Controller:inst12\|PB:inst9\|inst~186 3 COMB LCCOMB_X18_Y12_N0 1 " "Info: 3: + IC(0.317 ns) + CELL(0.178 ns) = 1.036 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 1; COMB Node = 'Controller:inst12\|PB:inst9\|inst~186'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { beat:inst|2-4:inst1|inst3 Controller:inst12|PB:inst9|inst~186 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/pb/PB.bdf" { { 168 768 832 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.544 ns) 2.460 ns Controller:inst12\|PB:inst9\|inst~187 4 COMB LCCOMB_X18_Y12_N28 9 " "Info: 4: + IC(0.880 ns) + CELL(0.544 ns) = 2.460 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 9; COMB Node = 'Controller:inst12\|PB:inst9\|inst~187'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { Controller:inst12|PB:inst9|inst~186 Controller:inst12|PB:inst9|inst~187 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/pb/PB.bdf" { { 168 768 832 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.544 ns) 4.271 ns 2C1:B\|inst23 5 COMB LCCOMB_X19_Y10_N12 9 " "Info: 5: + IC(1.267 ns) + CELL(0.544 ns) = 4.271 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 9; COMB Node = '2C1:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { Controller:inst12|PB:inst9|inst~187 2C1:B|inst23 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 360 792 856 408 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.516 ns) 5.710 ns ALU:inst10\|MUL:inst12\|74284:inst\|15~19 6 COMB LCCOMB_X18_Y12_N16 2 " "Info: 6: + IC(0.923 ns) + CELL(0.516 ns) = 5.710 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 2; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|15~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { 2C1:B|inst23 ALU:inst10|MUL:inst12|74284:inst|15~19 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 280 448 512 320 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.178 ns) 7.395 ns ALU:inst10\|MUL:inst12\|74284:inst\|109~32 7 COMB LCCOMB_X18_Y13_N0 1 " "Info: 7: + IC(1.507 ns) + CELL(0.178 ns) = 7.395 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.542 ns) 9.079 ns ALU:inst10\|MUL:inst12\|74284:inst\|109 8 COMB LCCOMB_X18_Y10_N26 1 " "Info: 8: + IC(1.142 ns) + CELL(0.542 ns) = 9.079 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 9.555 ns ALU:inst10\|3C1:inst14\|inst5 9 COMB LCCOMB_X18_Y10_N16 7 " "Info: 9: + IC(0.298 ns) + CELL(0.178 ns) = 9.555 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.413 ns) 11.216 ns 74273:R1\|14 10 REG LCFF_X21_Y11_N23 1 " "Info: 10: + IC(1.248 ns) + CELL(0.413 ns) = 11.216 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 1; REG Node = '74273:R1\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.270 ns ( 29.15 % ) " "Info: Total cell delay = 3.270 ns ( 29.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.946 ns ( 70.85 % ) " "Info: Total interconnect delay = 7.946 ns ( 70.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.216 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 Controller:inst12|PB:inst9|inst~186 Controller:inst12|PB:inst9|inst~187 2C1:B|inst23 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.216 ns" { beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|PB:inst9|inst~186 {} Controller:inst12|PB:inst9|inst~187 {} 2C1:B|inst23 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} 74273:R1|14 {} } { 0.000ns 0.364ns 0.317ns 0.880ns 1.267ns 0.923ns 1.507ns 1.142ns 0.298ns 1.248ns } { 0.000ns 0.177ns 0.178ns 0.544ns 0.544ns 0.516ns 0.178ns 0.542ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.223 ns - Smallest " "Info: - Smallest clock skew is 2.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.834 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 8.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.879 ns) 3.048 ns lxmc:inst5\|inst 2 REG LCFF_X22_Y10_N19 1 " "Info: 2: + IC(1.093 ns) + CELL(0.879 ns) = 3.048 ns; Loc. = LCFF_X22_Y10_N19; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.178 ns) 3.573 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X22_Y10_N20 5 " "Info: 3: + IC(0.347 ns) + CELL(0.178 ns) = 3.573 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.455 ns) 4.872 ns Controller:inst12\|CPR1:inst22\|inst4~46 4 COMB LCCOMB_X22_Y10_N8 2 " "Info: 4: + IC(0.844 ns) + CELL(0.455 ns) = 4.872 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 2; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 5.691 ns Controller:inst12\|CPR1:inst22\|inst4 5 COMB LCCOMB_X22_Y10_N2 2 " "Info: 5: + IC(0.298 ns) + CELL(0.521 ns) = 5.691 ns; Loc. = LCCOMB_X22_Y10_N2; Fanout = 2; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.000 ns) 7.419 ns Controller:inst12\|CPR1:inst22\|inst4~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.728 ns) + CELL(0.000 ns) = 7.419 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.602 ns) 8.834 ns 74273:R1\|14 7 REG LCFF_X21_Y11_N23 1 " "Info: 7: + IC(0.813 ns) + CELL(0.602 ns) = 8.834 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 1; REG Node = '74273:R1\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.711 ns ( 42.01 % ) " "Info: Total cell delay = 3.711 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.123 ns ( 57.99 % ) " "Info: Total interconnect delay = 5.123 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.834 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.834 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.611 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 6.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.879 ns) 3.048 ns lxmc:inst5\|inst 2 REG LCFF_X22_Y10_N19 1 " "Info: 2: + IC(1.093 ns) + CELL(0.879 ns) = 3.048 ns; Loc. = LCFF_X22_Y10_N19; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.178 ns) 3.573 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X22_Y10_N20 5 " "Info: 3: + IC(0.347 ns) + CELL(0.178 ns) = 3.573 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 4.741 ns beat:inst\|4-1counter:inst\|inst 4 REG LCFF_X22_Y10_N1 18 " "Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 4.741 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.602 ns) 6.611 ns beat:inst\|4-1counter:inst\|inst1 5 REG LCFF_X18_Y12_N1 18 " "Info: 5: + IC(1.268 ns) + CELL(0.602 ns) = 6.611 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 54.67 % ) " "Info: Total cell delay = 3.614 ns ( 54.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.997 ns ( 45.33 % ) " "Info: Total interconnect delay = 2.997 ns ( 45.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.611 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.611 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns 1.268ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.834 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.834 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.611 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.611 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns 1.268ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.216 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 Controller:inst12|PB:inst9|inst~186 Controller:inst12|PB:inst9|inst~187 2C1:B|inst23 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.216 ns" { beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|PB:inst9|inst~186 {} Controller:inst12|PB:inst9|inst~187 {} 2C1:B|inst23 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} 74273:R1|14 {} } { 0.000ns 0.364ns 0.317ns 0.880ns 1.267ns 0.923ns 1.507ns 1.142ns 0.298ns 1.248ns } { 0.000ns 0.177ns 0.178ns 0.544ns 0.544ns 0.516ns 0.178ns 0.542ns 0.178ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.834 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.834 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.611 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.611 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns 1.268ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "K1 register beat:inst\|4-1counter:inst\|inst1 register 74273:R1\|14 54.16 MHz 18.464 ns Internal " "Info: Clock \"K1\" has Internal fmax of 54.16 MHz between source register \"beat:inst\|4-1counter:inst\|inst1\" and destination register \"74273:R1\|14\" (period= 18.464 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.216 ns + Longest register register " "Info: + Longest register to register delay is 11.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns beat:inst\|4-1counter:inst\|inst1 1 REG LCFF_X18_Y12_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.177 ns) 0.541 ns beat:inst\|2-4:inst1\|inst3 2 COMB LCCOMB_X18_Y12_N6 15 " "Info: 2: + IC(0.364 ns) + CELL(0.177 ns) = 0.541 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.178 ns) 1.036 ns Controller:inst12\|PB:inst9\|inst~186 3 COMB LCCOMB_X18_Y12_N0 1 " "Info: 3: + IC(0.317 ns) + CELL(0.178 ns) = 1.036 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 1; COMB Node = 'Controller:inst12\|PB:inst9\|inst~186'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { beat:inst|2-4:inst1|inst3 Controller:inst12|PB:inst9|inst~186 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/pb/PB.bdf" { { 168 768 832 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.544 ns) 2.460 ns Controller:inst12\|PB:inst9\|inst~187 4 COMB LCCOMB_X18_Y12_N28 9 " "Info: 4: + IC(0.880 ns) + CELL(0.544 ns) = 2.460 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 9; COMB Node = 'Controller:inst12\|PB:inst9\|inst~187'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { Controller:inst12|PB:inst9|inst~186 Controller:inst12|PB:inst9|inst~187 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/pb/PB.bdf" { { 168 768 832 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.544 ns) 4.271 ns 2C1:B\|inst23 5 COMB LCCOMB_X19_Y10_N12 9 " "Info: 5: + IC(1.267 ns) + CELL(0.544 ns) = 4.271 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 9; COMB Node = '2C1:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { Controller:inst12|PB:inst9|inst~187 2C1:B|inst23 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 360 792 856 408 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.516 ns) 5.710 ns ALU:inst10\|MUL:inst12\|74284:inst\|15~19 6 COMB LCCOMB_X18_Y12_N16 2 " "Info: 6: + IC(0.923 ns) + CELL(0.516 ns) = 5.710 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 2; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|15~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { 2C1:B|inst23 ALU:inst10|MUL:inst12|74284:inst|15~19 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 280 448 512 320 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.178 ns) 7.395 ns ALU:inst10\|MUL:inst12\|74284:inst\|109~32 7 COMB LCCOMB_X18_Y13_N0 1 " "Info: 7: + IC(1.507 ns) + CELL(0.178 ns) = 7.395 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.542 ns) 9.079 ns ALU:inst10\|MUL:inst12\|74284:inst\|109 8 COMB LCCOMB_X18_Y10_N26 1 " "Info: 8: + IC(1.142 ns) + CELL(0.542 ns) = 9.079 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 9.555 ns ALU:inst10\|3C1:inst14\|inst5 9 COMB LCCOMB_X18_Y10_N16 7 " "Info: 9: + IC(0.298 ns) + CELL(0.178 ns) = 9.555 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.413 ns) 11.216 ns 74273:R1\|14 10 REG LCFF_X21_Y11_N23 1 " "Info: 10: + IC(1.248 ns) + CELL(0.413 ns) = 11.216 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 1; REG Node = '74273:R1\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.270 ns ( 29.15 % ) " "Info: Total cell delay = 3.270 ns ( 29.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.946 ns ( 70.85 % ) " "Info: Total interconnect delay = 7.946 ns ( 70.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.216 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 Controller:inst12|PB:inst9|inst~186 Controller:inst12|PB:inst9|inst~187 2C1:B|inst23 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.216 ns" { beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|PB:inst9|inst~186 {} Controller:inst12|PB:inst9|inst~187 {} 2C1:B|inst23 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} 74273:R1|14 {} } { 0.000ns 0.364ns 0.317ns 0.880ns 1.267ns 0.923ns 1.507ns 1.142ns 0.298ns 1.248ns } { 0.000ns 0.177ns 0.178ns 0.544ns 0.544ns 0.516ns 0.178ns 0.542ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.223 ns - Smallest " "Info: - Smallest clock skew is 2.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 destination 8.139 ns + Shortest register " "Info: + Shortest clock path from clock \"K1\" to destination register is 8.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1000 4032 4200 -984 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.322 ns) 2.878 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X22_Y10_N20 5 " "Info: 2: + IC(1.643 ns) + CELL(0.322 ns) = 2.878 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.455 ns) 4.177 ns Controller:inst12\|CPR1:inst22\|inst4~46 3 COMB LCCOMB_X22_Y10_N8 2 " "Info: 3: + IC(0.844 ns) + CELL(0.455 ns) = 4.177 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 2; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 4.996 ns Controller:inst12\|CPR1:inst22\|inst4 4 COMB LCCOMB_X22_Y10_N2 2 " "Info: 4: + IC(0.298 ns) + CELL(0.521 ns) = 4.996 ns; Loc. = LCCOMB_X22_Y10_N2; Fanout = 2; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.000 ns) 6.724 ns Controller:inst12\|CPR1:inst22\|inst4~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(1.728 ns) + CELL(0.000 ns) = 6.724 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.602 ns) 8.139 ns 74273:R1\|14 6 REG LCFF_X21_Y11_N23 1 " "Info: 6: + IC(0.813 ns) + CELL(0.602 ns) = 8.139 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 1; REG Node = '74273:R1\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.813 ns ( 34.56 % ) " "Info: Total cell delay = 2.813 ns ( 34.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.326 ns ( 65.44 % ) " "Info: Total interconnect delay = 5.326 ns ( 65.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.139 ns" { K1 lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.139 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.643ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 0.913ns 0.322ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 source 5.916 ns - Longest register " "Info: - Longest clock path from clock \"K1\" to source register is 5.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1000 4032 4200 -984 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.322 ns) 2.878 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X22_Y10_N20 5 " "Info: 2: + IC(1.643 ns) + CELL(0.322 ns) = 2.878 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 4.046 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X22_Y10_N1 18 " "Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 4.046 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.602 ns) 5.916 ns beat:inst\|4-1counter:inst\|inst1 4 REG LCFF_X18_Y12_N1 18 " "Info: 4: + IC(1.268 ns) + CELL(0.602 ns) = 5.916 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 45.91 % ) " "Info: Total cell delay = 2.716 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 54.09 % ) " "Info: Total interconnect delay = 3.200 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.916 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} } { 0.000ns 0.000ns 1.643ns 0.289ns 1.268ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.139 ns" { K1 lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.139 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.643ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 0.913ns 0.322ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.916 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} } { 0.000ns 0.000ns 1.643ns 0.289ns 1.268ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.216 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 Controller:inst12|PB:inst9|inst~186 Controller:inst12|PB:inst9|inst~187 2C1:B|inst23 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.216 ns" { beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|PB:inst9|inst~186 {} Controller:inst12|PB:inst9|inst~187 {} 2C1:B|inst23 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} 74273:R1|14 {} } { 0.000ns 0.364ns 0.317ns 0.880ns 1.267ns 0.923ns 1.507ns 1.142ns 0.298ns 1.248ns } { 0.000ns 0.177ns 0.178ns 0.544ns 0.544ns 0.516ns 0.178ns 0.542ns 0.178ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.139 ns" { K1 lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.139 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.643ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 0.913ns 0.322ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.916 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} } { 0.000ns 0.000ns 1.643ns 0.289ns 1.268ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "LXMC register beat:inst\|4-1counter:inst\|inst1 register 74273:R1\|14 54.16 MHz 18.464 ns Internal " "Info: Clock \"LXMC\" has Internal fmax of 54.16 MHz between source register \"beat:inst\|4-1counter:inst\|inst1\" and destination register \"74273:R1\|14\" (period= 18.464 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.216 ns + Longest register register " "Info: + Longest register to register delay is 11.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns beat:inst\|4-1counter:inst\|inst1 1 REG LCFF_X18_Y12_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.177 ns) 0.541 ns beat:inst\|2-4:inst1\|inst3 2 COMB LCCOMB_X18_Y12_N6 15 " "Info: 2: + IC(0.364 ns) + CELL(0.177 ns) = 0.541 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.178 ns) 1.036 ns Controller:inst12\|PB:inst9\|inst~186 3 COMB LCCOMB_X18_Y12_N0 1 " "Info: 3: + IC(0.317 ns) + CELL(0.178 ns) = 1.036 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 1; COMB Node = 'Controller:inst12\|PB:inst9\|inst~186'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { beat:inst|2-4:inst1|inst3 Controller:inst12|PB:inst9|inst~186 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/pb/PB.bdf" { { 168 768 832 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.544 ns) 2.460 ns Controller:inst12\|PB:inst9\|inst~187 4 COMB LCCOMB_X18_Y12_N28 9 " "Info: 4: + IC(0.880 ns) + CELL(0.544 ns) = 2.460 ns; Loc. = LCCOMB_X18_Y12_N28; Fanout = 9; COMB Node = 'Controller:inst12\|PB:inst9\|inst~187'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { Controller:inst12|PB:inst9|inst~186 Controller:inst12|PB:inst9|inst~187 } "NODE_NAME" } } { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/pb/PB.bdf" { { 168 768 832 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.544 ns) 4.271 ns 2C1:B\|inst23 5 COMB LCCOMB_X19_Y10_N12 9 " "Info: 5: + IC(1.267 ns) + CELL(0.544 ns) = 4.271 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 9; COMB Node = '2C1:B\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { Controller:inst12|PB:inst9|inst~187 2C1:B|inst23 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 360 792 856 408 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.516 ns) 5.710 ns ALU:inst10\|MUL:inst12\|74284:inst\|15~19 6 COMB LCCOMB_X18_Y12_N16 2 " "Info: 6: + IC(0.923 ns) + CELL(0.516 ns) = 5.710 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 2; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|15~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { 2C1:B|inst23 ALU:inst10|MUL:inst12|74284:inst|15~19 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 280 448 512 320 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.178 ns) 7.395 ns ALU:inst10\|MUL:inst12\|74284:inst\|109~32 7 COMB LCCOMB_X18_Y13_N0 1 " "Info: 7: + IC(1.507 ns) + CELL(0.178 ns) = 7.395 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.542 ns) 9.079 ns ALU:inst10\|MUL:inst12\|74284:inst\|109 8 COMB LCCOMB_X18_Y10_N26 1 " "Info: 8: + IC(1.142 ns) + CELL(0.542 ns) = 9.079 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 9.555 ns ALU:inst10\|3C1:inst14\|inst5 9 COMB LCCOMB_X18_Y10_N16 7 " "Info: 9: + IC(0.298 ns) + CELL(0.178 ns) = 9.555 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.413 ns) 11.216 ns 74273:R1\|14 10 REG LCFF_X21_Y11_N23 1 " "Info: 10: + IC(1.248 ns) + CELL(0.413 ns) = 11.216 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 1; REG Node = '74273:R1\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.270 ns ( 29.15 % ) " "Info: Total cell delay = 3.270 ns ( 29.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.946 ns ( 70.85 % ) " "Info: Total interconnect delay = 7.946 ns ( 70.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.216 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 Controller:inst12|PB:inst9|inst~186 Controller:inst12|PB:inst9|inst~187 2C1:B|inst23 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.216 ns" { beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|PB:inst9|inst~186 {} Controller:inst12|PB:inst9|inst~187 {} 2C1:B|inst23 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} 74273:R1|14 {} } { 0.000ns 0.364ns 0.317ns 0.880ns 1.267ns 0.923ns 1.507ns 1.142ns 0.298ns 1.248ns } { 0.000ns 0.177ns 0.178ns 0.544ns 0.544ns 0.516ns 0.178ns 0.542ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.223 ns - Smallest " "Info: - Smallest clock skew is 2.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC destination 7.963 ns + Shortest register " "Info: + Shortest clock path from clock \"LXMC\" to destination register is 7.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.521 ns) 2.702 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X22_Y10_N20 5 " "Info: 2: + IC(1.105 ns) + CELL(0.521 ns) = 2.702 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.455 ns) 4.001 ns Controller:inst12\|CPR1:inst22\|inst4~46 3 COMB LCCOMB_X22_Y10_N8 2 " "Info: 3: + IC(0.844 ns) + CELL(0.455 ns) = 4.001 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 2; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 4.820 ns Controller:inst12\|CPR1:inst22\|inst4 4 COMB LCCOMB_X22_Y10_N2 2 " "Info: 4: + IC(0.298 ns) + CELL(0.521 ns) = 4.820 ns; Loc. = LCCOMB_X22_Y10_N2; Fanout = 2; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.000 ns) 6.548 ns Controller:inst12\|CPR1:inst22\|inst4~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(1.728 ns) + CELL(0.000 ns) = 6.548 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.602 ns) 7.963 ns 74273:R1\|14 6 REG LCFF_X21_Y11_N23 1 " "Info: 6: + IC(0.813 ns) + CELL(0.602 ns) = 7.963 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 1; REG Node = '74273:R1\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.175 ns ( 39.87 % ) " "Info: Total cell delay = 3.175 ns ( 39.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.788 ns ( 60.13 % ) " "Info: Total interconnect delay = 4.788 ns ( 60.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { LXMC lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.105ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 1.076ns 0.521ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC source 5.740 ns - Longest register " "Info: - Longest clock path from clock \"LXMC\" to source register is 5.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.521 ns) 2.702 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X22_Y10_N20 5 " "Info: 2: + IC(1.105 ns) + CELL(0.521 ns) = 2.702 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 3.870 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X22_Y10_N1 18 " "Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 3.870 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.602 ns) 5.740 ns beat:inst\|4-1counter:inst\|inst1 4 REG LCFF_X18_Y12_N1 18 " "Info: 4: + IC(1.268 ns) + CELL(0.602 ns) = 5.740 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 53.62 % ) " "Info: Total cell delay = 3.078 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.662 ns ( 46.38 % ) " "Info: Total interconnect delay = 2.662 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.740 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.740 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} } { 0.000ns 0.000ns 1.105ns 0.289ns 1.268ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { LXMC lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.105ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 1.076ns 0.521ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.740 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.740 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} } { 0.000ns 0.000ns 1.105ns 0.289ns 1.268ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.216 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 Controller:inst12|PB:inst9|inst~186 Controller:inst12|PB:inst9|inst~187 2C1:B|inst23 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.216 ns" { beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} Controller:inst12|PB:inst9|inst~186 {} Controller:inst12|PB:inst9|inst~187 {} 2C1:B|inst23 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} 74273:R1|14 {} } { 0.000ns 0.364ns 0.317ns 0.880ns 1.267ns 0.923ns 1.507ns 1.142ns 0.298ns 1.248ns } { 0.000ns 0.177ns 0.178ns 0.544ns 0.544ns 0.516ns 0.178ns 0.542ns 0.178ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { LXMC lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.105ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 1.076ns 0.521ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.740 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.740 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} } { 0.000ns 0.000ns 1.105ns 0.289ns 1.268ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "beat:inst\|4-1counter:inst\|inst 74273:MAR\|18 CLK 6.322 ns " "Info: Found hold time violation between source  pin or register \"beat:inst\|4-1counter:inst\|inst\" and destination pin or register \"74273:MAR\|18\" for clock \"CLK\" (Hold time is 6.322 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.480 ns + Largest " "Info: + Largest clock skew is 10.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.944 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 14.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.879 ns) 3.048 ns lxmc:inst5\|inst 2 REG LCFF_X22_Y10_N19 1 " "Info: 2: + IC(1.093 ns) + CELL(0.879 ns) = 3.048 ns; Loc. = LCFF_X22_Y10_N19; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.178 ns) 3.573 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X22_Y10_N20 5 " "Info: 3: + IC(0.347 ns) + CELL(0.178 ns) = 3.573 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 4.741 ns beat:inst\|4-1counter:inst\|inst 4 REG LCFF_X22_Y10_N1 18 " "Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 4.741 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.879 ns) 6.888 ns beat:inst\|4-1counter:inst\|inst1 5 REG LCFF_X18_Y12_N1 18 " "Info: 5: + IC(1.268 ns) + CELL(0.879 ns) = 6.888 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.177 ns) 7.429 ns beat:inst\|2-4:inst1\|inst3 6 COMB LCCOMB_X18_Y12_N6 15 " "Info: 6: + IC(0.364 ns) + CELL(0.177 ns) = 7.429 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.879 ns) 9.548 ns beat:inst\|inst2 7 REG LCFF_X21_Y10_N1 28 " "Info: 7: + IC(1.240 ns) + CELL(0.879 ns) = 9.548 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 28; REG Node = 'beat:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { beat:inst|2-4:inst1|inst3 beat:inst|inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.322 ns) 10.883 ns Controller:inst12\|CPMAR:inst19\|inst4~493 8 COMB LCCOMB_X21_Y12_N20 1 " "Info: 8: + IC(1.013 ns) + CELL(0.322 ns) = 10.883 ns; Loc. = LCCOMB_X21_Y12_N20; Fanout = 1; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~493'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.322 ns) 12.091 ns Controller:inst12\|CPMAR:inst19\|inst4 9 COMB LCCOMB_X22_Y10_N16 2 " "Info: 9: + IC(0.886 ns) + CELL(0.322 ns) = 12.091 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.000 ns) 13.522 ns Controller:inst12\|CPMAR:inst19\|inst4~clkctrl 10 COMB CLKCTRL_G7 8 " "Info: 10: + IC(1.431 ns) + CELL(0.000 ns) = 13.522 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.602 ns) 14.944 ns 74273:MAR\|18 11 REG LCFF_X19_Y13_N17 1 " "Info: 11: + IC(0.820 ns) + CELL(0.602 ns) = 14.944 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:MAR\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.193 ns ( 41.44 % ) " "Info: Total cell delay = 6.193 ns ( 41.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.751 ns ( 58.56 % ) " "Info: Total interconnect delay = 8.751 ns ( 58.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.944 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.944 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|18 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.820ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.464 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.879 ns) 3.048 ns lxmc:inst5\|inst 2 REG LCFF_X22_Y10_N19 1 " "Info: 2: + IC(1.093 ns) + CELL(0.879 ns) = 3.048 ns; Loc. = LCFF_X22_Y10_N19; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.178 ns) 3.573 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X22_Y10_N20 5 " "Info: 3: + IC(0.347 ns) + CELL(0.178 ns) = 3.573 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 4.464 ns beat:inst\|4-1counter:inst\|inst 4 REG LCFF_X22_Y10_N1 18 " "Info: 4: + IC(0.289 ns) + CELL(0.602 ns) = 4.464 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.735 ns ( 61.27 % ) " "Info: Total cell delay = 2.735 ns ( 61.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.729 ns ( 38.73 % ) " "Info: Total interconnect delay = 1.729 ns ( 38.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.944 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.944 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|18 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.820ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.167 ns - Shortest register register " "Info: - Shortest register to register delay is 4.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns beat:inst\|4-1counter:inst\|inst 1 REG LCFF_X22_Y10_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.322 ns) 1.622 ns beat:inst\|2-4:inst1\|inst3 2 COMB LCCOMB_X18_Y12_N6 15 " "Info: 2: + IC(1.300 ns) + CELL(0.322 ns) = 1.622 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.322 ns) 2.539 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|66~11 3 COMB LCCOMB_X19_Y12_N6 3 " "Info: 3: + IC(0.595 ns) + CELL(0.322 ns) = 2.539 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|66~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { beat:inst|2-4:inst1|inst3 ALU:inst10|8b_add:inst11|74181:inst1|66~11 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 936 1008 1072 976 "66" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.178 ns) 3.603 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|81 4 COMB LCCOMB_X19_Y13_N28 1 " "Info: 4: + IC(0.886 ns) + CELL(0.178 ns) = 3.603 ns; Loc. = LCCOMB_X19_Y13_N28; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { ALU:inst10|8b_add:inst11|74181:inst1|66~11 ALU:inst10|8b_add:inst11|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 4.071 ns ALU:inst10\|3C1:inst14\|inst1 5 COMB LCCOMB_X19_Y13_N16 7 " "Info: 5: + IC(0.290 ns) + CELL(0.178 ns) = 4.071 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { ALU:inst10|8b_add:inst11|74181:inst1|81 ALU:inst10|3C1:inst14|inst1 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 144 680 744 192 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.167 ns 74273:MAR\|18 6 REG LCFF_X19_Y13_N17 1 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.167 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:MAR\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst10|3C1:inst14|inst1 74273:MAR|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 26.30 % ) " "Info: Total cell delay = 1.096 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.071 ns ( 73.70 % ) " "Info: Total interconnect delay = 3.071 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.167 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 ALU:inst10|8b_add:inst11|74181:inst1|66~11 ALU:inst10|8b_add:inst11|74181:inst1|81 ALU:inst10|3C1:inst14|inst1 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.167 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} ALU:inst10|8b_add:inst11|74181:inst1|66~11 {} ALU:inst10|8b_add:inst11|74181:inst1|81 {} ALU:inst10|3C1:inst14|inst1 {} 74273:MAR|18 {} } { 0.000ns 1.300ns 0.595ns 0.886ns 0.290ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.944 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.944 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|18 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.820ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.167 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 ALU:inst10|8b_add:inst11|74181:inst1|66~11 ALU:inst10|8b_add:inst11|74181:inst1|81 ALU:inst10|3C1:inst14|inst1 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.167 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} ALU:inst10|8b_add:inst11|74181:inst1|66~11 {} ALU:inst10|8b_add:inst11|74181:inst1|81 {} ALU:inst10|3C1:inst14|inst1 {} 74273:MAR|18 {} } { 0.000ns 1.300ns 0.595ns 0.886ns 0.290ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "K1 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"K1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "beat:inst\|4-1counter:inst\|inst 74273:MAR\|18 K1 6.322 ns " "Info: Found hold time violation between source  pin or register \"beat:inst\|4-1counter:inst\|inst\" and destination pin or register \"74273:MAR\|18\" for clock \"K1\" (Hold time is 6.322 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.480 ns + Largest " "Info: + Largest clock skew is 10.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 destination 14.249 ns + Longest register " "Info: + Longest clock path from clock \"K1\" to destination register is 14.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1000 4032 4200 -984 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.322 ns) 2.878 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X22_Y10_N20 5 " "Info: 2: + IC(1.643 ns) + CELL(0.322 ns) = 2.878 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 4.046 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X22_Y10_N1 18 " "Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 4.046 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.879 ns) 6.193 ns beat:inst\|4-1counter:inst\|inst1 4 REG LCFF_X18_Y12_N1 18 " "Info: 4: + IC(1.268 ns) + CELL(0.879 ns) = 6.193 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.177 ns) 6.734 ns beat:inst\|2-4:inst1\|inst3 5 COMB LCCOMB_X18_Y12_N6 15 " "Info: 5: + IC(0.364 ns) + CELL(0.177 ns) = 6.734 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.879 ns) 8.853 ns beat:inst\|inst2 6 REG LCFF_X21_Y10_N1 28 " "Info: 6: + IC(1.240 ns) + CELL(0.879 ns) = 8.853 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 28; REG Node = 'beat:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { beat:inst|2-4:inst1|inst3 beat:inst|inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.322 ns) 10.188 ns Controller:inst12\|CPMAR:inst19\|inst4~493 7 COMB LCCOMB_X21_Y12_N20 1 " "Info: 7: + IC(1.013 ns) + CELL(0.322 ns) = 10.188 ns; Loc. = LCCOMB_X21_Y12_N20; Fanout = 1; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~493'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.322 ns) 11.396 ns Controller:inst12\|CPMAR:inst19\|inst4 8 COMB LCCOMB_X22_Y10_N16 2 " "Info: 8: + IC(0.886 ns) + CELL(0.322 ns) = 11.396 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.000 ns) 12.827 ns Controller:inst12\|CPMAR:inst19\|inst4~clkctrl 9 COMB CLKCTRL_G7 8 " "Info: 9: + IC(1.431 ns) + CELL(0.000 ns) = 12.827 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.602 ns) 14.249 ns 74273:MAR\|18 10 REG LCFF_X19_Y13_N17 1 " "Info: 10: + IC(0.820 ns) + CELL(0.602 ns) = 14.249 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:MAR\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.295 ns ( 37.16 % ) " "Info: Total cell delay = 5.295 ns ( 37.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.954 ns ( 62.84 % ) " "Info: Total interconnect delay = 8.954 ns ( 62.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.249 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.249 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|18 {} } { 0.000ns 0.000ns 1.643ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.820ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "K1 source 3.769 ns - Shortest register " "Info: - Shortest clock path from clock \"K1\" to source register is 3.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns K1 1 CLK PIN_80 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_80; Fanout = 2; CLK Node = 'K1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { K1 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1000 4032 4200 -984 "K1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.322 ns) 2.878 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X22_Y10_N20 5 " "Info: 2: + IC(1.643 ns) + CELL(0.322 ns) = 2.878 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { K1 lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 3.769 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X22_Y10_N1 18 " "Info: 3: + IC(0.289 ns) + CELL(0.602 ns) = 3.769 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.837 ns ( 48.74 % ) " "Info: Total cell delay = 1.837 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.932 ns ( 51.26 % ) " "Info: Total interconnect delay = 1.932 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.769 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.643ns 0.289ns } { 0.000ns 0.913ns 0.322ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.249 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.249 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|18 {} } { 0.000ns 0.000ns 1.643ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.820ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.769 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.643ns 0.289ns } { 0.000ns 0.913ns 0.322ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.167 ns - Shortest register register " "Info: - Shortest register to register delay is 4.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns beat:inst\|4-1counter:inst\|inst 1 REG LCFF_X22_Y10_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.322 ns) 1.622 ns beat:inst\|2-4:inst1\|inst3 2 COMB LCCOMB_X18_Y12_N6 15 " "Info: 2: + IC(1.300 ns) + CELL(0.322 ns) = 1.622 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.322 ns) 2.539 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|66~11 3 COMB LCCOMB_X19_Y12_N6 3 " "Info: 3: + IC(0.595 ns) + CELL(0.322 ns) = 2.539 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|66~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { beat:inst|2-4:inst1|inst3 ALU:inst10|8b_add:inst11|74181:inst1|66~11 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 936 1008 1072 976 "66" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.178 ns) 3.603 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|81 4 COMB LCCOMB_X19_Y13_N28 1 " "Info: 4: + IC(0.886 ns) + CELL(0.178 ns) = 3.603 ns; Loc. = LCCOMB_X19_Y13_N28; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { ALU:inst10|8b_add:inst11|74181:inst1|66~11 ALU:inst10|8b_add:inst11|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 4.071 ns ALU:inst10\|3C1:inst14\|inst1 5 COMB LCCOMB_X19_Y13_N16 7 " "Info: 5: + IC(0.290 ns) + CELL(0.178 ns) = 4.071 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { ALU:inst10|8b_add:inst11|74181:inst1|81 ALU:inst10|3C1:inst14|inst1 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 144 680 744 192 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.167 ns 74273:MAR\|18 6 REG LCFF_X19_Y13_N17 1 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.167 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:MAR\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst10|3C1:inst14|inst1 74273:MAR|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 26.30 % ) " "Info: Total cell delay = 1.096 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.071 ns ( 73.70 % ) " "Info: Total interconnect delay = 3.071 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.167 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 ALU:inst10|8b_add:inst11|74181:inst1|66~11 ALU:inst10|8b_add:inst11|74181:inst1|81 ALU:inst10|3C1:inst14|inst1 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.167 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} ALU:inst10|8b_add:inst11|74181:inst1|66~11 {} ALU:inst10|8b_add:inst11|74181:inst1|81 {} ALU:inst10|3C1:inst14|inst1 {} 74273:MAR|18 {} } { 0.000ns 1.300ns 0.595ns 0.886ns 0.290ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.249 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.249 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|18 {} } { 0.000ns 0.000ns 1.643ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.820ns } { 0.000ns 0.913ns 0.322ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { K1 lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.769 ns" { K1 {} K1~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.643ns 0.289ns } { 0.000ns 0.913ns 0.322ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.167 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 ALU:inst10|8b_add:inst11|74181:inst1|66~11 ALU:inst10|8b_add:inst11|74181:inst1|81 ALU:inst10|3C1:inst14|inst1 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.167 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} ALU:inst10|8b_add:inst11|74181:inst1|66~11 {} ALU:inst10|8b_add:inst11|74181:inst1|81 {} ALU:inst10|3C1:inst14|inst1 {} 74273:MAR|18 {} } { 0.000ns 1.300ns 0.595ns 0.886ns 0.290ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "LXMC 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"LXMC\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "beat:inst\|4-1counter:inst\|inst 74273:MAR\|18 LXMC 6.322 ns " "Info: Found hold time violation between source  pin or register \"beat:inst\|4-1counter:inst\|inst\" and destination pin or register \"74273:MAR\|18\" for clock \"LXMC\" (Hold time is 6.322 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.480 ns + Largest " "Info: + Largest clock skew is 10.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC destination 14.073 ns + Longest register " "Info: + Longest clock path from clock \"LXMC\" to destination register is 14.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.521 ns) 2.702 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X22_Y10_N20 5 " "Info: 2: + IC(1.105 ns) + CELL(0.521 ns) = 2.702 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 3.870 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X22_Y10_N1 18 " "Info: 3: + IC(0.289 ns) + CELL(0.879 ns) = 3.870 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.879 ns) 6.017 ns beat:inst\|4-1counter:inst\|inst1 4 REG LCFF_X18_Y12_N1 18 " "Info: 4: + IC(1.268 ns) + CELL(0.879 ns) = 6.017 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.177 ns) 6.558 ns beat:inst\|2-4:inst1\|inst3 5 COMB LCCOMB_X18_Y12_N6 15 " "Info: 5: + IC(0.364 ns) + CELL(0.177 ns) = 6.558 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.879 ns) 8.677 ns beat:inst\|inst2 6 REG LCFF_X21_Y10_N1 28 " "Info: 6: + IC(1.240 ns) + CELL(0.879 ns) = 8.677 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 28; REG Node = 'beat:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { beat:inst|2-4:inst1|inst3 beat:inst|inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.322 ns) 10.012 ns Controller:inst12\|CPMAR:inst19\|inst4~493 7 COMB LCCOMB_X21_Y12_N20 1 " "Info: 7: + IC(1.013 ns) + CELL(0.322 ns) = 10.012 ns; Loc. = LCCOMB_X21_Y12_N20; Fanout = 1; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~493'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.322 ns) 11.220 ns Controller:inst12\|CPMAR:inst19\|inst4 8 COMB LCCOMB_X22_Y10_N16 2 " "Info: 8: + IC(0.886 ns) + CELL(0.322 ns) = 11.220 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.000 ns) 12.651 ns Controller:inst12\|CPMAR:inst19\|inst4~clkctrl 9 COMB CLKCTRL_G7 8 " "Info: 9: + IC(1.431 ns) + CELL(0.000 ns) = 12.651 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.602 ns) 14.073 ns 74273:MAR\|18 10 REG LCFF_X19_Y13_N17 1 " "Info: 10: + IC(0.820 ns) + CELL(0.602 ns) = 14.073 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:MAR\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.657 ns ( 40.20 % ) " "Info: Total cell delay = 5.657 ns ( 40.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.416 ns ( 59.80 % ) " "Info: Total interconnect delay = 8.416 ns ( 59.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.073 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.073 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|18 {} } { 0.000ns 0.000ns 1.105ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.820ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC source 3.593 ns - Shortest register " "Info: - Shortest clock path from clock \"LXMC\" to source register is 3.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.521 ns) 2.702 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X22_Y10_N20 5 " "Info: 2: + IC(1.105 ns) + CELL(0.521 ns) = 2.702 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.602 ns) 3.593 ns beat:inst\|4-1counter:inst\|inst 3 REG LCFF_X22_Y10_N1 18 " "Info: 3: + IC(0.289 ns) + CELL(0.602 ns) = 3.593 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.199 ns ( 61.20 % ) " "Info: Total cell delay = 2.199 ns ( 61.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.394 ns ( 38.80 % ) " "Info: Total interconnect delay = 1.394 ns ( 38.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.593 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.593 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.105ns 0.289ns } { 0.000ns 1.076ns 0.521ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.073 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.073 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|18 {} } { 0.000ns 0.000ns 1.105ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.820ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.593 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.593 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.105ns 0.289ns } { 0.000ns 1.076ns 0.521ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.167 ns - Shortest register register " "Info: - Shortest register to register delay is 4.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns beat:inst\|4-1counter:inst\|inst 1 REG LCFF_X22_Y10_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.322 ns) 1.622 ns beat:inst\|2-4:inst1\|inst3 2 COMB LCCOMB_X18_Y12_N6 15 " "Info: 2: + IC(1.300 ns) + CELL(0.322 ns) = 1.622 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.322 ns) 2.539 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|66~11 3 COMB LCCOMB_X19_Y12_N6 3 " "Info: 3: + IC(0.595 ns) + CELL(0.322 ns) = 2.539 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 3; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|66~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { beat:inst|2-4:inst1|inst3 ALU:inst10|8b_add:inst11|74181:inst1|66~11 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 936 1008 1072 976 "66" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.178 ns) 3.603 ns ALU:inst10\|8b_add:inst11\|74181:inst1\|81 4 COMB LCCOMB_X19_Y13_N28 1 " "Info: 4: + IC(0.886 ns) + CELL(0.178 ns) = 3.603 ns; Loc. = LCCOMB_X19_Y13_N28; Fanout = 1; COMB Node = 'ALU:inst10\|8b_add:inst11\|74181:inst1\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { ALU:inst10|8b_add:inst11|74181:inst1|66~11 ALU:inst10|8b_add:inst11|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 4.071 ns ALU:inst10\|3C1:inst14\|inst1 5 COMB LCCOMB_X19_Y13_N16 7 " "Info: 5: + IC(0.290 ns) + CELL(0.178 ns) = 4.071 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { ALU:inst10|8b_add:inst11|74181:inst1|81 ALU:inst10|3C1:inst14|inst1 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 144 680 744 192 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.167 ns 74273:MAR\|18 6 REG LCFF_X19_Y13_N17 1 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.167 ns; Loc. = LCFF_X19_Y13_N17; Fanout = 1; REG Node = '74273:MAR\|18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst10|3C1:inst14|inst1 74273:MAR|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 26.30 % ) " "Info: Total cell delay = 1.096 ns ( 26.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.071 ns ( 73.70 % ) " "Info: Total interconnect delay = 3.071 ns ( 73.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.167 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 ALU:inst10|8b_add:inst11|74181:inst1|66~11 ALU:inst10|8b_add:inst11|74181:inst1|81 ALU:inst10|3C1:inst14|inst1 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.167 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} ALU:inst10|8b_add:inst11|74181:inst1|66~11 {} ALU:inst10|8b_add:inst11|74181:inst1|81 {} ALU:inst10|3C1:inst14|inst1 {} 74273:MAR|18 {} } { 0.000ns 1.300ns 0.595ns 0.886ns 0.290ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.073 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.073 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|18 {} } { 0.000ns 0.000ns 1.105ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.820ns } { 0.000ns 1.076ns 0.521ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.593 ns" { LXMC lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.593 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} } { 0.000ns 0.000ns 1.105ns 0.289ns } { 0.000ns 1.076ns 0.521ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.167 ns" { beat:inst|4-1counter:inst|inst beat:inst|2-4:inst1|inst3 ALU:inst10|8b_add:inst11|74181:inst1|66~11 ALU:inst10|8b_add:inst11|74181:inst1|81 ALU:inst10|3C1:inst14|inst1 74273:MAR|18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.167 ns" { beat:inst|4-1counter:inst|inst {} beat:inst|2-4:inst1|inst3 {} ALU:inst10|8b_add:inst11|74181:inst1|66~11 {} ALU:inst10|8b_add:inst11|74181:inst1|81 {} ALU:inst10|3C1:inst14|inst1 {} 74273:MAR|18 {} } { 0.000ns 1.300ns 0.595ns 0.886ns 0.290ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74273:R1\|14 RAM0 LXMC 7.519 ns register " "Info: tsu for register \"74273:R1\|14\" (data pin = \"RAM0\", clock pin = \"LXMC\") is 7.519 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.520 ns + Longest pin register " "Info: + Longest pin to register delay is 15.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM0 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'RAM0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM0 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1536 3544 3720 -1520 "RAM0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns RAM0~0 2 COMB IOC_X9_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = IOC_X9_Y19_N0; Fanout = 1; COMB Node = 'RAM0~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { RAM0 RAM0~0 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1536 3544 3720 -1520 "RAM0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.595 ns) + CELL(0.544 ns) 8.052 ns 2C1:inst6\|inst20 3 COMB LCCOMB_X19_Y12_N18 20 " "Info: 3: + IC(6.595 ns) + CELL(0.544 ns) = 8.052 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 20; COMB Node = '2C1:inst6\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.139 ns" { RAM0~0 2C1:inst6|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.491 ns) 9.126 ns ALU:inst10\|MUL:inst12\|74285:inst1\|59~10 4 COMB LCCOMB_X18_Y12_N12 6 " "Info: 4: + IC(0.583 ns) + CELL(0.491 ns) = 9.126 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 6; COMB Node = 'ALU:inst10\|MUL:inst12\|74285:inst1\|59~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { 2C1:inst6|inst20 ALU:inst10|MUL:inst12|74285:inst1|59~10 } "NODE_NAME" } } { "74285.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74285.bdf" { { 1600 376 440 1704 "59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.545 ns) 10.014 ns ALU:inst10\|MUL:inst12\|74284:inst\|15~19 5 COMB LCCOMB_X18_Y12_N16 2 " "Info: 5: + IC(0.343 ns) + CELL(0.545 ns) = 10.014 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 2; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|15~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { ALU:inst10|MUL:inst12|74285:inst1|59~10 ALU:inst10|MUL:inst12|74284:inst|15~19 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 280 448 512 320 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.178 ns) 11.699 ns ALU:inst10\|MUL:inst12\|74284:inst\|109~32 6 COMB LCCOMB_X18_Y13_N0 1 " "Info: 6: + IC(1.507 ns) + CELL(0.178 ns) = 11.699 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.542 ns) 13.383 ns ALU:inst10\|MUL:inst12\|74284:inst\|109 7 COMB LCCOMB_X18_Y10_N26 1 " "Info: 7: + IC(1.142 ns) + CELL(0.542 ns) = 13.383 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 13.859 ns ALU:inst10\|3C1:inst14\|inst5 8 COMB LCCOMB_X18_Y10_N16 7 " "Info: 8: + IC(0.298 ns) + CELL(0.178 ns) = 13.859 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.413 ns) 15.520 ns 74273:R1\|14 9 REG LCFF_X21_Y11_N23 1 " "Info: 9: + IC(1.248 ns) + CELL(0.413 ns) = 15.520 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 1; REG Node = '74273:R1\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.804 ns ( 24.51 % ) " "Info: Total cell delay = 3.804 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.716 ns ( 75.49 % ) " "Info: Total interconnect delay = 11.716 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.520 ns" { RAM0 RAM0~0 2C1:inst6|inst20 ALU:inst10|MUL:inst12|74285:inst1|59~10 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.520 ns" { RAM0 {} RAM0~0 {} 2C1:inst6|inst20 {} ALU:inst10|MUL:inst12|74285:inst1|59~10 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} 74273:R1|14 {} } { 0.000ns 0.000ns 6.595ns 0.583ns 0.343ns 1.507ns 1.142ns 0.298ns 1.248ns } { 0.000ns 0.913ns 0.544ns 0.491ns 0.545ns 0.178ns 0.542ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LXMC destination 7.963 ns - Shortest register " "Info: - Shortest clock path from clock \"LXMC\" to destination register is 7.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns LXMC 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'LXMC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LXMC } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -968 4032 4200 -952 "LXMC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.521 ns) 2.702 ns lxmc:inst5\|inst7 2 COMB LCCOMB_X22_Y10_N20 5 " "Info: 2: + IC(1.105 ns) + CELL(0.521 ns) = 2.702 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { LXMC lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.455 ns) 4.001 ns Controller:inst12\|CPR1:inst22\|inst4~46 3 COMB LCCOMB_X22_Y10_N8 2 " "Info: 3: + IC(0.844 ns) + CELL(0.455 ns) = 4.001 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 2; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.521 ns) 4.820 ns Controller:inst12\|CPR1:inst22\|inst4 4 COMB LCCOMB_X22_Y10_N2 2 " "Info: 4: + IC(0.298 ns) + CELL(0.521 ns) = 4.820 ns; Loc. = LCCOMB_X22_Y10_N2; Fanout = 2; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.819 ns" { Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.000 ns) 6.548 ns Controller:inst12\|CPR1:inst22\|inst4~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(1.728 ns) + CELL(0.000 ns) = 6.548 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'Controller:inst12\|CPR1:inst22\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.602 ns) 7.963 ns 74273:R1\|14 6 REG LCFF_X21_Y11_N23 1 " "Info: 6: + IC(0.813 ns) + CELL(0.602 ns) = 7.963 ns; Loc. = LCFF_X21_Y11_N23; Fanout = 1; REG Node = '74273:R1\|14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 648 320 384 728 "14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.175 ns ( 39.87 % ) " "Info: Total cell delay = 3.175 ns ( 39.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.788 ns ( 60.13 % ) " "Info: Total interconnect delay = 4.788 ns ( 60.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { LXMC lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.105ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 1.076ns 0.521ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.520 ns" { RAM0 RAM0~0 2C1:inst6|inst20 ALU:inst10|MUL:inst12|74285:inst1|59~10 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.520 ns" { RAM0 {} RAM0~0 {} 2C1:inst6|inst20 {} ALU:inst10|MUL:inst12|74285:inst1|59~10 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} 74273:R1|14 {} } { 0.000ns 0.000ns 6.595ns 0.583ns 0.343ns 1.507ns 1.142ns 0.298ns 1.248ns } { 0.000ns 0.913ns 0.544ns 0.491ns 0.545ns 0.178ns 0.542ns 0.178ns 0.413ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.963 ns" { LXMC lxmc:inst5|inst7 Controller:inst12|CPR1:inst22|inst4~46 Controller:inst12|CPR1:inst22|inst4 Controller:inst12|CPR1:inst22|inst4~clkctrl 74273:R1|14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.963 ns" { LXMC {} LXMC~combout {} lxmc:inst5|inst7 {} Controller:inst12|CPR1:inst22|inst4~46 {} Controller:inst12|CPR1:inst22|inst4 {} Controller:inst12|CPR1:inst22|inst4~clkctrl {} 74273:R1|14 {} } { 0.000ns 0.000ns 1.105ns 0.844ns 0.298ns 1.728ns 0.813ns } { 0.000ns 1.076ns 0.521ns 0.455ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK RAM5 74273:PC\|19 29.085 ns register " "Info: tco from clock \"CLK\" to destination pin \"RAM5\" through register \"74273:PC\|19\" is 29.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.009 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 15.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.879 ns) 3.048 ns lxmc:inst5\|inst 2 REG LCFF_X22_Y10_N19 1 " "Info: 2: + IC(1.093 ns) + CELL(0.879 ns) = 3.048 ns; Loc. = LCFF_X22_Y10_N19; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.178 ns) 3.573 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X22_Y10_N20 5 " "Info: 3: + IC(0.347 ns) + CELL(0.178 ns) = 3.573 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 4.741 ns beat:inst\|4-1counter:inst\|inst 4 REG LCFF_X22_Y10_N1 18 " "Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 4.741 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.879 ns) 6.888 ns beat:inst\|4-1counter:inst\|inst1 5 REG LCFF_X18_Y12_N1 18 " "Info: 5: + IC(1.268 ns) + CELL(0.879 ns) = 6.888 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.177 ns) 7.429 ns beat:inst\|2-4:inst1\|inst3 6 COMB LCCOMB_X18_Y12_N6 15 " "Info: 6: + IC(0.364 ns) + CELL(0.177 ns) = 7.429 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.879 ns) 9.548 ns beat:inst\|inst2 7 REG LCFF_X21_Y10_N1 28 " "Info: 7: + IC(1.240 ns) + CELL(0.879 ns) = 9.548 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 28; REG Node = 'beat:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { beat:inst|2-4:inst1|inst3 beat:inst|inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.544 ns) 11.088 ns Controller:inst12\|CPPC:inst3\|inst5~347 8 COMB LCCOMB_X21_Y12_N18 1 " "Info: 8: + IC(0.996 ns) + CELL(0.544 ns) = 11.088 ns; Loc. = LCCOMB_X21_Y12_N18; Fanout = 1; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5~347'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { beat:inst|inst2 Controller:inst12|CPPC:inst3|inst5~347 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.178 ns) 12.148 ns Controller:inst12\|CPPC:inst3\|inst5 9 COMB LCCOMB_X22_Y10_N12 2 " "Info: 9: + IC(0.882 ns) + CELL(0.178 ns) = 12.148 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 2; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { Controller:inst12|CPPC:inst3|inst5~347 Controller:inst12|CPPC:inst3|inst5 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.000 ns) 13.587 ns Controller:inst12\|CPPC:inst3\|inst5~clkctrl 10 COMB CLKCTRL_G4 8 " "Info: 10: + IC(1.439 ns) + CELL(0.000 ns) = 13.587 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Controller:inst12\|CPPC:inst3\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { { 192 664 728 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.602 ns) 15.009 ns 74273:PC\|19 11 REG LCFF_X19_Y13_N7 1 " "Info: 11: + IC(0.820 ns) + CELL(0.602 ns) = 15.009 ns; Loc. = LCFF_X19_Y13_N7; Fanout = 1; REG Node = '74273:PC\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.271 ns ( 41.78 % ) " "Info: Total cell delay = 6.271 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.738 ns ( 58.22 % ) " "Info: Total interconnect delay = 8.738 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.009 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPPC:inst3|inst5~347 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.009 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPPC:inst3|inst5~347 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|19 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns 1.268ns 0.364ns 1.240ns 0.996ns 0.882ns 1.439ns 0.820ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.879ns 0.177ns 0.879ns 0.544ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.799 ns + Longest register pin " "Info: + Longest register to pin delay is 13.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273:PC\|19 1 REG LCFF_X19_Y13_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N7; Fanout = 1; REG Node = '74273:PC\|19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273:PC|19 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 48 320 384 128 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.544 ns) 1.511 ns 2C1:B\|inst20 2 COMB LCCOMB_X18_Y12_N30 16 " "Info: 2: + IC(0.967 ns) + CELL(0.544 ns) = 1.511 ns; Loc. = LCCOMB_X18_Y12_N30; Fanout = 16; COMB Node = '2C1:B\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { 74273:PC|19 2C1:B|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.512 ns) 2.583 ns ALU:inst10\|MUL:inst12\|74285:inst1\|59~10 3 COMB LCCOMB_X18_Y12_N12 6 " "Info: 3: + IC(0.560 ns) + CELL(0.512 ns) = 2.583 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 6; COMB Node = 'ALU:inst10\|MUL:inst12\|74285:inst1\|59~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { 2C1:B|inst20 ALU:inst10|MUL:inst12|74285:inst1|59~10 } "NODE_NAME" } } { "74285.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74285.bdf" { { 1600 376 440 1704 "59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.545 ns) 3.471 ns ALU:inst10\|MUL:inst12\|74284:inst\|15~19 4 COMB LCCOMB_X18_Y12_N16 2 " "Info: 4: + IC(0.343 ns) + CELL(0.545 ns) = 3.471 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 2; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|15~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { ALU:inst10|MUL:inst12|74285:inst1|59~10 ALU:inst10|MUL:inst12|74284:inst|15~19 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 280 448 512 320 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.178 ns) 5.156 ns ALU:inst10\|MUL:inst12\|74284:inst\|109~32 5 COMB LCCOMB_X18_Y13_N0 1 " "Info: 5: + IC(1.507 ns) + CELL(0.178 ns) = 5.156 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.542 ns) 6.840 ns ALU:inst10\|MUL:inst12\|74284:inst\|109 6 COMB LCCOMB_X18_Y10_N26 1 " "Info: 6: + IC(1.142 ns) + CELL(0.542 ns) = 6.840 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 7.316 ns ALU:inst10\|3C1:inst14\|inst5 7 COMB LCCOMB_X18_Y10_N16 7 " "Info: 7: + IC(0.298 ns) + CELL(0.178 ns) = 7.316 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.417 ns) + CELL(3.066 ns) 13.799 ns RAM5 8 PIN PIN_199 0 " "Info: 8: + IC(3.417 ns) + CELL(3.066 ns) = 13.799 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'RAM5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { ALU:inst10|3C1:inst14|inst5 RAM5 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1616 3544 3720 -1600 "RAM5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.565 ns ( 40.33 % ) " "Info: Total cell delay = 5.565 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.234 ns ( 59.67 % ) " "Info: Total interconnect delay = 8.234 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.799 ns" { 74273:PC|19 2C1:B|inst20 ALU:inst10|MUL:inst12|74285:inst1|59~10 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 RAM5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.799 ns" { 74273:PC|19 {} 2C1:B|inst20 {} ALU:inst10|MUL:inst12|74285:inst1|59~10 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} RAM5 {} } { 0.000ns 0.967ns 0.560ns 0.343ns 1.507ns 1.142ns 0.298ns 3.417ns } { 0.000ns 0.544ns 0.512ns 0.545ns 0.178ns 0.542ns 0.178ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.009 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPPC:inst3|inst5~347 Controller:inst12|CPPC:inst3|inst5 Controller:inst12|CPPC:inst3|inst5~clkctrl 74273:PC|19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.009 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPPC:inst3|inst5~347 {} Controller:inst12|CPPC:inst3|inst5 {} Controller:inst12|CPPC:inst3|inst5~clkctrl {} 74273:PC|19 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns 1.268ns 0.364ns 1.240ns 0.996ns 0.882ns 1.439ns 0.820ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.879ns 0.177ns 0.879ns 0.544ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.799 ns" { 74273:PC|19 2C1:B|inst20 ALU:inst10|MUL:inst12|74285:inst1|59~10 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 RAM5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.799 ns" { 74273:PC|19 {} 2C1:B|inst20 {} ALU:inst10|MUL:inst12|74285:inst1|59~10 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} RAM5 {} } { 0.000ns 0.967ns 0.560ns 0.343ns 1.507ns 1.142ns 0.298ns 3.417ns } { 0.000ns 0.544ns 0.512ns 0.545ns 0.178ns 0.542ns 0.178ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "RAM0 RAM5 20.342 ns Longest " "Info: Longest tpd from source pin \"RAM0\" to destination pin \"RAM5\" is 20.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM0 1 PIN PIN_192 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_192; Fanout = 1; PIN Node = 'RAM0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM0 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1536 3544 3720 -1520 "RAM0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns RAM0~0 2 COMB IOC_X9_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = IOC_X9_Y19_N0; Fanout = 1; COMB Node = 'RAM0~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { RAM0 RAM0~0 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1536 3544 3720 -1520 "RAM0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.595 ns) + CELL(0.544 ns) 8.052 ns 2C1:inst6\|inst20 3 COMB LCCOMB_X19_Y12_N18 20 " "Info: 3: + IC(6.595 ns) + CELL(0.544 ns) = 8.052 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 20; COMB Node = '2C1:inst6\|inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.139 ns" { RAM0~0 2C1:inst6|inst20 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 216 792 856 264 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.491 ns) 9.126 ns ALU:inst10\|MUL:inst12\|74285:inst1\|59~10 4 COMB LCCOMB_X18_Y12_N12 6 " "Info: 4: + IC(0.583 ns) + CELL(0.491 ns) = 9.126 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 6; COMB Node = 'ALU:inst10\|MUL:inst12\|74285:inst1\|59~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { 2C1:inst6|inst20 ALU:inst10|MUL:inst12|74285:inst1|59~10 } "NODE_NAME" } } { "74285.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74285.bdf" { { 1600 376 440 1704 "59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.545 ns) 10.014 ns ALU:inst10\|MUL:inst12\|74284:inst\|15~19 5 COMB LCCOMB_X18_Y12_N16 2 " "Info: 5: + IC(0.343 ns) + CELL(0.545 ns) = 10.014 ns; Loc. = LCCOMB_X18_Y12_N16; Fanout = 2; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|15~19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { ALU:inst10|MUL:inst12|74285:inst1|59~10 ALU:inst10|MUL:inst12|74284:inst|15~19 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 280 448 512 320 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.178 ns) 11.699 ns ALU:inst10\|MUL:inst12\|74284:inst\|109~32 6 COMB LCCOMB_X18_Y13_N0 1 " "Info: 6: + IC(1.507 ns) + CELL(0.178 ns) = 11.699 ns; Loc. = LCCOMB_X18_Y13_N0; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109~32'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.542 ns) 13.383 ns ALU:inst10\|MUL:inst12\|74284:inst\|109 7 COMB LCCOMB_X18_Y10_N26 1 " "Info: 7: + IC(1.142 ns) + CELL(0.542 ns) = 13.383 ns; Loc. = LCCOMB_X18_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74284:inst\|109'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 13.859 ns ALU:inst10\|3C1:inst14\|inst5 8 COMB LCCOMB_X18_Y10_N16 7 " "Info: 8: + IC(0.298 ns) + CELL(0.178 ns) = 13.859 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.417 ns) + CELL(3.066 ns) 20.342 ns RAM5 9 PIN PIN_199 0 " "Info: 9: + IC(3.417 ns) + CELL(3.066 ns) = 20.342 ns; Loc. = PIN_199; Fanout = 0; PIN Node = 'RAM5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { ALU:inst10|3C1:inst14|inst5 RAM5 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1616 3544 3720 -1600 "RAM5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.457 ns ( 31.74 % ) " "Info: Total cell delay = 6.457 ns ( 31.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.885 ns ( 68.26 % ) " "Info: Total interconnect delay = 13.885 ns ( 68.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.342 ns" { RAM0 RAM0~0 2C1:inst6|inst20 ALU:inst10|MUL:inst12|74285:inst1|59~10 ALU:inst10|MUL:inst12|74284:inst|15~19 ALU:inst10|MUL:inst12|74284:inst|109~32 ALU:inst10|MUL:inst12|74284:inst|109 ALU:inst10|3C1:inst14|inst5 RAM5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.342 ns" { RAM0 {} RAM0~0 {} 2C1:inst6|inst20 {} ALU:inst10|MUL:inst12|74285:inst1|59~10 {} ALU:inst10|MUL:inst12|74284:inst|15~19 {} ALU:inst10|MUL:inst12|74284:inst|109~32 {} ALU:inst10|MUL:inst12|74284:inst|109 {} ALU:inst10|3C1:inst14|inst5 {} RAM5 {} } { 0.000ns 0.000ns 6.595ns 0.583ns 0.343ns 1.507ns 1.142ns 0.298ns 3.417ns } { 0.000ns 0.913ns 0.544ns 0.491ns 0.545ns 0.178ns 0.542ns 0.178ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "74273:MAR\|16 RAM2 CLK 6.398 ns register " "Info: th for register \"74273:MAR\|16\" (data pin = \"RAM2\", clock pin = \"CLK\") is 6.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.942 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 14.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -984 4032 4200 -968 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.879 ns) 3.048 ns lxmc:inst5\|inst 2 REG LCFF_X22_Y10_N19 1 " "Info: 2: + IC(1.093 ns) + CELL(0.879 ns) = 3.048 ns; Loc. = LCFF_X22_Y10_N19; Fanout = 1; REG Node = 'lxmc:inst5\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { CLK lxmc:inst5|inst } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 536 400 464 616 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.178 ns) 3.573 ns lxmc:inst5\|inst7 3 COMB LCCOMB_X22_Y10_N20 5 " "Info: 3: + IC(0.347 ns) + CELL(0.178 ns) = 3.573 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 5; COMB Node = 'lxmc:inst5\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { lxmc:inst5|inst lxmc:inst5|inst7 } "NODE_NAME" } } { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 488 712 776 536 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.879 ns) 4.741 ns beat:inst\|4-1counter:inst\|inst 4 REG LCFF_X22_Y10_N1 18 " "Info: 4: + IC(0.289 ns) + CELL(0.879 ns) = 4.741 ns; Loc. = LCFF_X22_Y10_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 224 288 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.879 ns) 6.888 ns beat:inst\|4-1counter:inst\|inst1 5 REG LCFF_X18_Y12_N1 18 " "Info: 5: + IC(1.268 ns) + CELL(0.879 ns) = 6.888 ns; Loc. = LCFF_X18_Y12_N1; Fanout = 18; REG Node = 'beat:inst\|4-1counter:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 } "NODE_NAME" } } { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { { 240 448 512 320 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.177 ns) 7.429 ns beat:inst\|2-4:inst1\|inst3 6 COMB LCCOMB_X18_Y12_N6 15 " "Info: 6: + IC(0.364 ns) + CELL(0.177 ns) = 7.429 ns; Loc. = LCCOMB_X18_Y12_N6; Fanout = 15; COMB Node = 'beat:inst\|2-4:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 } "NODE_NAME" } } { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 416 480 544 464 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.879 ns) 9.548 ns beat:inst\|inst2 7 REG LCFF_X21_Y10_N1 28 " "Info: 7: + IC(1.240 ns) + CELL(0.879 ns) = 9.548 ns; Loc. = LCFF_X21_Y10_N1; Fanout = 28; REG Node = 'beat:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { beat:inst|2-4:inst1|inst3 beat:inst|inst2 } "NODE_NAME" } } { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 680 616 680 760 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.322 ns) 10.883 ns Controller:inst12\|CPMAR:inst19\|inst4~493 8 COMB LCCOMB_X21_Y12_N20 1 " "Info: 8: + IC(1.013 ns) + CELL(0.322 ns) = 10.883 ns; Loc. = LCCOMB_X21_Y12_N20; Fanout = 1; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~493'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.322 ns) 12.091 ns Controller:inst12\|CPMAR:inst19\|inst4 9 COMB LCCOMB_X22_Y10_N16 2 " "Info: 9: + IC(0.886 ns) + CELL(0.322 ns) = 12.091 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 2; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.000 ns) 13.522 ns Controller:inst12\|CPMAR:inst19\|inst4~clkctrl 10 COMB CLKCTRL_G7 8 " "Info: 10: + IC(1.431 ns) + CELL(0.000 ns) = 13.522 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Controller:inst12\|CPMAR:inst19\|inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.431 ns" { Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl } "NODE_NAME" } } { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 704 768 240 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.602 ns) 14.942 ns 74273:MAR\|16 11 REG LCFF_X18_Y13_N25 1 " "Info: 11: + IC(0.818 ns) + CELL(0.602 ns) = 14.942 ns; Loc. = LCFF_X18_Y13_N25; Fanout = 1; REG Node = '74273:MAR\|16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.193 ns ( 41.45 % ) " "Info: Total cell delay = 6.193 ns ( 41.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.749 ns ( 58.55 % ) " "Info: Total interconnect delay = 8.749 ns ( 58.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.942 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.942 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|16 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.818ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.830 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM2 1 PIN PIN_195 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_195; Fanout = 1; PIN Node = 'RAM2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1568 3544 3720 -1552 "RAM2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns RAM2~0 2 COMB IOC_X9_Y19_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = IOC_X9_Y19_N2; Fanout = 1; COMB Node = 'RAM2~0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { RAM2 RAM2~0 } "NODE_NAME" } } { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1568 3544 3720 -1552 "RAM2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.983 ns) + CELL(0.544 ns) 7.420 ns 2C1:inst6\|inst22 3 COMB LCCOMB_X18_Y13_N10 19 " "Info: 3: + IC(5.983 ns) + CELL(0.544 ns) = 7.420 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 19; COMB Node = '2C1:inst6\|inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.527 ns" { RAM2~0 2C1:inst6|inst22 } "NODE_NAME" } } { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { { 312 792 856 360 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.178 ns) 7.916 ns ALU:inst10\|MUL:inst12\|74285:inst1\|66~37 4 COMB LCCOMB_X18_Y13_N2 1 " "Info: 4: + IC(0.318 ns) + CELL(0.178 ns) = 7.916 ns; Loc. = LCCOMB_X18_Y13_N2; Fanout = 1; COMB Node = 'ALU:inst10\|MUL:inst12\|74285:inst1\|66~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { 2C1:inst6|inst22 ALU:inst10|MUL:inst12|74285:inst1|66~37 } "NODE_NAME" } } { "74285.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74285.bdf" { { 1408 936 1000 1448 "66" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.521 ns) 8.734 ns ALU:inst10\|3C1:inst14\|inst3 5 COMB LCCOMB_X18_Y13_N24 7 " "Info: 5: + IC(0.297 ns) + CELL(0.521 ns) = 8.734 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 7; COMB Node = 'ALU:inst10\|3C1:inst14\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { ALU:inst10|MUL:inst12|74285:inst1|66~37 ALU:inst10|3C1:inst14|inst3 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { { 240 680 744 288 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.830 ns 74273:MAR\|16 6 REG LCFF_X18_Y13_N25 1 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 8.830 ns; Loc. = LCFF_X18_Y13_N25; Fanout = 1; REG Node = '74273:MAR\|16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst10|3C1:inst14|inst3 74273:MAR|16 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74273.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.232 ns ( 25.28 % ) " "Info: Total cell delay = 2.232 ns ( 25.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.598 ns ( 74.72 % ) " "Info: Total interconnect delay = 6.598 ns ( 74.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { RAM2 RAM2~0 2C1:inst6|inst22 ALU:inst10|MUL:inst12|74285:inst1|66~37 ALU:inst10|3C1:inst14|inst3 74273:MAR|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { RAM2 {} RAM2~0 {} 2C1:inst6|inst22 {} ALU:inst10|MUL:inst12|74285:inst1|66~37 {} ALU:inst10|3C1:inst14|inst3 {} 74273:MAR|16 {} } { 0.000ns 0.000ns 5.983ns 0.318ns 0.297ns 0.000ns } { 0.000ns 0.893ns 0.544ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.942 ns" { CLK lxmc:inst5|inst lxmc:inst5|inst7 beat:inst|4-1counter:inst|inst beat:inst|4-1counter:inst|inst1 beat:inst|2-4:inst1|inst3 beat:inst|inst2 Controller:inst12|CPMAR:inst19|inst4~493 Controller:inst12|CPMAR:inst19|inst4 Controller:inst12|CPMAR:inst19|inst4~clkctrl 74273:MAR|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.942 ns" { CLK {} CLK~combout {} lxmc:inst5|inst {} lxmc:inst5|inst7 {} beat:inst|4-1counter:inst|inst {} beat:inst|4-1counter:inst|inst1 {} beat:inst|2-4:inst1|inst3 {} beat:inst|inst2 {} Controller:inst12|CPMAR:inst19|inst4~493 {} Controller:inst12|CPMAR:inst19|inst4 {} Controller:inst12|CPMAR:inst19|inst4~clkctrl {} 74273:MAR|16 {} } { 0.000ns 0.000ns 1.093ns 0.347ns 0.289ns 1.268ns 0.364ns 1.240ns 1.013ns 0.886ns 1.431ns 0.818ns } { 0.000ns 1.076ns 0.879ns 0.178ns 0.879ns 0.879ns 0.177ns 0.879ns 0.322ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { RAM2 RAM2~0 2C1:inst6|inst22 ALU:inst10|MUL:inst12|74285:inst1|66~37 ALU:inst10|3C1:inst14|inst3 74273:MAR|16 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { RAM2 {} RAM2~0 {} 2C1:inst6|inst22 {} ALU:inst10|MUL:inst12|74285:inst1|66~37 {} ALU:inst10|3C1:inst14|inst3 {} 74273:MAR|16 {} } { 0.000ns 0.000ns 5.983ns 0.318ns 0.297ns 0.000ns } { 0.000ns 0.893ns 0.544ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 15:31:42 2018 " "Info: Processing ended: Sat May 26 15:31:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 89 s " "Info: Quartus II Full Compilation was successful. 0 errors, 89 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
