###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       181785   # Number of WRITE/WRITEP commands
num_reads_done                 =      1197004   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       932805   # Number of read row buffer hits
num_read_cmds                  =      1197003   # Number of READ/READP commands
num_writes_done                =       181806   # Number of read requests issued
num_write_row_hits             =       119544   # Number of write row buffer hits
num_act_cmds                   =       328419   # Number of ACT commands
num_pre_cmds                   =       328393   # Number of PRE commands
num_ondemand_pres              =       303323   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9508172   # Cyles of rank active rank.0
rank_active_cycles.1           =      9299145   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       491828   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       700855   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1311231   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20357   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5278   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3956   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5470   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2891   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2991   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3088   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          781   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          620   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22173   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          115   # Write cmd latency (cycles)
write_latency[40-59]           =          110   # Write cmd latency (cycles)
write_latency[60-79]           =          239   # Write cmd latency (cycles)
write_latency[80-99]           =          404   # Write cmd latency (cycles)
write_latency[100-119]         =          636   # Write cmd latency (cycles)
write_latency[120-139]         =         1012   # Write cmd latency (cycles)
write_latency[140-159]         =         1651   # Write cmd latency (cycles)
write_latency[160-179]         =         2416   # Write cmd latency (cycles)
write_latency[180-199]         =         3421   # Write cmd latency (cycles)
write_latency[200-]            =       171765   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       339644   # Read request latency (cycles)
read_latency[40-59]            =       127089   # Read request latency (cycles)
read_latency[60-79]            =       144645   # Read request latency (cycles)
read_latency[80-99]            =        80922   # Read request latency (cycles)
read_latency[100-119]          =        64947   # Read request latency (cycles)
read_latency[120-139]          =        54966   # Read request latency (cycles)
read_latency[140-159]          =        42373   # Read request latency (cycles)
read_latency[160-179]          =        35539   # Read request latency (cycles)
read_latency[180-199]          =        29669   # Read request latency (cycles)
read_latency[200-]             =       277204   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.07471e+08   # Write energy
read_energy                    =  4.82632e+09   # Read energy
act_energy                     =  8.98554e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.36077e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.3641e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9331e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80267e+09   # Active standby energy rank.1
average_read_latency           =      167.197   # Average read request latency (cycles)
average_interarrival           =      7.25249   # Average request interarrival latency (cycles)
total_energy                   =  1.96452e+10   # Total energy (pJ)
average_power                  =      1964.52   # Average power (mW)
average_bandwidth              =      11.7658   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       182493   # Number of WRITE/WRITEP commands
num_reads_done                 =      1247201   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       964515   # Number of read row buffer hits
num_read_cmds                  =      1247201   # Number of READ/READP commands
num_writes_done                =       182536   # Number of read requests issued
num_write_row_hits             =       123512   # Number of write row buffer hits
num_act_cmds                   =       343888   # Number of ACT commands
num_pre_cmds                   =       343858   # Number of PRE commands
num_ondemand_pres              =       319160   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9414364   # Cyles of rank active rank.0
rank_active_cycles.1           =      9392022   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       585636   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       607978   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1364086   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19292   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4957   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3929   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5522   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2786   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2977   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3000   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          693   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          579   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22022   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           21   # Write cmd latency (cycles)
write_latency[20-39]           =           73   # Write cmd latency (cycles)
write_latency[40-59]           =           95   # Write cmd latency (cycles)
write_latency[60-79]           =          184   # Write cmd latency (cycles)
write_latency[80-99]           =          289   # Write cmd latency (cycles)
write_latency[100-119]         =          453   # Write cmd latency (cycles)
write_latency[120-139]         =          818   # Write cmd latency (cycles)
write_latency[140-159]         =         1252   # Write cmd latency (cycles)
write_latency[160-179]         =         1937   # Write cmd latency (cycles)
write_latency[180-199]         =         2675   # Write cmd latency (cycles)
write_latency[200-]            =       174696   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       332110   # Read request latency (cycles)
read_latency[40-59]            =       126070   # Read request latency (cycles)
read_latency[60-79]            =       140941   # Read request latency (cycles)
read_latency[80-99]            =        81460   # Read request latency (cycles)
read_latency[100-119]          =        65767   # Read request latency (cycles)
read_latency[120-139]          =        57215   # Read request latency (cycles)
read_latency[140-159]          =        44655   # Read request latency (cycles)
read_latency[160-179]          =        37494   # Read request latency (cycles)
read_latency[180-199]          =        31859   # Read request latency (cycles)
read_latency[200-]             =       329625   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.11005e+08   # Write energy
read_energy                    =  5.02871e+09   # Read energy
act_energy                     =  9.40878e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.81105e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.91829e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87456e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86062e+09   # Active standby energy rank.1
average_read_latency           =      195.509   # Average read request latency (cycles)
average_interarrival           =      6.99377   # Average request interarrival latency (cycles)
total_energy                   =  1.98934e+10   # Total energy (pJ)
average_power                  =      1989.34   # Average power (mW)
average_bandwidth              =      12.2004   # Average bandwidth
