--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ripple_LED.twx ripple_LED.ncd -o ripple_LED.twr
ripple_LED.pcf -ucf ripple_LED.ucf

Design file:              ripple_LED.ncd
Physical constraint file: ripple_LED.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1243 paths analyzed, 105 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.387ns.
--------------------------------------------------------------------------------

Paths for end point led3 (SLICE_X45Y90.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_8 (FF)
  Destination:          led3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.384ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_8 to led3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.XQ      Tcko                  0.591   counter<8>
                                                       counter_8
    SLICE_X31Y75.G2      net (fanout=2)        1.032   counter<8>
    SLICE_X31Y75.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<1>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X31Y76.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X31Y76.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.XB      Tcinxb                0.404   counter_not0001_inv
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X45Y90.CE      net (fanout=21)       2.565   counter_not0001_inv
    SLICE_X45Y90.CLK     Tceck                 0.555   led3_OBUF
                                                       led3
    -------------------------------------------------  ---------------------------
    Total                                      6.384ns (2.787ns logic, 3.597ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_6 (FF)
  Destination:          led3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_6 to led3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y74.XQ      Tcko                  0.591   counter<6>
                                                       counter_6
    SLICE_X31Y76.F1      net (fanout=2)        0.858   counter<6>
    SLICE_X31Y76.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<2>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.XB      Tcinxb                0.404   counter_not0001_inv
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X45Y90.CE      net (fanout=21)       2.565   counter_not0001_inv
    SLICE_X45Y90.CLK     Tceck                 0.555   led3_OBUF
                                                       led3
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (2.830ns logic, 3.423ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_20 (FF)
  Destination:          led3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.242ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.120 - 0.125)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_20 to led3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.XQ      Tcko                  0.591   counter<20>
                                                       counter_20
    SLICE_X31Y77.G1      net (fanout=2)        1.126   counter<20>
    SLICE_X31Y77.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<5>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.XB      Tcinxb                0.404   counter_not0001_inv
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X45Y90.CE      net (fanout=21)       2.565   counter_not0001_inv
    SLICE_X45Y90.CLK     Tceck                 0.555   led3_OBUF
                                                       led3
    -------------------------------------------------  ---------------------------
    Total                                      6.242ns (2.551ns logic, 3.691ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point led4 (SLICE_X43Y91.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_8 (FF)
  Destination:          led4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.381ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_8 to led4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.XQ      Tcko                  0.591   counter<8>
                                                       counter_8
    SLICE_X31Y75.G2      net (fanout=2)        1.032   counter<8>
    SLICE_X31Y75.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<1>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X31Y76.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X31Y76.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.XB      Tcinxb                0.404   counter_not0001_inv
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X43Y91.CE      net (fanout=21)       2.562   counter_not0001_inv
    SLICE_X43Y91.CLK     Tceck                 0.555   led4_OBUF
                                                       led4
    -------------------------------------------------  ---------------------------
    Total                                      6.381ns (2.787ns logic, 3.594ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_6 (FF)
  Destination:          led4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.250ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_6 to led4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y74.XQ      Tcko                  0.591   counter<6>
                                                       counter_6
    SLICE_X31Y76.F1      net (fanout=2)        0.858   counter<6>
    SLICE_X31Y76.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<2>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.XB      Tcinxb                0.404   counter_not0001_inv
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X43Y91.CE      net (fanout=21)       2.562   counter_not0001_inv
    SLICE_X43Y91.CLK     Tceck                 0.555   led4_OBUF
                                                       led4
    -------------------------------------------------  ---------------------------
    Total                                      6.250ns (2.830ns logic, 3.420ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_20 (FF)
  Destination:          led4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.239ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_20 to led4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.XQ      Tcko                  0.591   counter<20>
                                                       counter_20
    SLICE_X31Y77.G1      net (fanout=2)        1.126   counter<20>
    SLICE_X31Y77.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<5>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.XB      Tcinxb                0.404   counter_not0001_inv
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X43Y91.CE      net (fanout=21)       2.562   counter_not0001_inv
    SLICE_X43Y91.CLK     Tceck                 0.555   led4_OBUF
                                                       led4
    -------------------------------------------------  ---------------------------
    Total                                      6.239ns (2.551ns logic, 3.688ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point led7 (SLICE_X25Y91.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_8 (FF)
  Destination:          led7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.002ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_8 to led7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.XQ      Tcko                  0.591   counter<8>
                                                       counter_8
    SLICE_X31Y75.G2      net (fanout=2)        1.032   counter<8>
    SLICE_X31Y75.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<1>
                                                       counter_cmp_eq0000_wg_lut<1>
                                                       counter_cmp_eq0000_wg_cy<1>
    SLICE_X31Y76.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<1>
    SLICE_X31Y76.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.XB      Tcinxb                0.404   counter_not0001_inv
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X25Y91.CE      net (fanout=21)       2.183   counter_not0001_inv
    SLICE_X25Y91.CLK     Tceck                 0.555   led7_OBUF
                                                       led7
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (2.787ns logic, 3.215ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_6 (FF)
  Destination:          led7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.871ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_6 to led7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y74.XQ      Tcko                  0.591   counter<6>
                                                       counter_6
    SLICE_X31Y76.F1      net (fanout=2)        0.858   counter<6>
    SLICE_X31Y76.COUT    Topcyf                1.162   counter_cmp_eq0000_wg_cy<3>
                                                       counter_cmp_eq0000_wg_lut<2>
                                                       counter_cmp_eq0000_wg_cy<2>
                                                       counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<3>
    SLICE_X31Y77.COUT    Tbyp                  0.118   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_cy<4>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.XB      Tcinxb                0.404   counter_not0001_inv
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X25Y91.CE      net (fanout=21)       2.183   counter_not0001_inv
    SLICE_X25Y91.CLK     Tceck                 0.555   led7_OBUF
                                                       led7
    -------------------------------------------------  ---------------------------
    Total                                      5.871ns (2.830ns logic, 3.041ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_20 (FF)
  Destination:          led7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.860ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_20 to led7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.XQ      Tcko                  0.591   counter<20>
                                                       counter_20
    SLICE_X31Y77.G1      net (fanout=2)        1.126   counter<20>
    SLICE_X31Y77.COUT    Topcyg                1.001   counter_cmp_eq0000_wg_cy<5>
                                                       counter_cmp_eq0000_wg_lut<5>
                                                       counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   counter_cmp_eq0000_wg_cy<5>
    SLICE_X31Y78.XB      Tcinxb                0.404   counter_not0001_inv
                                                       counter_cmp_eq0000_wg_cy<6>
    SLICE_X25Y91.CE      net (fanout=21)       2.183   counter_not0001_inv
    SLICE_X25Y91.CLK     Tceck                 0.555   led7_OBUF
                                                       led7
    -------------------------------------------------  ---------------------------
    Total                                      5.860ns (2.551ns logic, 3.309ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led3 (SLICE_X45Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led2 (FF)
  Destination:          led3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led2 to led3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.YQ      Tcko                  0.522   led2_OBUF
                                                       led2
    SLICE_X45Y90.BY      net (fanout=2)        0.420   led2_OBUF
    SLICE_X45Y90.CLK     Tckdi       (-Th)    -0.135   led3_OBUF
                                                       led3
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.657ns logic, 0.420ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point led7 (SLICE_X25Y91.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led6 (FF)
  Destination:          led7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led6 to led7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y90.YQ      Tcko                  0.522   led6_OBUF
                                                       led6
    SLICE_X25Y91.BY      net (fanout=2)        0.420   led6_OBUF
    SLICE_X25Y91.CLK     Tckdi       (-Th)    -0.135   led7_OBUF
                                                       led7
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.657ns logic, 0.420ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point led2 (SLICE_X44Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led1 (FF)
  Destination:          led2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: led1 to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y91.YQ      Tcko                  0.522   led1_OBUF
                                                       led1
    SLICE_X44Y90.BY      net (fanout=2)        0.420   led1_OBUF
    SLICE_X44Y90.CLK     Tckdi       (-Th)    -0.152   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.674ns logic, 0.420ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: led0_OBUF/CLK
  Logical resource: led0/CK
  Location pin: SLICE_X42Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: led0_OBUF/CLK
  Logical resource: led0/CK
  Location pin: SLICE_X42Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: led0_OBUF/CLK
  Logical resource: led0/CK
  Location pin: SLICE_X42Y90.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.387|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1243 paths, 0 nets, and 118 connections

Design statistics:
   Minimum period:   6.387ns{1}   (Maximum frequency: 156.568MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb  5 14:32:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



