

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Tue Feb 22 14:12:58 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        3|   309603| 30.000 ns | 3.096 ms |    3|  309603|   none  |
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_wait_for_start  |        0|        0|         1|          1|          1|        0|    yes   |
        |- loop_height          |        0|   309600|  5 ~ 645 |          -|          -| 0 ~ 480 |    no    |
        | + loop_width          |        0|      640|         2|          1|          1| 0 ~ 640 |    yes   |
        | + loop_wait_for_eol   |        0|        0|         1|          1|          1|        0|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    134|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    278|    -|
|Register         |        -|      -|     221|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     221|    412|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_355_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_366_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_state5_pp1_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_184                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op63_read_state5     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln71_fu_350_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln73_fu_361_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp1_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln76_fu_375_p2                 |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 134|         139|          77|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TDATA_blk_n                 |   9|          2|    1|          2|
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_axi_data_V_1_i_phi_fu_240_p4  |   9|          2|    8|         16|
    |ap_phi_mux_eol_0_i_phi_fu_263_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_229_p4             |   9|          2|    1|          2|
    |axi_data_V_0_i_reg_205                   |   9|          2|    8|         16|
    |axi_data_V_1_i_reg_237                   |   9|          2|    8|         16|
    |axi_data_V_3_i_reg_309                   |   9|          2|    8|         16|
    |axi_last_V_0_i_reg_195                   |   9|          2|    1|          2|
    |axi_last_V_2_i_reg_271                   |  15|          3|    1|          3|
    |axi_last_V_3_i_reg_297                   |   9|          2|    1|          2|
    |eol_0_i_reg_259                          |   9|          2|    1|          2|
    |eol_2_i_reg_321                          |   9|          2|    1|          2|
    |eol_reg_226                              |   9|          2|    1|          2|
    |img_cols_V_blk_n                         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n                     |   9|          2|    1|          2|
    |img_data_stream_V_blk_n                  |   9|          2|    1|          2|
    |img_rows_V_blk_n                         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n                     |   9|          2|    1|          2|
    |p_Val2_s_reg_284                         |  15|          3|    8|         24|
    |real_start                               |   9|          2|    1|          2|
    |t_V_3_reg_248                            |   9|          2|   32|         64|
    |t_V_reg_215                              |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 278|         60|  122|        261|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |axi_data_V_0_i_reg_205   |   8|   0|    8|          0|
    |axi_data_V_1_i_reg_237   |   8|   0|    8|          0|
    |axi_data_V_3_i_reg_309   |   8|   0|    8|          0|
    |axi_last_V_0_i_reg_195   |   1|   0|    1|          0|
    |axi_last_V_2_i_reg_271   |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_297   |   1|   0|    1|          0|
    |cols_V_reg_391           |  32|   0|   32|          0|
    |eol_0_i_reg_259          |   1|   0|    1|          0|
    |eol_2_i_reg_321          |   1|   0|    1|          0|
    |eol_reg_226              |   1|   0|    1|          0|
    |i_V_reg_420              |  32|   0|   32|          0|
    |icmp_ln73_reg_425        |   1|   0|    1|          0|
    |p_Val2_s_reg_284         |   8|   0|    8|          0|
    |rows_V_reg_386           |  32|   0|   32|          0|
    |sof_1_i_fu_138           |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_3_reg_248            |  32|   0|   32|          0|
    |t_V_reg_215              |  32|   0|   32|          0|
    |tmp_data_V_reg_396       |   8|   0|    8|          0|
    |tmp_last_V_reg_404       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 221|   0|  221|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_out                 | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|start_write               | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|INPUT_STREAM_TDATA        |  in |    8|    axis    | AXI_video_strm_V_data_V |    pointer   |
|INPUT_STREAM_TVALID       |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY       | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|INPUT_STREAM_TDEST        |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|INPUT_STREAM_TKEEP        |  in |    1|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB        |  in |    1|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER        |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|INPUT_STREAM_TLAST        |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|INPUT_STREAM_TID          |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_rows_V_dout           |  in |   32|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n        |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read           | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout           |  in |   32|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n        |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read           | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_V_din     | out |    8|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_rows_V_out_din        | out |   32|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_full_n     |  in |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_write      | out |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_cols_V_out_din        | out |   32|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_full_n     |  in |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_write      | out |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
+--------------------------+-----+-----+------------+-------------------------+--------------+

