Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/06-yosys-synthesis/pll_top.nl.v'…
Linking design 'pll_top' from netlist…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.002789    0.096546    0.642009    0.642009 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.096546    0.000000    0.642009 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.098469    0.237347    0.879356 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.098469    0.000000    0.879356 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.879356   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.095034    0.345034   library hold time
                                              0.345034   data required time
---------------------------------------------------------------------------------------------
                                              0.345034   data required time
                                             -0.879356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534321   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.002789    0.096546    0.642009    0.642009 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.096546    0.000000    0.642009 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.098469    0.237347    0.879356 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.098469    0.000000    0.879356 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.879356   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.095034    0.345034   library hold time
                                              0.345034   data required time
---------------------------------------------------------------------------------------------
                                              0.345034   data required time
                                             -0.879356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.534321   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007593    0.140678    0.680514    0.680514 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.140678    0.000000    0.680514 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.098608    0.249887    0.930401 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.098608    0.000000    0.930401 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.930401   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.095002    0.345002   library hold time
                                              0.345002   data required time
---------------------------------------------------------------------------------------------
                                              0.345002   data required time
                                             -0.930401   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585400   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008990    0.210559    0.779959    0.779959 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.210559    0.000000    0.779959 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006607    0.168996    0.138531    0.918490 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.168996    0.000000    0.918490 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.918490   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077067    0.327067   library hold time
                                              0.327067   data required time
---------------------------------------------------------------------------------------------
                                              0.327067   data required time
                                             -0.918490   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591423   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014642    0.202779    0.728896    0.728896 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.202779    0.000000    0.728896 v _1207_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.196423    0.169094    0.897991 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.196423    0.000000    0.897991 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.897991   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.047247    0.297247   library hold time
                                              0.297247   data required time
---------------------------------------------------------------------------------------------
                                              0.297247   data required time
                                             -0.897991   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600744   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009001    0.153365    0.691044    0.691044 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.153365    0.000000    0.691044 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.008954    0.196586    0.155351    0.846395 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.196586    0.000000    0.846395 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.116714    0.098596    0.944991 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.116714    0.000000    0.944991 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.944991   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.090720    0.340720   library hold time
                                              0.340720   data required time
---------------------------------------------------------------------------------------------
                                              0.340720   data required time
                                             -0.944991   data arrival time
---------------------------------------------------------------------------------------------
                                              0.604270   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012087    0.180398    0.711752    0.711752 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.180398    0.000000    0.711752 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004772    0.158833    0.143510    0.855262 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.158833    0.000000    0.855262 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.104381    0.096820    0.952082 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.104381    0.000000    0.952082 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.952082   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.093637    0.343637   library hold time
                                              0.343637   data required time
---------------------------------------------------------------------------------------------
                                              0.343637   data required time
                                             -0.952082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608445   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009022    0.153549    0.691185    0.691185 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.153549    0.000000    0.691185 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    0.144161    0.130340    0.821525 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.144161    0.000000    0.821525 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.151814    0.128076    0.949601 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.151814    0.000000    0.949601 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.949601   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082014    0.332014   library hold time
                                              0.332014   data required time
---------------------------------------------------------------------------------------------
                                              0.332014   data required time
                                             -0.949601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617587   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004218    0.109674    0.653463    0.653463 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.109674    0.000000    0.653463 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013626    0.271254    0.186748    0.840210 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.271254    0.000000    0.840210 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.148815    0.124991    0.965201 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.148815    0.000000    0.965201 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.965201   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082877    0.332877   library hold time
                                              0.332877   data required time
---------------------------------------------------------------------------------------------
                                              0.332877   data required time
                                             -0.965201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.632324   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016195    0.216383    0.739317    0.739317 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.216383    0.000000    0.739317 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004697    0.148171    0.129271    0.868588 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.148171    0.000000    0.868588 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002389    0.131131    0.118013    0.986601 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.131131    0.000000    0.986601 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.986601   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.087311    0.337311   library hold time
                                              0.337311   data required time
---------------------------------------------------------------------------------------------
                                              0.337311   data required time
                                             -0.986601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.649289   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016829    0.221937    0.743572    0.743572 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.221937    0.000000    0.743572 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004526    0.192158    0.173005    0.916576 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.192158    0.000000    0.916576 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.107860    0.091712    1.008289 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.107860    0.000000    1.008289 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.008289   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.092814    0.342814   library hold time
                                              0.342814   data required time
---------------------------------------------------------------------------------------------
                                              0.342814   data required time
                                             -1.008289   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665474   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016848    0.222104    0.743699    0.743699 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.222104    0.000000    0.743699 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004526    0.192186    0.173055    0.916754 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.192186    0.000000    0.916754 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.107865    0.091713    1.008467 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.107865    0.000000    1.008467 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.008467   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.092813    0.342813   library hold time
                                              0.342813   data required time
---------------------------------------------------------------------------------------------
                                              0.342813   data required time
                                             -1.008467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665654   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012971    0.188142    0.717684    0.717684 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.188142    0.000000    0.717684 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004482    0.243632    0.199379    0.917063 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.243632    0.000000    0.917063 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.114316    0.096056    1.013119 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.114316    0.000000    1.013119 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.013119   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.091287    0.341287   library hold time
                                              0.341287   data required time
---------------------------------------------------------------------------------------------
                                              0.341287   data required time
                                             -1.013119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.671832   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015044    0.206301    0.731594    0.731594 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.206301    0.000000    0.731594 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    0.154517    0.144168    0.875762 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.154517    0.000000    0.875762 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.153541    0.128653    1.004415 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.153541    0.000000    1.004415 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.004415   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.081517    0.331517   library hold time
                                              0.331517   data required time
---------------------------------------------------------------------------------------------
                                              0.331517   data required time
                                             -1.004415   data arrival time
---------------------------------------------------------------------------------------------
                                              0.672898   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016926    0.222787    0.744223    0.744223 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.222787    0.000000    0.744223 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    0.212091    0.180820    0.925042 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.212091    0.000000    0.925042 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.111451    0.092304    1.017346 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.111451    0.000000    1.017346 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.017346   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.091965    0.341965   library hold time
                                              0.341965   data required time
---------------------------------------------------------------------------------------------
                                              0.341965   data required time
                                             -1.017346   data arrival time
---------------------------------------------------------------------------------------------
                                              0.675381   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.023474    0.440769    0.912182    0.912182 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.440769    0.000000    0.912182 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.106586    0.106999    1.019181 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.106586    0.000000    1.019181 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.019181   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.093115    0.343115   library hold time
                                              0.343115   data required time
---------------------------------------------------------------------------------------------
                                              0.343115   data required time
                                             -1.019181   data arrival time
---------------------------------------------------------------------------------------------
                                              0.676065   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017042    0.223803    0.745001    0.745001 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.223803    0.000000    0.745001 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    0.212230    0.181114    0.926115 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.212230    0.000000    0.926115 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.111476    0.092308    1.018423 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.111476    0.000000    1.018423 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.018423   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.091959    0.341959   library hold time
                                              0.341959   data required time
---------------------------------------------------------------------------------------------
                                              0.341959   data required time
                                             -1.018423   data arrival time
---------------------------------------------------------------------------------------------
                                              0.676464   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.015634    0.211469    0.735553    0.735553 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.211469    0.000000    0.735553 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    0.155532    0.145523    0.881076 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.155532    0.000000    0.881076 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.153710    0.128709    1.009786 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.153710    0.000000    1.009786 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.009786   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.081468    0.331468   library hold time
                                              0.331468   data required time
---------------------------------------------------------------------------------------------
                                              0.331468   data required time
                                             -1.009786   data arrival time
---------------------------------------------------------------------------------------------
                                              0.678318   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018525    0.236794    0.754952    0.754952 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.236794    0.000000    0.754952 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004526    0.194660    0.177465    0.932418 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.194660    0.000000    0.932418 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.108311    0.091786    1.024204 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.108311    0.000000    1.024204 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.024204   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.092707    0.342707   library hold time
                                              0.342707   data required time
---------------------------------------------------------------------------------------------
                                              0.342707   data required time
                                             -1.024204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.681496   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018758    0.238835    0.756516    0.756516 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.238835    0.000000    0.756516 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004526    0.195004    0.178078    0.934594 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.195004    0.000000    0.934594 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.108373    0.091796    1.026390 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.108373    0.000000    1.026390 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.026390   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.092693    0.342693   library hold time
                                              0.342693   data required time
---------------------------------------------------------------------------------------------
                                              0.342693   data required time
                                             -1.026390   data arrival time
---------------------------------------------------------------------------------------------
                                              0.683698   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004218    0.109674    0.653463    0.653463 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.109674    0.000000    0.653463 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.018316    0.348506    0.230229    0.883692 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.348506    0.000000    0.883692 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.129003    0.139557    1.023249 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.129003    0.000000    1.023249 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.023249   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.087815    0.337815   library hold time
                                              0.337815   data required time
---------------------------------------------------------------------------------------------
                                              0.337815   data required time
                                             -1.023249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.685434   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012878    0.187327    0.717060    0.717060 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.187327    0.000000    0.717060 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004218    0.270039    0.206633    0.923693 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.270039    0.000000    0.923693 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002389    0.119917    0.102885    1.026578 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.119917    0.000000    1.026578 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.026578   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.089963    0.339963   library hold time
                                              0.339963   data required time
---------------------------------------------------------------------------------------------
                                              0.339963   data required time
                                             -1.026578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.686615   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010470    0.166233    0.700902    0.700902 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.166233    0.000000    0.700902 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.269586    0.194949    0.895850 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.269586    0.000000    0.895850 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.148382    0.124786    1.020636 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.148382    0.000000    1.020636 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.020636   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.083002    0.333002   library hold time
                                              0.333002   data required time
---------------------------------------------------------------------------------------------
                                              0.333002   data required time
                                             -1.020636   data arrival time
---------------------------------------------------------------------------------------------
                                              0.687634   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004218    0.109674    0.653463    0.653463 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.109674    0.000000    0.653463 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013426    0.267960    0.184893    0.838356 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.267960    0.000000    0.838356 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007122    0.162196    0.178897    1.017253 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.162196    0.000000    1.017253 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.017253   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079025    0.329025   library hold time
                                              0.329025   data required time
---------------------------------------------------------------------------------------------
                                              0.329025   data required time
                                             -1.017253   data arrival time
---------------------------------------------------------------------------------------------
                                              0.688228   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016781    0.221517    0.743250    0.743250 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.221517    0.000000    0.743250 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    0.157505    0.148157    0.891407 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.157505    0.000000    0.891407 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.154039    0.128819    1.020226 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.154039    0.000000    1.020226 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.020226   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.081373    0.331373   library hold time
                                              0.331373   data required time
---------------------------------------------------------------------------------------------
                                              0.331373   data required time
                                             -1.020226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.688853   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016781    0.221517    0.743250    0.743250 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.221517    0.000000    0.743250 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    0.157505    0.148157    0.891407 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.157505    0.000000    0.891407 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.154039    0.128819    1.020226 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.154039    0.000000    1.020226 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.020226   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.081373    0.331373   library hold time
                                              0.331373   data required time
---------------------------------------------------------------------------------------------
                                              0.331373   data required time
                                             -1.020226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.688853   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021749    0.265810    0.775148    0.775148 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.265810    0.000000    0.775148 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004804    0.175634    0.166761    0.941909 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.175634    0.000000    0.941909 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.110434    0.091479    1.033388 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.110434    0.000000    1.033388 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.033388   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.092205    0.342205   library hold time
                                              0.342205   data required time
---------------------------------------------------------------------------------------------
                                              0.342205   data required time
                                             -1.033388   data arrival time
---------------------------------------------------------------------------------------------
                                              0.691183   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017078    0.224118    0.745242    0.745242 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.224118    0.000000    0.745242 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    0.158015    0.148839    0.894081 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.158015    0.000000    0.894081 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.154125    0.128848    1.022929 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.154125    0.000000    1.022929 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.022929   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.081349    0.331349   library hold time
                                              0.331349   data required time
---------------------------------------------------------------------------------------------
                                              0.331349   data required time
                                             -1.022929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.691581   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.010250    0.164306    0.699425    0.699425 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.164306    0.000000    0.699425 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003979    0.237118    0.174607    0.874032 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.237118    0.000000    0.874032 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.161745    0.146801    1.020834 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.161745    0.000000    1.020834 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.020834   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079155    0.329155   library hold time
                                              0.329155   data required time
---------------------------------------------------------------------------------------------
                                              0.329155   data required time
                                             -1.020834   data arrival time
---------------------------------------------------------------------------------------------
                                              0.691679   slack (MET)


Startpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018904    0.240114    0.757495    0.757495 v _2372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[1] (net)
                      0.240114    0.000000    0.757495 v _2017_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004482    0.213539    0.185255    0.942751 ^ _2017_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0359_ (net)
                      0.213539    0.000000    0.942751 ^ _2019_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.107542    0.093905    1.036656 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.107542    0.000000    1.036656 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.036656   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.092889    0.342889   library hold time
                                              0.342889   data required time
---------------------------------------------------------------------------------------------
                                              0.342889   data required time
                                             -1.036656   data arrival time
---------------------------------------------------------------------------------------------
                                              0.693766   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012303    0.182290    0.713201    0.713201 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.182290    0.000000    0.713201 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    0.157568    0.142953    0.856155 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.157568    0.000000    0.856155 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.183660    0.164044    1.020198 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.183660    0.000000    1.020198 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.020198   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072846    0.322846   library hold time
                                              0.322846   data required time
---------------------------------------------------------------------------------------------
                                              0.322846   data required time
                                             -1.020198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.697353   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.009886    0.161118    0.696983    0.696983 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.161118    0.000000    0.696983 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003979    0.239220    0.188177    0.885160 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.239220    0.000000    0.885160 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.162266    0.147124    1.032284 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.162266    0.000000    1.032284 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.032284   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079005    0.329005   library hold time
                                              0.329005   data required time
---------------------------------------------------------------------------------------------
                                              0.329005   data required time
                                             -1.032284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.703279   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.020157    0.251328    0.765461    0.765461 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.251328    0.000000    0.765461 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    0.215995    0.189095    0.954556 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.215995    0.000000    0.954556 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.112154    0.092420    1.046975 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.112154    0.000000    1.046975 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.046975   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.091799    0.341799   library hold time
                                              0.341799   data required time
---------------------------------------------------------------------------------------------
                                              0.341799   data required time
                                             -1.046975   data arrival time
---------------------------------------------------------------------------------------------
                                              0.705177   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012087    0.180398    0.711752    0.711752 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.180398    0.000000    0.711752 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003979    0.238966    0.179408    0.891160 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.238966    0.000000    0.891160 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.162203    0.147085    1.038245 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.162203    0.000000    1.038245 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.038245   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079023    0.329023   library hold time
                                              0.329023   data required time
---------------------------------------------------------------------------------------------
                                              0.329023   data required time
                                             -1.038245   data arrival time
---------------------------------------------------------------------------------------------
                                              0.709222   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008990    0.210559    0.779959    0.779959 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.210559    0.000000    0.779959 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006607    0.168996    0.138531    0.918490 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.168996    0.000000    0.918490 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002389    0.105712    0.095630    1.014120 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.105712    0.000000    1.014120 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.014120   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.054364    0.304364   library hold time
                                              0.304364   data required time
---------------------------------------------------------------------------------------------
                                              0.304364   data required time
                                             -1.014120   data arrival time
---------------------------------------------------------------------------------------------
                                              0.709756   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021501    0.263554    0.773639    0.773639 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[11] (net)
                      0.263554    0.000000    0.773639 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    0.217667    0.192639    0.966279 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.217667    0.000000    0.966279 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.112455    0.092469    1.058748 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.112455    0.000000    1.058748 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.058748   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.091727    0.341727   library hold time
                                              0.341727   data required time
---------------------------------------------------------------------------------------------
                                              0.341727   data required time
                                             -1.058748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.717020   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.020012    0.250009    0.764579    0.764579 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.250009    0.000000    0.764579 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    0.163098    0.155626    0.920205 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.163098    0.000000    0.920205 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.154972    0.129131    1.049336 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.154972    0.000000    1.049336 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.049336   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.081105    0.331105   library hold time
                                              0.331105   data required time
---------------------------------------------------------------------------------------------
                                              0.331105   data required time
                                             -1.049336   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718231   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009186    0.154986    0.692286    0.692286 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.154986    0.000000    0.692286 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.017071    0.328583    0.230814    0.923100 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.328583    0.000000    0.923100 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.128188    0.138627    1.061726 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.128188    0.000000    1.061726 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.061726   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.088007    0.338007   library hold time
                                              0.338007   data required time
---------------------------------------------------------------------------------------------
                                              0.338007   data required time
                                             -1.061726   data arrival time
---------------------------------------------------------------------------------------------
                                              0.723719   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018392    0.235629    0.754060    0.754060 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.235629    0.000000    0.754060 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009179    0.216066    0.179994    0.934054 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.216066    0.000000    0.934054 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002389    0.145310    0.125099    1.059153 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.145310    0.000000    1.059153 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.059153   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.083886    0.333886   library hold time
                                              0.333886   data required time
---------------------------------------------------------------------------------------------
                                              0.333886   data required time
                                             -1.059153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725266   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021749    0.265810    0.775148    0.775148 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.265810    0.000000    0.775148 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    0.166200    0.159768    0.934916 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.166200    0.000000    0.934916 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.155490    0.129304    1.064220 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.155490    0.000000    1.064220 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.064220   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080956    0.330956   library hold time
                                              0.330956   data required time
---------------------------------------------------------------------------------------------
                                              0.330956   data required time
                                             -1.064220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733265   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016781    0.221517    0.743250    0.743250 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.221517    0.000000    0.743250 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.163070    0.152020    0.895269 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.163070    0.000000    0.895269 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.186292    0.162795    1.058064 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.186292    0.000000    1.058064 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.058064   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072088    0.322088   library hold time
                                              0.322088   data required time
---------------------------------------------------------------------------------------------
                                              0.322088   data required time
                                             -1.058064   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735976   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016781    0.221517    0.743250    0.743250 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.221517    0.000000    0.743250 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.163070    0.152020    0.895269 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.163070    0.000000    0.895269 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.186292    0.162795    1.058064 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.186292    0.000000    1.058064 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.058064   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072088    0.322088   library hold time
                                              0.322088   data required time
---------------------------------------------------------------------------------------------
                                              0.322088   data required time
                                             -1.058064   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735976   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.022266    0.270513    0.778294    0.778294 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.270513    0.000000    0.778294 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    0.167124    0.161001    0.939295 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.167124    0.000000    0.939295 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.155644    0.129356    1.068651 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.155644    0.000000    1.068651 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.068651   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080911    0.330911   library hold time
                                              0.330911   data required time
---------------------------------------------------------------------------------------------
                                              0.330911   data required time
                                             -1.068651   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737739   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016740    0.221158    0.742974    0.742974 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.221158    0.000000    0.742974 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    0.165028    0.153330    0.896305 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.165028    0.000000    0.896305 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.184424    0.164265    1.060570 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.184424    0.000000    1.060570 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.060570   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072626    0.322626   library hold time
                                              0.322626   data required time
---------------------------------------------------------------------------------------------
                                              0.322626   data required time
                                             -1.060570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737944   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017078    0.224118    0.745242    0.745242 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.224118    0.000000    0.745242 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    0.165597    0.154121    0.899363 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.165597    0.000000    0.899363 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.184483    0.164282    1.063645 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.184483    0.000000    1.063645 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.063645   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072609    0.322609   library hold time
                                              0.322609   data required time
---------------------------------------------------------------------------------------------
                                              0.322609   data required time
                                             -1.063645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741036   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017078    0.224118    0.745242    0.745242 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.224118    0.000000    0.745242 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    0.165597    0.154121    0.899363 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.165597    0.000000    0.899363 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.184483    0.164282    1.063645 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.184483    0.000000    1.063645 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.063645   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072609    0.322609   library hold time
                                              0.322609   data required time
---------------------------------------------------------------------------------------------
                                              0.322609   data required time
                                             -1.063645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741036   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014642    0.202779    0.728896    0.728896 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.202779    0.000000    0.728896 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014806    0.331028    0.252070    0.980966 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.331028    0.000000    0.980966 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.143787    0.107293    1.088259 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.143787    0.000000    1.088259 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.088259   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.084319    0.334319   library hold time
                                              0.334319   data required time
---------------------------------------------------------------------------------------------
                                              0.334319   data required time
                                             -1.088259   data arrival time
---------------------------------------------------------------------------------------------
                                              0.753941   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014921    0.205223    0.730769    0.730769 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.205223    0.000000    0.730769 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.268937    0.240701    0.971469 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.268937    0.000000    0.971469 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.148213    0.124705    1.096174 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.148213    0.000000    1.096174 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.096174   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.083050    0.333050   library hold time
                                              0.333050   data required time
---------------------------------------------------------------------------------------------
                                              0.333050   data required time
                                             -1.096174   data arrival time
---------------------------------------------------------------------------------------------
                                              0.763124   slack (MET)


Startpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     7    0.029898    0.339940    0.824734    0.824734 v _2368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.sample_en (net)
                      0.339940    0.000000    0.824734 v _2284_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004772    0.185620    0.185658    1.010392 ^ _2284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0559_ (net)
                      0.185620    0.000000    1.010392 ^ _2285_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.108978    0.097382    1.107774 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.108978    0.000000    1.107774 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.107774   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.092550    0.342550   library hold time
                                              0.342550   data required time
---------------------------------------------------------------------------------------------
                                              0.342550   data required time
                                             -1.107774   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765225   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007593    0.140678    0.680514    0.680514 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.140678    0.000000    0.680514 v _1195_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013717    0.307980    0.222885    0.903400 ^ _1195_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0612_ (net)
                      0.307980    0.000000    0.903400 ^ _1200_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.200496    0.180263    1.083662 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.200496    0.000000    1.083662 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.083662   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067999    0.317999   library hold time
                                              0.317999   data required time
---------------------------------------------------------------------------------------------
                                              0.317999   data required time
                                             -1.083662   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765663   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016868    0.222279    0.743833    0.743833 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.222279    0.000000    0.743833 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004783    0.251006    0.252434    0.996267 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.251006    0.000000    0.996267 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.126568    0.115972    1.112239 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.126568    0.000000    1.112239 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.112239   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.088390    0.338390   library hold time
                                              0.338390   data required time
---------------------------------------------------------------------------------------------
                                              0.338390   data required time
                                             -1.112239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773849   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.017016    0.223575    0.744826    0.744826 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.223575    0.000000    0.744826 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004090    0.240841    0.201182    0.946009 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.240841    0.000000    0.946009 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.189129    0.158750    1.104759 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.189129    0.000000    1.104759 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.104759   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071271    0.321271   library hold time
                                              0.321271   data required time
---------------------------------------------------------------------------------------------
                                              0.321271   data required time
                                             -1.104759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783488   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011883    0.178611    0.710383    0.710383 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.178611    0.000000    0.710383 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008990    0.352844    0.321190    1.031573 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.352844    0.000000    1.031573 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.132477    0.099529    1.131102 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.132477    0.000000    1.131102 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.131102   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.086993    0.336993   library hold time
                                              0.336993   data required time
---------------------------------------------------------------------------------------------
                                              0.336993   data required time
                                             -1.131102   data arrival time
---------------------------------------------------------------------------------------------
                                              0.794109   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.021727    0.265610    0.775015    0.775015 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.265610    0.000000    0.775015 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002389    0.104063    0.364926    1.139941 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.104063    0.000000    1.139941 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.139941   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.093712    0.343712   library hold time
                                              0.343712   data required time
---------------------------------------------------------------------------------------------
                                              0.343712   data required time
                                             -1.139941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796229   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021906    0.267238    0.776104    0.776104 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.267238    0.000000    0.776104 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002389    0.104063    0.365217    1.141321 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.104063    0.000000    1.141321 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.141321   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.093712    0.343712   library hold time
                                              0.343712   data required time
---------------------------------------------------------------------------------------------
                                              0.343712   data required time
                                             -1.141321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797609   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012878    0.187327    0.717060    0.717060 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.187327    0.000000    0.717060 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008880    0.339049    0.256431    0.973490 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.339049    0.000000    0.973490 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.182634    0.161406    1.134896 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.182634    0.000000    1.134896 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.134896   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073141    0.323141   library hold time
                                              0.323141   data required time
---------------------------------------------------------------------------------------------
                                              0.323141   data required time
                                             -1.134896   data arrival time
---------------------------------------------------------------------------------------------
                                              0.811755   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016785    0.221552    0.743276    0.743276 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.221552    0.000000    0.743276 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.009838    0.439220    0.304265    1.047542 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.439220    0.000000    1.047542 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.147743    0.107003    1.154544 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.147743    0.000000    1.154544 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.154544   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.083186    0.333186   library hold time
                                              0.333186   data required time
---------------------------------------------------------------------------------------------
                                              0.333186   data required time
                                             -1.154544   data arrival time
---------------------------------------------------------------------------------------------
                                              0.821358   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018112    0.353960    0.863255    0.863255 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.353960    0.000000    0.863255 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.004218    0.161085    0.189023    1.052278 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      0.161085    0.000000    1.052278 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002389    0.104032    0.094083    1.146360 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.104032    0.000000    1.146360 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.146360   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.054640    0.304640   library hold time
                                              0.304640   data required time
---------------------------------------------------------------------------------------------
                                              0.304640   data required time
                                             -1.146360   data arrival time
---------------------------------------------------------------------------------------------
                                              0.841720   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010300    0.164744    0.699761    0.699761 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.164744    0.000000    0.699761 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014708    0.585568    0.369797    1.069557 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.585568    0.000000    1.069557 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.149021    0.106610    1.176167 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.149021    0.000000    1.176167 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.176167   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082818    0.332818   library hold time
                                              0.332818   data required time
---------------------------------------------------------------------------------------------
                                              0.332818   data required time
                                             -1.176167   data arrival time
---------------------------------------------------------------------------------------------
                                              0.843349   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012878    0.187327    0.717060    0.717060 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.187327    0.000000    0.717060 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.004243    0.446723    0.319123    1.036183 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.446723    0.000000    1.036183 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.190595    0.138059    1.174242 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.190595    0.000000    1.174242 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.174242   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.070849    0.320849   library hold time
                                              0.320849   data required time
---------------------------------------------------------------------------------------------
                                              0.320849   data required time
                                             -1.174242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.853393   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012303    0.262640    0.810211    0.810211 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.262640    0.000000    0.810211 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004218    0.158633    0.127629    0.937840 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.158633    0.000000    0.937840 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.011699    0.241991    0.182183    1.120023 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0755_ (net)
                      0.241991    0.000000    1.120023 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.111078    0.101604    1.221627 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.111078    0.000000    1.221627 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.221627   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.092053    0.342053   library hold time
                                              0.342053   data required time
---------------------------------------------------------------------------------------------
                                              0.342053   data required time
                                             -1.221627   data arrival time
---------------------------------------------------------------------------------------------
                                              0.879574   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016697    0.220781    0.742686    0.742686 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.220781    0.000000    0.742686 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014021    0.564742    0.373572    1.116258 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.564742    0.000000    1.116258 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.117992    0.106665    1.222924 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.117992    0.000000    1.222924 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.222924   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.090418    0.340418   library hold time
                                              0.340418   data required time
---------------------------------------------------------------------------------------------
                                              0.340418   data required time
                                             -1.222924   data arrival time
---------------------------------------------------------------------------------------------
                                              0.882505   slack (MET)


Startpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017271    0.225809    0.746538    0.746538 v _2300_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[13] (net)
                      0.225809    0.000000    0.746538 v _1284_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014508    0.579377    0.383045    1.129583 ^ _1284_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0683_ (net)
                      0.579377    0.000000    1.129583 ^ _1287_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.119041    0.106626    1.236209 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.119041    0.000000    1.236209 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.236209   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.090170    0.340170   library hold time
                                              0.340170   data required time
---------------------------------------------------------------------------------------------
                                              0.340170   data required time
                                             -1.236209   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896039   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017271    0.225809    0.746538    0.746538 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.225809    0.000000    0.746538 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014364    0.575045    0.380650    1.127188 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.575045    0.000000    1.127188 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.133524    0.106638    1.233826 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.133524    0.000000    1.233826 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.233826   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.086746    0.336746   library hold time
                                              0.336746   data required time
---------------------------------------------------------------------------------------------
                                              0.336746   data required time
                                             -1.233826   data arrival time
---------------------------------------------------------------------------------------------
                                              0.897080   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016785    0.221552    0.743276    0.743276 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.221552    0.000000    0.743276 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014642    0.583421    0.384118    1.127394 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.583421    0.000000    1.127394 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.135618    0.106615    1.234010 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.135618    0.000000    1.234010 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.234010   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.086251    0.336251   library hold time
                                              0.336251   data required time
---------------------------------------------------------------------------------------------
                                              0.336251   data required time
                                             -1.234010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.897759   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011883    0.178611    0.710383    0.710383 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.178611    0.000000    0.710383 v _1218_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014806    0.457701    0.430340    1.140723 ^ _1218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0627_ (net)
                      0.457701    0.000000    1.140723 ^ _1221_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.158171    0.106953    1.247676 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.158171    0.000000    1.247676 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.247676   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080184    0.330184   library hold time
                                              0.330184   data required time
---------------------------------------------------------------------------------------------
                                              0.330184   data required time
                                             -1.247676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.917493   slack (MET)


Startpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010300    0.164744    0.699761    0.699761 v _2291_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[4] (net)
                      0.164744    0.000000    0.699761 v _1223_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.019173    0.719764    0.444711    1.144472 ^ _1223_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0631_ (net)
                      0.719764    0.000000    1.144472 ^ _1226_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.163528    0.102111    1.246583 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.163528    0.000000    1.246583 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.246583   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078641    0.328642   library hold time
                                              0.328642   data required time
---------------------------------------------------------------------------------------------
                                              0.328642   data required time
                                             -1.246583   data arrival time
---------------------------------------------------------------------------------------------
                                              0.917941   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012303    0.262640    0.810211    0.810211 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.262640    0.000000    0.810211 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.009286    0.224987    0.178573    0.988784 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.224987    0.000000    0.988784 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004482    0.256661    0.201205    1.189989 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.256661    0.000000    1.189989 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.117249    0.096988    1.286977 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.117249    0.000000    1.286977 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.286977   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.090594    0.340594   library hold time
                                              0.340594   data required time
---------------------------------------------------------------------------------------------
                                              0.340594   data required time
                                             -1.286977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946383   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017252    0.225643    0.746410    0.746410 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.225643    0.000000    0.746410 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.018523    0.700169    0.449782    1.196192 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.700169    0.000000    1.196192 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.143482    0.084644    1.280836 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.143482    0.000000    1.280836 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.280836   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.084391    0.334391   library hold time
                                              0.334391   data required time
---------------------------------------------------------------------------------------------
                                              0.334391   data required time
                                             -1.280836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946444   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016705    0.220851    0.742740    0.742740 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.220851    0.000000    0.742740 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.019044    0.715846    0.457197    1.199936 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.715846    0.000000    1.199936 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.148289    0.102276    1.302212 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.148289    0.000000    1.302212 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.302212   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.083029    0.333029   library hold time
                                              0.333029   data required time
---------------------------------------------------------------------------------------------
                                              0.333029   data required time
                                             -1.302212   data arrival time
---------------------------------------------------------------------------------------------
                                              0.969183   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011883    0.256038    0.806376    0.806376 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.256038    0.000000    0.806376 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008700    0.225228    0.173831    0.980206 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.225228    0.000000    0.980206 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.014642    0.296647    0.228384    1.208591 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.296647    0.000000    1.208591 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.136885    0.105224    1.313815 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.136885    0.000000    1.313815 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.313815   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.085951    0.335951   library hold time
                                              0.335951   data required time
---------------------------------------------------------------------------------------------
                                              0.335951   data required time
                                             -1.313815   data arrival time
---------------------------------------------------------------------------------------------
                                              0.977864   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011883    0.256038    0.806376    0.806376 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.256038    0.000000    0.806376 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.019024    0.363967    0.266843    1.073219 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.363967    0.000000    1.073219 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.205400    0.216590    1.289809 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.205400    0.000000    1.289809 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.289809   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.047102    0.297102   library hold time
                                              0.297102   data required time
---------------------------------------------------------------------------------------------
                                              0.297102   data required time
                                             -1.289809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.992706   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014232    0.199188    0.726145    0.726145 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.199188    0.000000    0.726145 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.008867    0.383777    0.265767    0.991912 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.383777    0.000000    0.991912 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002801    0.146697    0.116043    1.107956 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.146697    0.000000    1.107956 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.092849    0.235145    1.343101 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.092849    0.000000    1.343101 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.343101   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.096363    0.346363   library hold time
                                              0.346363   data required time
---------------------------------------------------------------------------------------------
                                              0.346363   data required time
                                             -1.343101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.996737   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016785    0.221552    0.743276    0.743276 v _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.221552    0.000000    0.743276 v _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007499    0.369913    0.265670    1.008947 ^ _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.369913    0.000000    1.008947 ^ _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.178043    0.135475    1.144422 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.178043    0.000000    1.144422 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.196101    0.164095    1.308516 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.196101    0.000000    1.308516 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.308516   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.047252    0.297252   library hold time
                                              0.297252   data required time
---------------------------------------------------------------------------------------------
                                              0.297252   data required time
                                             -1.308516   data arrival time
---------------------------------------------------------------------------------------------
                                              1.011264   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012303    0.182290    0.713201    0.713201 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.182290    0.000000    0.713201 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     5    0.023848    0.860317    0.527626    1.240827 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.860317    0.000000    1.240827 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.174727    0.096186    1.337013 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.174727    0.000000    1.337013 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.337013   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075418    0.325418   library hold time
                                              0.325418   data required time
---------------------------------------------------------------------------------------------
                                              0.325418   data required time
                                             -1.337013   data arrival time
---------------------------------------------------------------------------------------------
                                              1.011596   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012303    0.262640    0.810211    0.810211 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.262640    0.000000    0.810211 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012169    0.262972    0.205550    1.015761 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.262972    0.000000    1.015761 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.275140    0.224354    1.240115 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.275140    0.000000    1.240115 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.149825    0.125471    1.365586 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.149825    0.000000    1.365586 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.365586   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082587    0.332587   library hold time
                                              0.332587   data required time
---------------------------------------------------------------------------------------------
                                              0.332587   data required time
                                             -1.365586   data arrival time
---------------------------------------------------------------------------------------------
                                              1.033000   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021235    0.261134    0.772021    0.772021 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.261134    0.000000    0.772021 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007465    0.311304    0.271263    1.043284 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.311304    0.000000    1.043284 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004243    0.170520    0.133340    1.176624 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.170520    0.000000    1.176624 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.195008    0.162801    1.339426 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.195008    0.000000    1.339426 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.339426   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.047270    0.297270   library hold time
                                              0.297270   data required time
---------------------------------------------------------------------------------------------
                                              0.297270   data required time
                                             -1.339426   data arrival time
---------------------------------------------------------------------------------------------
                                              1.042156   slack (MET)


Startpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007734    0.141973    0.681644    0.681644 v _2312_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[25] (net)
                      0.141973    0.000000    0.681644 v _1379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009052    0.224074    0.176248    0.857893 ^ _1379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0766_ (net)
                      0.224074    0.000000    0.857893 ^ _1380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011544    0.235866    0.178266    1.036159 v _1380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0767_ (net)
                      0.235866    0.000000    1.036159 v _1382_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.274584    0.216115    1.252273 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.274584    0.000000    1.252273 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.149680    0.125403    1.377676 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.149680    0.000000    1.377676 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.377676   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082628    0.332628   library hold time
                                              0.332628   data required time
---------------------------------------------------------------------------------------------
                                              0.332628   data required time
                                             -1.377676   data arrival time
---------------------------------------------------------------------------------------------
                                              1.045048   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009286    0.155862    0.692957    0.692957 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.155862    0.000000    0.692957 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013838    0.311047    0.228474    0.921431 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.311047    0.000000    0.921431 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007499    0.170543    0.147873    1.069304 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.170543    0.000000    1.069304 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.269913    0.196259    1.265563 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.269913    0.000000    1.265563 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.148467    0.124826    1.390388 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.148467    0.000000    1.390388 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.390388   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082978    0.332978   library hold time
                                              0.332978   data required time
---------------------------------------------------------------------------------------------
                                              0.332978   data required time
                                             -1.390388   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057411   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004218    0.109674    0.653463    0.653463 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.109674    0.000000    0.653463 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013426    0.267960    0.184893    0.838356 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.267960    0.000000    0.838356 ^ _2031_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004728    0.103063    0.278833    1.117189 ^ _2031_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0369_ (net)
                      0.103063    0.000000    1.117189 ^ _2032_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002389    0.084926    0.251915    1.369103 ^ _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.084926    0.000000    1.369103 ^ _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.369103   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.057777    0.307777   library hold time
                                              0.307777   data required time
---------------------------------------------------------------------------------------------
                                              0.307777   data required time
                                             -1.369103   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061326   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011883    0.178611    0.710383    0.710383 v _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.178611    0.000000    0.710383 v _1256_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009286    0.233158    0.189384    0.899767 ^ _1256_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0658_ (net)
                      0.233158    0.000000    0.899767 ^ _1267_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007451    0.172040    0.148203    1.047970 v _1267_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0668_ (net)
                      0.172040    0.000000    1.047970 v _1268_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.274578    0.228837    1.276807 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.274578    0.000000    1.276807 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.149678    0.125402    1.402209 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.149678    0.000000    1.402209 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.402209   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082629    0.332629   library hold time
                                              0.332629   data required time
---------------------------------------------------------------------------------------------
                                              0.332629   data required time
                                             -1.402209   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069580   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012216    0.181528    0.712618    0.712618 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.181528    0.000000    0.712618 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013592    0.308626    0.233579    0.946196 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.308626    0.000000    0.946196 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007499    0.184415    0.147713    1.093909 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.184415    0.000000    1.093909 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004243    0.270964    0.200475    1.294385 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.270964    0.000000    1.294385 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.148740    0.124956    1.419340 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.148740    0.000000    1.419340 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.419340   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082899    0.332899   library hold time
                                              0.332899   data required time
---------------------------------------------------------------------------------------------
                                              0.332899   data required time
                                             -1.419340   data arrival time
---------------------------------------------------------------------------------------------
                                              1.086441   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012303    0.182290    0.713201    0.713201 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.182290    0.000000    0.713201 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009608    0.239283    0.193713    0.906914 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.239283    0.000000    0.906914 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007448    0.174965    0.149053    1.055967 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.174965    0.000000    1.055967 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.262865    0.249174    1.305141 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.262865    0.000000    1.305141 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.146636    0.123955    1.429096 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.146636    0.000000    1.429096 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.429096   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.083505    0.333505   library hold time
                                              0.333505   data required time
---------------------------------------------------------------------------------------------
                                              0.333505   data required time
                                             -1.429096   data arrival time
---------------------------------------------------------------------------------------------
                                              1.095592   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021235    0.404171    0.891756    0.891756 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.404171    0.000000    0.891756 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008413    0.233130    0.186461    1.078217 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.233130    0.000000    1.078217 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008493    0.334408    0.260868    1.339085 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.334408    0.000000    1.339085 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.126856    0.102108    1.441194 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.126856    0.000000    1.441194 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.441194   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.088322    0.338322   library hold time
                                              0.338322   data required time
---------------------------------------------------------------------------------------------
                                              0.338322   data required time
                                             -1.441194   data arrival time
---------------------------------------------------------------------------------------------
                                              1.102871   slack (MET)


Startpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009880    0.224550    0.788086    0.788086 ^ _2317_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[30] (net)
                      0.224550    0.000000    0.788086 ^ _1413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.007606    0.198831    0.327660    1.115746 ^ _1413_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0795_ (net)
                      0.198831    0.000000    1.115746 ^ _1420_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004870    0.142750    0.239800    1.355546 ^ _1420_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0801_ (net)
                      0.142750    0.000000    1.355546 ^ _1423_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.105943    0.094916    1.450462 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.105943    0.000000    1.450462 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.450462   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.093267    0.343267   library hold time
                                              0.343267   data required time
---------------------------------------------------------------------------------------------
                                              0.343267   data required time
                                             -1.450462   data arrival time
---------------------------------------------------------------------------------------------
                                              1.107195   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021906    0.415139    0.897878    0.897878 ^ _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.415139    0.000000    0.897878 ^ _2078_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.010003    0.266641    0.202916    1.100793 v _2078_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0409_ (net)
                      0.266641    0.000000    1.100793 v _2079_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004336    0.254197    0.212898    1.313691 ^ _2079_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0410_ (net)
                      0.254197    0.000000    1.313691 ^ _2082_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002389    0.146411    0.146990    1.460682 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.146411    0.000000    1.460682 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.460682   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.083569    0.333569   library hold time
                                              0.333569   data required time
---------------------------------------------------------------------------------------------
                                              0.333569   data required time
                                             -1.460682   data arrival time
---------------------------------------------------------------------------------------------
                                              1.127113   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013999    0.289302    0.825698    0.825698 ^ _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.289302    0.000000    0.825698 ^ _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004243    0.275841    0.512569    1.338266 ^ _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.275841    0.000000    1.338266 ^ _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.150007    0.125558    1.463824 v _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.150007    0.000000    1.463824 v _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.463824   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082534    0.332534   library hold time
                                              0.332534   data required time
---------------------------------------------------------------------------------------------
                                              0.332534   data required time
                                             -1.463824   data arrival time
---------------------------------------------------------------------------------------------
                                              1.131290   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014232    0.292965    0.827825    0.827825 ^ _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.292965    0.000000    0.827825 ^ _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004243    0.274204    0.513213    1.341038 ^ _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.274204    0.000000    1.341038 ^ _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.149581    0.125356    1.466394 v _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.149581    0.000000    1.466394 v _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.466394   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.082657    0.332657   library hold time
                                              0.332657   data required time
---------------------------------------------------------------------------------------------
                                              0.332657   data required time
                                             -1.466394   data arrival time
---------------------------------------------------------------------------------------------
                                              1.133737   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009186    0.154986    0.692286    0.692286 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.154986    0.000000    0.692286 v _2059_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007346    0.361146    0.249633    0.941919 ^ _2059_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0392_ (net)
                      0.361146    0.000000    0.941919 ^ _2060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009286    0.209269    0.166742    1.108661 v _2060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0393_ (net)
                      0.209269    0.000000    1.108661 v _2064_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004901    0.268331    0.203490    1.312151 ^ _2064_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0397_ (net)
                      0.268331    0.000000    1.312151 ^ _2068_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.190685    0.144061    1.456212 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.190685    0.000000    1.456212 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.456212   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.070823    0.320823   library hold time
                                              0.320823   data required time
---------------------------------------------------------------------------------------------
                                              0.320823   data required time
                                             -1.456212   data arrival time
---------------------------------------------------------------------------------------------
                                              1.135388   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012303    0.182290    0.713201    0.713201 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.182290    0.000000    0.713201 v _1997_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014530    0.580167    0.371580    1.084781 ^ _1997_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0343_ (net)
                      0.580167    0.000000    1.084781 ^ _2248_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004829    0.167056    0.150639    1.235420 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.167056    0.000000    1.235420 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.258432    0.206714    1.442134 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.258432    0.000000    1.442134 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.442134   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.046248    0.296248   library hold time
                                              0.296248   data required time
---------------------------------------------------------------------------------------------
                                              0.296248   data required time
                                             -1.442134   data arrival time
---------------------------------------------------------------------------------------------
                                              1.145887   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089105    0.906965    1.174475    1.174475 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      0.906965    0.000000    1.174475 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004870    0.282505    0.244459    1.418934 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.282505    0.000000    1.418934 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.134034    0.104287    1.523222 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.134034    0.000000    1.523222 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.523222   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.086625    0.336625   library hold time
                                              0.336625   data required time
---------------------------------------------------------------------------------------------
                                              0.336625   data required time
                                             -1.523222   data arrival time
---------------------------------------------------------------------------------------------
                                              1.186597   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016705    0.331841    0.850407    0.850407 ^ _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.331841    0.000000    0.850407 ^ _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004804    0.173869    0.131517    0.981924 v _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0740_ (net)
                      0.173869    0.000000    0.981924 v _1362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007448    0.200454    0.169444    1.151368 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.200454    0.000000    1.151368 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.002789    0.137037    0.131816    1.283184 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.137037    0.000000    1.283184 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.098597    0.248852    1.532036 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.098597    0.000000    1.532036 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.532036   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.095004    0.345004   library hold time
                                              0.345004   data required time
---------------------------------------------------------------------------------------------
                                              0.345004   data required time
                                             -1.532036   data arrival time
---------------------------------------------------------------------------------------------
                                              1.187032   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021906    0.267238    0.776104    0.776104 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.267238    0.000000    0.776104 v _2083_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012467    0.417365    0.355494    1.131598 ^ _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.417365    0.000000    1.131598 ^ _2087_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004829    0.193654    0.144359    1.275957 v _2087_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0417_ (net)
                      0.193654    0.000000    1.275957 v _2089_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.261172    0.211138    1.487095 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.261172    0.000000    1.487095 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.487095   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.046204    0.296204   library hold time
                                              0.296204   data required time
---------------------------------------------------------------------------------------------
                                              0.296204   data required time
                                             -1.487095   data arrival time
---------------------------------------------------------------------------------------------
                                              1.190891   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016848    0.222104    0.743699    0.743699 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.222104    0.000000    0.743699 v _2054_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010174    0.449175    0.309966    1.053665 ^ _2054_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0388_ (net)
                      0.449175    0.000000    1.053665 ^ _2055_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004716    0.166235    0.176755    1.230420 v _2055_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0389_ (net)
                      0.166235    0.000000    1.230420 v _2056_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    0.249309    0.211059    1.441479 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.249309    0.000000    1.441479 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.118155    0.093409    1.534887 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.118155    0.000000    1.534887 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.534887   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.090380    0.340380   library hold time
                                              0.340380   data required time
---------------------------------------------------------------------------------------------
                                              0.340380   data required time
                                             -1.534887   data arrival time
---------------------------------------------------------------------------------------------
                                              1.194508   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089105    0.906965    1.174475    1.174475 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      0.906965    0.000000    1.174475 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004571    0.277091    0.239280    1.413755 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.277091    0.000000    1.413755 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002389    0.159764    0.132512    1.546267 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.159764    0.000000    1.546267 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.546267   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079725    0.329725   library hold time
                                              0.329725   data required time
---------------------------------------------------------------------------------------------
                                              0.329725   data required time
                                             -1.546267   data arrival time
---------------------------------------------------------------------------------------------
                                              1.216542   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018525    0.236794    0.754952    0.754952 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.236794    0.000000    0.754952 v _2043_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004829    0.181764    0.561011    1.315963 v _2043_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0379_ (net)
                      0.181764    0.000000    1.315963 v _2045_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.259947    0.209160    1.525123 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.259947    0.000000    1.525123 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.525123   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.046223    0.296223   library hold time
                                              0.296223   data required time
---------------------------------------------------------------------------------------------
                                              0.296223   data required time
                                             -1.525123   data arrival time
---------------------------------------------------------------------------------------------
                                              1.228900   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085164    0.868624    1.151373    1.151373 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.868624    0.000000    1.151373 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    0.250608    0.338824    1.490196 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.250608    0.000000    1.490196 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.118389    0.093447    1.583644 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.118389    0.000000    1.583644 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.583644   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.090324    0.340324   library hold time
                                              0.340324   data required time
---------------------------------------------------------------------------------------------
                                              0.340324   data required time
                                             -1.583644   data arrival time
---------------------------------------------------------------------------------------------
                                              1.243319   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087954    0.895767    1.167728    1.167728 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.895767    0.000000    1.167728 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004287    0.286665    0.287914    1.455641 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.286665    0.000000    1.455641 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.157201    0.133985    1.589627 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.157201    0.000000    1.589627 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.589627   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080463    0.330463   library hold time
                                              0.330463   data required time
---------------------------------------------------------------------------------------------
                                              0.330463   data required time
                                             -1.589627   data arrival time
---------------------------------------------------------------------------------------------
                                              1.259164   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004218    0.109674    0.653463    0.653463 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.109674    0.000000    0.653463 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.018316    0.348506    0.230229    0.883692 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.348506    0.000000    0.883692 ^ _2038_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004829    0.295288    0.532218    1.415910 ^ _2038_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0375_ (net)
                      0.295288    0.000000    1.415910 ^ _2040_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.194708    0.178038    1.593948 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.194708    0.000000    1.593948 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.593948   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069665    0.319665   library hold time
                                              0.319665   data required time
---------------------------------------------------------------------------------------------
                                              0.319665   data required time
                                             -1.593948   data arrival time
---------------------------------------------------------------------------------------------
                                              1.274282   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089407    0.909903    1.176245    1.176245 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      0.909903    0.000000    1.176245 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    0.250121    0.347801    1.524047 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.250121    0.000000    1.524047 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.118301    0.093433    1.617480 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.118301    0.000000    1.617480 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.617480   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.090345    0.340345   library hold time
                                              0.340345   data required time
---------------------------------------------------------------------------------------------
                                              0.340345   data required time
                                             -1.617480   data arrival time
---------------------------------------------------------------------------------------------
                                              1.277134   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018758    0.238835    0.756516    0.756516 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.238835    0.000000    0.756516 v _2072_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004716    0.153534    0.560033    1.316548 v _2072_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0404_ (net)
                      0.153534    0.000000    1.316548 v _2073_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    0.247740    0.208470    1.525018 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.247740    0.000000    1.525018 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.117872    0.093362    1.618380 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.117872    0.000000    1.618380 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.618380   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.090447    0.340447   library hold time
                                              0.340447   data required time
---------------------------------------------------------------------------------------------
                                              0.340447   data required time
                                             -1.618380   data arrival time
---------------------------------------------------------------------------------------------
                                              1.277933   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085019    0.867213    1.150523    1.150523 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.867213    0.000000    1.150523 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.286061    0.287028    1.437551 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.286061    0.000000    1.437551 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.193798    0.176107    1.613658 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.193798    0.000000    1.613658 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.613658   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069927    0.319927   library hold time
                                              0.319927   data required time
---------------------------------------------------------------------------------------------
                                              0.319927   data required time
                                             -1.613658   data arrival time
---------------------------------------------------------------------------------------------
                                              1.293731   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086483    0.881456    1.159105    1.159105 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.881456    0.000000    1.159105 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.288599    0.289574    1.448679 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.288599    0.000000    1.448679 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.194747    0.176382    1.625060 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.194747    0.000000    1.625060 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.625060   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069654    0.319654   library hold time
                                              0.319654   data required time
---------------------------------------------------------------------------------------------
                                              0.319654   data required time
                                             -1.625060   data arrival time
---------------------------------------------------------------------------------------------
                                              1.305406   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094147    0.956136    1.204074    1.204074 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      0.956136    0.000000    1.204074 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    0.247231    0.357857    1.561930 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.247231    0.000000    1.561930 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.117780    0.093347    1.655277 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.117780    0.000000    1.655277 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.655277   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.090468    0.340468   library hold time
                                              0.340468   data required time
---------------------------------------------------------------------------------------------
                                              0.340468   data required time
                                             -1.655277   data arrival time
---------------------------------------------------------------------------------------------
                                              1.314809   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087951    0.895738    1.167710    1.167710 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.895738    0.000000    1.167710 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.291144    0.292127    1.459837 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.291144    0.000000    1.459837 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.193798    0.176657    1.636494 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.193798    0.000000    1.636494 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.636494   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069927    0.319927   library hold time
                                              0.319927   data required time
---------------------------------------------------------------------------------------------
                                              0.319927   data required time
                                             -1.636494   data arrival time
---------------------------------------------------------------------------------------------
                                              1.316567   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089600    0.911781    1.177377    1.177377 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      0.911781    0.000000    1.177377 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004672    0.248418    0.355012    1.532388 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.248418    0.000000    1.532388 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002389    0.146411    0.124403    1.656791 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.146411    0.000000    1.656791 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.656791   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.083569    0.333569   library hold time
                                              0.333569   data required time
---------------------------------------------------------------------------------------------
                                              0.333569   data required time
                                             -1.656791   data arrival time
---------------------------------------------------------------------------------------------
                                              1.323222   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091657    0.931793    1.189435    1.189435 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      0.931793    0.000000    1.189435 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004783    0.251006    0.360530    1.549965 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.251006    0.000000    1.549965 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.126568    0.115972    1.665937 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.126568    0.000000    1.665937 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.665937   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.088390    0.338390   library hold time
                                              0.338390   data required time
---------------------------------------------------------------------------------------------
                                              0.338390   data required time
                                             -1.665937   data arrival time
---------------------------------------------------------------------------------------------
                                              1.327547   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    0.912637    1.177892    1.177892 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      0.912637    0.000000    1.177892 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.294155    0.295147    1.473040 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.294155    0.000000    1.473040 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.190841    0.176983    1.650023 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.190841    0.000000    1.650023 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.650023   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.070779    0.320779   library hold time
                                              0.320779   data required time
---------------------------------------------------------------------------------------------
                                              0.320779   data required time
                                             -1.650023   data arrival time
---------------------------------------------------------------------------------------------
                                              1.329244   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089691    0.912666    1.177910    1.177910 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      0.912666    0.000000    1.177910 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.294161    0.295152    1.473063 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.294161    0.000000    1.473063 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.194501    0.176984    1.650046 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.194501    0.000000    1.650046 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.650046   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069725    0.319725   library hold time
                                              0.319725   data required time
---------------------------------------------------------------------------------------------
                                              0.319725   data required time
                                             -1.650046   data arrival time
---------------------------------------------------------------------------------------------
                                              1.330321   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    0.912637    1.177892    1.177892 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      0.912637    0.000000    1.177892 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.294155    0.295147    1.473040 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.294155    0.000000    1.473040 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.194747    0.176983    1.650023 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.194747    0.000000    1.650023 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.650023   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069654    0.319654   library hold time
                                              0.319654   data required time
---------------------------------------------------------------------------------------------
                                              0.319654   data required time
                                             -1.650023   data arrival time
---------------------------------------------------------------------------------------------
                                              1.330369   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091745    0.932649    1.189950    1.189950 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      0.932649    0.000000    1.189950 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.297721    0.298724    1.488675 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.297721    0.000000    1.488675 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.194501    0.177369    1.666044 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.194501    0.000000    1.666044 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.666044   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069725    0.319725   library hold time
                                              0.319725   data required time
---------------------------------------------------------------------------------------------
                                              0.319725   data required time
                                             -1.666044   data arrival time
---------------------------------------------------------------------------------------------
                                              1.346319   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    0.954049    1.202820    1.202820 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      0.954049    0.000000    1.202820 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.301534    0.302549    1.505369 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.301534    0.000000    1.505369 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.189972    0.177782    1.683150 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.189972    0.000000    1.683150 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.683150   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071029    0.321029   library hold time
                                              0.321029   data required time
---------------------------------------------------------------------------------------------
                                              0.321029   data required time
                                             -1.683150   data arrival time
---------------------------------------------------------------------------------------------
                                              1.362122   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093874    0.953461    1.202466    1.202466 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      0.953461    0.000000    1.202466 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.301430    0.302444    1.504910 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.301430    0.000000    1.504910 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.193798    0.177770    1.682681 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.193798    0.000000    1.682681 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.682681   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069927    0.319927   library hold time
                                              0.319927   data required time
---------------------------------------------------------------------------------------------
                                              0.319927   data required time
                                             -1.682681   data arrival time
---------------------------------------------------------------------------------------------
                                              1.362753   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    0.954049    1.202820    1.202820 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      0.954049    0.000000    1.202820 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.301534    0.302549    1.505369 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.301534    0.000000    1.505369 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.193798    0.177782    1.683150 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.193798    0.000000    1.683150 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.683150   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069927    0.319927   library hold time
                                              0.319927   data required time
---------------------------------------------------------------------------------------------
                                              0.319927   data required time
                                             -1.683150   data arrival time
---------------------------------------------------------------------------------------------
                                              1.363223   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    0.959732    1.206234    1.206234 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      0.959732    0.000000    1.206234 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.302547    0.303565    1.509799 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.302547    0.000000    1.509799 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.193798    0.177891    1.687691 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.193798    0.000000    1.687691 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.687691   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069927    0.319927   library hold time
                                              0.319927   data required time
---------------------------------------------------------------------------------------------
                                              0.319927   data required time
                                             -1.687691   data arrival time
---------------------------------------------------------------------------------------------
                                              1.367763   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    0.959732    1.206234    1.206234 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      0.959732    0.000000    1.206234 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.302547    0.303565    1.509799 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.302547    0.000000    1.509799 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.194262    0.177891    1.687691 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.194262    0.000000    1.687691 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.687691   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069794    0.319794   library hold time
                                              0.319794   data required time
---------------------------------------------------------------------------------------------
                                              0.319794   data required time
                                             -1.687691   data arrival time
---------------------------------------------------------------------------------------------
                                              1.367897   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    0.959732    1.206234    1.206234 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      0.959732    0.000000    1.206234 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.302547    0.303565    1.509799 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.302547    0.000000    1.509799 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.194747    0.177891    1.687691 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.194747    0.000000    1.687691 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.687691   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069654    0.319654   library hold time
                                              0.319654   data required time
---------------------------------------------------------------------------------------------
                                              0.319654   data required time
                                             -1.687691   data arrival time
---------------------------------------------------------------------------------------------
                                              1.368037   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.098703    1.000783    1.230898    1.230898 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.000783    0.000000    1.230898 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    0.309862    0.310902    1.541800 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.309862    0.000000    1.541800 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.193798    0.178683    1.720483 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.193798    0.000000    1.720483 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.720483   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069927    0.319927   library hold time
                                              0.319927   data required time
---------------------------------------------------------------------------------------------
                                              0.319927   data required time
                                             -1.720483   data arrival time
---------------------------------------------------------------------------------------------
                                              1.400555   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
     1    0.002789    0.055361    0.017256    4.817256 v ref_clk (in)
                                                         ref_clk (net)
                      0.055361    0.000000    4.817256 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.098340    0.225645    5.042902 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.098340    0.000000    5.042902 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.042902   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.095065    0.345065   library hold time
                                              0.345065   data required time
---------------------------------------------------------------------------------------------
                                              0.345065   data required time
                                             -5.042902   data arrival time
---------------------------------------------------------------------------------------------
                                              4.697836   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.077128    0.790443    1.104266    1.104266 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      0.790443    0.000000    1.104266 v lock_detect (out)
                                              1.104266   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.104266   data arrival time
---------------------------------------------------------------------------------------------
                                              5.654266   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085019    0.867213    1.150523    1.150523 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.867213    0.000000    1.150523 v debug_dco_word[25] (out)
                                              1.150523   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.150523   data arrival time
---------------------------------------------------------------------------------------------
                                              5.700523   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085164    0.868624    1.151373    1.151373 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.868624    0.000000    1.151373 v debug_dco_word[23] (out)
                                              1.151373   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.151373   data arrival time
---------------------------------------------------------------------------------------------
                                              5.701373   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.085165    0.868633    1.151379    1.151379 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      0.868633    0.000000    1.151379 v debug_dco_word[31] (out)
                                              1.151379   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.151379   data arrival time
---------------------------------------------------------------------------------------------
                                              5.701379   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086483    0.881456    1.159105    1.159105 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.881456    0.000000    1.159105 v debug_dco_word[27] (out)
                                              1.159105   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.159105   data arrival time
---------------------------------------------------------------------------------------------
                                              5.709105   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087951    0.895738    1.167710    1.167710 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.895738    0.000000    1.167710 v debug_dco_word[30] (out)
                                              1.167710   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.167710   data arrival time
---------------------------------------------------------------------------------------------
                                              5.717710   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087954    0.895767    1.167728    1.167728 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      0.895767    0.000000    1.167728 v debug_dco_word[2] (out)
                                              1.167728   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.167728   data arrival time
---------------------------------------------------------------------------------------------
                                              5.717728   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087954    0.895767    1.167728    1.167728 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.895767    0.000000    1.167728 v debug_dco_word[4] (out)
                                              1.167728   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.167728   data arrival time
---------------------------------------------------------------------------------------------
                                              5.717728   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089105    0.906965    1.174475    1.174475 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      0.906965    0.000000    1.174475 v debug_dco_word[16] (out)
                                              1.174475   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.174475   data arrival time
---------------------------------------------------------------------------------------------
                                              5.724475   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089105    0.906965    1.174475    1.174475 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      0.906965    0.000000    1.174475 v debug_dco_word[24] (out)
                                              1.174475   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.174475   data arrival time
---------------------------------------------------------------------------------------------
                                              5.724475   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089407    0.909903    1.176245    1.176245 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      0.909903    0.000000    1.176245 v debug_dco_word[15] (out)
                                              1.176245   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.176245   data arrival time
---------------------------------------------------------------------------------------------
                                              5.726245   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089600    0.911781    1.177377    1.177377 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      0.911781    0.000000    1.177377 v debug_dco_word[12] (out)
                                              1.177377   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.177377   data arrival time
---------------------------------------------------------------------------------------------
                                              5.727377   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089617    0.911946    1.177476    1.177476 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      0.911946    0.000000    1.177476 v debug_dco_word[1] (out)
                                              1.177476   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.177476   data arrival time
---------------------------------------------------------------------------------------------
                                              5.727477   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    0.912637    1.177892    1.177892 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      0.912637    0.000000    1.177892 v debug_dco_word[10] (out)
                                              1.177892   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.177892   data arrival time
---------------------------------------------------------------------------------------------
                                              5.727892   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    0.912637    1.177892    1.177892 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      0.912637    0.000000    1.177892 v debug_dco_word[20] (out)
                                              1.177892   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.177892   data arrival time
---------------------------------------------------------------------------------------------
                                              5.727892   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    0.912637    1.177892    1.177892 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      0.912637    0.000000    1.177892 v debug_dco_word[3] (out)
                                              1.177892   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.177892   data arrival time
---------------------------------------------------------------------------------------------
                                              5.727892   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089691    0.912666    1.177910    1.177910 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      0.912666    0.000000    1.177910 v debug_dco_word[28] (out)
                                              1.177910   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.177910   data arrival time
---------------------------------------------------------------------------------------------
                                              5.727910   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089836    0.914077    1.178760    1.178760 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      0.914077    0.000000    1.178760 v debug_dco_word[7] (out)
                                              1.178760   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.178760   data arrival time
---------------------------------------------------------------------------------------------
                                              5.728760   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091657    0.931793    1.189435    1.189435 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      0.931793    0.000000    1.189435 v debug_dco_word[19] (out)
                                              1.189435   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.189435   data arrival time
---------------------------------------------------------------------------------------------
                                              5.739435   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091745    0.932649    1.189950    1.189950 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      0.932649    0.000000    1.189950 v debug_dco_word[29] (out)
                                              1.189950   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.189950   data arrival time
---------------------------------------------------------------------------------------------
                                              5.739951   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091961    0.934751    1.191217    1.191217 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      0.934751    0.000000    1.191217 v debug_dco_word[5] (out)
                                              1.191217   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.191217   data arrival time
---------------------------------------------------------------------------------------------
                                              5.741217   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093874    0.953461    1.202466    1.202466 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      0.953461    0.000000    1.202466 v debug_dco_word[22] (out)
                                              1.202466   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.202466   data arrival time
---------------------------------------------------------------------------------------------
                                              5.752466   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    0.954049    1.202820    1.202820 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      0.954049    0.000000    1.202820 v debug_dco_word[14] (out)
                                              1.202820   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.202820   data arrival time
---------------------------------------------------------------------------------------------
                                              5.752820   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    0.954049    1.202820    1.202820 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      0.954049    0.000000    1.202820 v debug_dco_word[26] (out)
                                              1.202820   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.202820   data arrival time
---------------------------------------------------------------------------------------------
                                              5.752820   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    0.954049    1.202820    1.202820 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      0.954049    0.000000    1.202820 v debug_dco_word[6] (out)
                                              1.202820   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.202820   data arrival time
---------------------------------------------------------------------------------------------
                                              5.752820   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094002    0.954715    1.203220    1.203220 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      0.954715    0.000000    1.203220 v debug_dco_word[9] (out)
                                              1.203220   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.203220   data arrival time
---------------------------------------------------------------------------------------------
                                              5.753220   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094147    0.956136    1.204074    1.204074 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      0.956136    0.000000    1.204074 v debug_dco_word[11] (out)
                                              1.204074   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.204074   data arrival time
---------------------------------------------------------------------------------------------
                                              5.754074   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094492    0.959517    1.206105    1.206105 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      0.959517    0.000000    1.206105 v debug_dco_word[8] (out)
                                              1.206105   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.206105   data arrival time
---------------------------------------------------------------------------------------------
                                              5.756105   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    0.959732    1.206234    1.206234 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      0.959732    0.000000    1.206234 v debug_dco_word[13] (out)
                                              1.206234   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.206234   data arrival time
---------------------------------------------------------------------------------------------
                                              5.756234   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    0.959732    1.206234    1.206234 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      0.959732    0.000000    1.206234 v debug_dco_word[17] (out)
                                              1.206234   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.206234   data arrival time
---------------------------------------------------------------------------------------------
                                              5.756234   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    0.959732    1.206234    1.206234 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      0.959732    0.000000    1.206234 v debug_dco_word[21] (out)
                                              1.206234   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.206234   data arrival time
---------------------------------------------------------------------------------------------
                                              5.756234   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.098703    1.000783    1.230898    1.230898 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.000783    0.000000    1.230898 v debug_dco_word[18] (out)
                                              1.230898   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.230898   data arrival time
---------------------------------------------------------------------------------------------
                                              5.780898   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.021727    0.265610    0.775015    0.775015 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.265610    0.000000    0.775015 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.072910    0.751805    0.714452    1.489466 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      0.751805    0.000000    1.489466 v debug_dco_word[0] (out)
                                              1.489466   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.489466   data arrival time
---------------------------------------------------------------------------------------------
                                              6.039466   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.716690   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.338204    0.588204   library hold time
                                              0.588204   data required time
---------------------------------------------------------------------------------------------
                                              0.588204   data required time
                                             -6.716690   data arrival time
---------------------------------------------------------------------------------------------
                                              6.128486   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
    45    0.205462    2.042558    1.212412    6.012413 v rst_n (in)
                                                         rst_n (net)
                      2.042558    0.000000    6.012413 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.098470    0.618158    6.630570 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.098470    0.000000    6.630570 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.630570   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.095034    0.345034   library hold time
                                              0.345034   data required time
---------------------------------------------------------------------------------------------
                                              0.345034   data required time
                                             -6.630570   data arrival time
---------------------------------------------------------------------------------------------
                                              6.285536   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.187560    1.872182    1.753771    1.753771 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      1.872182    0.000000    1.753771 v pll_out (out)
                                              1.753771   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.753771   data arrival time
---------------------------------------------------------------------------------------------
                                              6.303771   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.004011    1.914414    0.261759   15.878590 v _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      1.914414    0.000000   15.878590 v _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.746788    0.483730   16.362320 ^ _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.746788    0.000000   16.362320 ^ _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.362320   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250040   23.499960   library setup time
                                             23.499960   data required time
---------------------------------------------------------------------------------------------
                                             23.499960   data required time
                                            -16.362320   data arrival time
---------------------------------------------------------------------------------------------
                                              7.137640   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004783    1.765019    0.178941   15.795773 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      1.765019    0.000000   15.795773 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.558171    0.568926   16.364698 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.558171    0.000000   16.364698 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.364698   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.246924   23.503077   library setup time
                                             23.503077   data required time
---------------------------------------------------------------------------------------------
                                             23.503077   data required time
                                            -16.364698   data arrival time
---------------------------------------------------------------------------------------------
                                              7.138377   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.004218    2.306123    0.159396   15.776227 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      2.306123    0.000000   15.776227 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002389    0.406266    0.321982   16.098209 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.406266    0.000000   16.098209 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.098209   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.236969   23.513031   library setup time
                                             23.513031   data required time
---------------------------------------------------------------------------------------------
                                             23.513031   data required time
                                            -16.098209   data arrival time
---------------------------------------------------------------------------------------------
                                              7.414821   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004672    1.657508   -0.135584   15.481247 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      1.657508    0.000000   15.481247 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002389    0.673893    0.585775   16.067022 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.673893    0.000000   16.067022 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.067022   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250372   23.499628   library setup time
                                             23.499628   data required time
---------------------------------------------------------------------------------------------
                                             23.499628   data required time
                                            -16.067022   data arrival time
---------------------------------------------------------------------------------------------
                                              7.432606   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004672    1.657508   -0.135584   15.481247 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      1.657508    0.000000   15.481247 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002389    0.673893    0.585775   16.067022 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.673893    0.000000   16.067022 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.067022   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250372   23.499628   library setup time
                                             23.499628   data required time
---------------------------------------------------------------------------------------------
                                             23.499628   data required time
                                            -16.067022   data arrival time
---------------------------------------------------------------------------------------------
                                              7.432606   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004783    1.660534   -0.132475   15.484356 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      1.660534    0.000000   15.484356 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.541037    0.548651   16.033007 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.541037    0.000000   16.033007 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.033007   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.245801   23.504198   library setup time
                                             23.504198   data required time
---------------------------------------------------------------------------------------------
                                             23.504198   data required time
                                            -16.033007   data arrival time
---------------------------------------------------------------------------------------------
                                              7.471192   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    1.109268   -0.350424   15.266407 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      1.109268    0.000000   15.266407 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.529463   15.795870 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.601050    0.000000   15.795870 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.795870   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.795870   data arrival time
---------------------------------------------------------------------------------------------
                                              7.704396   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    1.109268   -0.350424   15.266407 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      1.109268    0.000000   15.266407 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.529463   15.795870 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.601050    0.000000   15.795870 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.795870   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.795870   data arrival time
---------------------------------------------------------------------------------------------
                                              7.704396   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    1.109268   -0.350424   15.266407 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      1.109268    0.000000   15.266407 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.529463   15.795870 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.601050    0.000000   15.795870 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.795870   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.795870   data arrival time
---------------------------------------------------------------------------------------------
                                              7.704396   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004670    1.109268   -0.350424   15.266407 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      1.109268    0.000000   15.266407 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.529463   15.795870 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.601050    0.000000   15.795870 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.795870   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.795870   data arrival time
---------------------------------------------------------------------------------------------
                                              7.704396   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      1.104502    0.000000   15.261757 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.601050    0.000000   15.748377 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      1.104502    0.000000   15.261757 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.601050    0.000000   15.748377 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      1.104502    0.000000   15.261757 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.601050    0.000000   15.748377 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      1.104502    0.000000   15.261757 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.601050    0.000000   15.748377 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      1.104502    0.000000   15.261757 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.601050    0.000000   15.748377 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      1.104502    0.000000   15.261757 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.601050    0.000000   15.748377 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      1.104502    0.000000   15.261757 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.601050    0.000000   15.748377 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      1.104502    0.000000   15.261757 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.601050    0.000000   15.748377 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      1.104502    0.000000   15.261757 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.601050    0.000000   15.748377 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      1.104502    0.000000   15.261757 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.601050    0.000000   15.748377 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      1.104502    0.000000   15.261757 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.601050    0.000000   15.748377 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      1.104502    0.000000   15.261757 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.601050    0.000000   15.748377 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2219_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      1.104502    0.000000   15.261757 v _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.601050    0.000000   15.748377 ^ _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2238_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      1.104502    0.000000   15.261757 v _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.601050    0.000000   15.748377 ^ _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      1.104502    0.000000   15.261757 v _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.601050    0.000000   15.748377 ^ _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2249_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      1.104502    0.000000   15.261757 v _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.601050    0.486621   15.748377 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.601050    0.000000   15.748377 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249734   23.500265   library setup time
                                             23.500265   data required time
---------------------------------------------------------------------------------------------
                                             23.500265   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.751888   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      1.104502    0.000000   15.261757 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.521849    0.486621   15.748377 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.521849    0.000000   15.748377 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244544   23.505457   library setup time
                                             23.505457   data required time
---------------------------------------------------------------------------------------------
                                             23.505457   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.757079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2096_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      1.104502    0.000000   15.261757 v _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.521849    0.486621   15.748377 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.521849    0.000000   15.748377 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244544   23.505457   library setup time
                                             23.505457   data required time
---------------------------------------------------------------------------------------------
                                             23.505457   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.757079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2183_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      1.104502    0.000000   15.261757 v _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.521849    0.486621   15.748377 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.521849    0.000000   15.748377 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244544   23.505457   library setup time
                                             23.505457   data required time
---------------------------------------------------------------------------------------------
                                             23.505457   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.757079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      1.104502    0.000000   15.261757 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.521849    0.486621   15.748377 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.521849    0.000000   15.748377 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244544   23.505457   library setup time
                                             23.505457   data required time
---------------------------------------------------------------------------------------------
                                             23.505457   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.757079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004540    1.104502   -0.355074   15.261757 v _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      1.104502    0.000000   15.261757 v _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.521849    0.486621   15.748377 ^ _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.521849    0.000000   15.748377 ^ _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.748377   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.244544   23.505457   library setup time
                                             23.505457   data required time
---------------------------------------------------------------------------------------------
                                             23.505457   data required time
                                            -15.748377   data arrival time
---------------------------------------------------------------------------------------------
                                              7.757079   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002389    0.212329    0.086480   15.703311 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.212329    0.000000   15.703311 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.703311   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249629   23.500370   library setup time
                                             23.500370   data required time
---------------------------------------------------------------------------------------------
                                             23.500370   data required time
                                            -15.703311   data arrival time
---------------------------------------------------------------------------------------------
                                              7.797059   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004287    1.095227   -0.364123   15.252708 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      1.095227    0.000000   15.252708 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.393601    0.423608   15.676316 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.393601    0.000000   15.676316 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.676316   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.236139   23.513861   library setup time
                                             23.513861   data required time
---------------------------------------------------------------------------------------------
                                             23.513861   data required time
                                            -15.676316   data arrival time
---------------------------------------------------------------------------------------------
                                              7.837544   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      1.091415    0.000000   15.248988 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.364252    0.000000   15.624361 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      1.091415    0.000000   15.248988 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.364252    0.000000   15.624361 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      1.091415    0.000000   15.248988 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.364252    0.000000   15.624361 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      1.091415    0.000000   15.248988 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.364252    0.000000   15.624361 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      1.091415    0.000000   15.248988 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.364252    0.000000   15.624361 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      1.091415    0.000000   15.248988 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.364252    0.000000   15.624361 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      1.091415    0.000000   15.248988 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.364252    0.000000   15.624361 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      1.091415    0.000000   15.248988 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.364252    0.000000   15.624361 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004183    1.091415   -0.367843   15.248988 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      1.091415    0.000000   15.248988 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002389    0.364252    0.375373   15.624361 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.364252    0.000000   15.624361 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.624361   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.234216   23.515783   library setup time
                                             23.515783   data required time
---------------------------------------------------------------------------------------------
                                             23.515783   data required time
                                            -15.624361   data arrival time
---------------------------------------------------------------------------------------------
                                              7.891423   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004804    1.114180   -0.345631   15.271200 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      1.114180    0.000000   15.271200 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.285729    0.289548   15.560748 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.285729    0.000000   15.560748 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.560748   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.227225   23.522776   library setup time
                                             23.522776   data required time
---------------------------------------------------------------------------------------------
                                             23.522776   data required time
                                            -15.560748   data arrival time
---------------------------------------------------------------------------------------------
                                              7.962028   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      1.319986    0.000000   15.134480 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.344453    0.000000   15.523582 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      1.319986    0.000000   15.134480 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.344453    0.000000   15.523582 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      1.319986    0.000000   15.134480 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.344453    0.000000   15.523582 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      1.319986    0.000000   15.134480 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.344453    0.000000   15.523582 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      1.319986    0.000000   15.134480 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.344453    0.000000   15.523582 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      1.319986    0.000000   15.134480 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.344453    0.000000   15.523582 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      1.319986    0.000000   15.134480 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.344453    0.000000   15.523582 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      1.319986    0.000000   15.134480 v _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.344453    0.000000   15.523582 ^ _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2188_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004526    1.319986   -0.482350   15.134480 v _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      1.319986    0.000000   15.134480 v _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.344453    0.389100   15.523582 ^ _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.344453    0.000000   15.523582 ^ _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             15.523582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232918   23.517082   library setup time
                                             23.517082   data required time
---------------------------------------------------------------------------------------------
                                             23.517082   data required time
                                            -15.523582   data arrival time
---------------------------------------------------------------------------------------------
                                              7.993501   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2199_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002389    1.295992   -0.676900   14.939931 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      1.295992    0.000000   14.939931 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.939931   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.633735   23.116264   library setup time
                                             23.116264   data required time
---------------------------------------------------------------------------------------------
                                             23.116264   data required time
                                            -14.939931   data arrival time
---------------------------------------------------------------------------------------------
                                              8.176334   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002389    1.137618   -0.785769   14.831062 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      1.137618    0.000000   14.831062 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.831062   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.578145   23.171854   library setup time
                                             23.171854   data required time
---------------------------------------------------------------------------------------------
                                             23.171854   data required time
                                            -14.831062   data arrival time
---------------------------------------------------------------------------------------------
                                              8.340793   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009453    0.880712    0.889109   10.953242 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.880712    0.000000   10.953242 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.730351    0.161002   11.114244 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.730351    0.000000   11.114244 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.114244   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.435126   23.314875   library setup time
                                             23.314875   data required time
---------------------------------------------------------------------------------------------
                                             23.314875   data required time
                                            -11.114244   data arrival time
---------------------------------------------------------------------------------------------
                                             12.200630   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009185    0.873500    0.882545   10.946677 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.873500    0.000000   10.946677 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002389    0.730351    0.161095   11.107773 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.730351    0.000000   11.107773 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.107773   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.435126   23.314875   library setup time
                                             23.314875   data required time
---------------------------------------------------------------------------------------------
                                             23.314875   data required time
                                            -11.107773   data arrival time
---------------------------------------------------------------------------------------------
                                             12.207102   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002789    0.725512    0.957276   11.021409 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.725512    0.000000   11.021409 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.127515    0.300316   11.321725 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.127515    0.000000   11.321725 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.321725   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.208677   23.541323   library setup time
                                             23.541323   data required time
---------------------------------------------------------------------------------------------
                                             23.541323   data required time
                                            -11.321725   data arrival time
---------------------------------------------------------------------------------------------
                                             12.219597   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004783    0.728781    0.753587   10.817719 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.728781    0.000000   10.817719 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007122    0.894351    0.218805   11.036524 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.894351    0.000000   11.036524 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.036524   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.492728   23.257273   library setup time
                                             23.257273   data required time
---------------------------------------------------------------------------------------------
                                             23.257273   data required time
                                            -11.036524   data arrival time
---------------------------------------------------------------------------------------------
                                             12.220748   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.840145    1.146471   11.210604 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.840145    0.000000   11.210604 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.210604   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249614   23.500387   library setup time
                                             23.500387   data required time
---------------------------------------------------------------------------------------------
                                             23.500387   data required time
                                            -11.210604   data arrival time
---------------------------------------------------------------------------------------------
                                             12.289783   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.840145    1.146471   11.210604 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.840145    0.000000   11.210604 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.210604   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.249614   23.500387   library setup time
                                             23.500387   data required time
---------------------------------------------------------------------------------------------
                                             23.500387   data required time
                                            -11.210604   data arrival time
---------------------------------------------------------------------------------------------
                                             12.289783   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004540    0.970665    0.817802   10.881935 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.970665    0.000000   10.881935 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002389    0.391912    0.253384   11.135319 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.391912    0.000000   11.135319 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.135319   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.310763   23.439238   library setup time
                                             23.439238   data required time
---------------------------------------------------------------------------------------------
                                             23.439238   data required time
                                            -11.135319   data arrival time
---------------------------------------------------------------------------------------------
                                             12.303918   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006607    1.039368    0.878591   10.942724 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.039368    0.000000   10.942724 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002389    0.251260    0.142331   11.085055 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.251260    0.000000   11.085055 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.085055   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.262120   23.487881   library setup time
                                             23.487881   data required time
---------------------------------------------------------------------------------------------
                                             23.487881   data required time
                                            -11.085055   data arrival time
---------------------------------------------------------------------------------------------
                                             12.402825   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009608    0.884883    0.892905   10.957038 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.884883    0.000000   10.957038 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.239284    0.110306   11.067344 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.239284    0.000000   11.067344 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.067344   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.258277   23.491722   library setup time
                                             23.491722   data required time
---------------------------------------------------------------------------------------------
                                             23.491722   data required time
                                            -11.067344   data arrival time
---------------------------------------------------------------------------------------------
                                             12.424379   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009608    0.884883    0.892905   10.957038 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.884883    0.000000   10.957038 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.239284    0.110306   11.067344 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.239284    0.000000   11.067344 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.067344   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.258277   23.491722   library setup time
                                             23.491722   data required time
---------------------------------------------------------------------------------------------
                                             23.491722   data required time
                                            -11.067344   data arrival time
---------------------------------------------------------------------------------------------
                                             12.424379   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009474    0.881277    0.889624   10.953756 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.881277    0.000000   10.953756 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.238693    0.110316   11.064073 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.238693    0.000000   11.064073 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.064073   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.258088   23.491913   library setup time
                                             23.491913   data required time
---------------------------------------------------------------------------------------------
                                             23.491913   data required time
                                            -11.064073   data arrival time
---------------------------------------------------------------------------------------------
                                             12.427840   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009474    0.881277    0.889624   10.953756 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.881277    0.000000   10.953756 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002389    0.238693    0.110316   11.064073 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.238693    0.000000   11.064073 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.064073   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.258088   23.491913   library setup time
                                             23.491913   data required time
---------------------------------------------------------------------------------------------
                                             23.491913   data required time
                                            -11.064073   data arrival time
---------------------------------------------------------------------------------------------
                                             12.427840   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.705788    0.000000   11.004308 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.705788    0.000000   11.004308 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.705788    0.000000   11.004308 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.705788    0.000000   11.004308 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.705788    0.000000   11.004308 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.705788    0.000000   11.004308 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.705788    0.000000   11.004308 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.705788    0.000000   11.004308 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.705788    0.000000   11.004308 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.705788    0.000000   11.004308 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.705788    0.000000   11.004308 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.705788    0.940175   11.004308 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.705788    0.000000   11.004308 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.004308   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250227   23.499773   library setup time
                                             23.499773   data required time
---------------------------------------------------------------------------------------------
                                             23.499773   data required time
                                            -11.004308   data arrival time
---------------------------------------------------------------------------------------------
                                             12.495465   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002389    1.204037    0.890138   10.954270 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      1.204037    0.000000   10.954270 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.954270   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.240973   23.509026   library setup time
                                             23.509026   data required time
---------------------------------------------------------------------------------------------
                                             23.509026   data required time
                                            -10.954270   data arrival time
---------------------------------------------------------------------------------------------
                                             12.554756   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006607    1.039368    0.878591   10.942724 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      1.039368    0.000000   10.942724 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.942724   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.247870   23.502129   library setup time
                                             23.502129   data required time
---------------------------------------------------------------------------------------------
                                             23.502129   data required time
                                            -10.942724   data arrival time
---------------------------------------------------------------------------------------------
                                             12.559404   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089617    1.528957    1.522852    1.522852 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.528957    0.000000    1.522852 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014418    0.634817    0.339283    1.862135 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.634817    0.000000    1.862135 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014367    0.600262    0.470383    2.332519 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.600262    0.000000    2.332519 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014418    0.382912    0.230149    2.562668 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.382912    0.000000    2.562668 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018694    0.715654    0.491395    3.054063 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.715654    0.000000    3.054063 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008689    0.532609    0.312349    3.366412 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.532609    0.000000    3.366412 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008769    0.760879    0.567269    3.933681 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.760879    0.000000    3.933681 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013824    0.353834    0.226516    4.160197 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.353834    0.000000    4.160197 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014351    0.629245    0.443928    4.604125 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.629245    0.000000    4.604125 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014371    0.506106    0.341143    4.945268 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.506106    0.000000    4.945268 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.009869    0.777572    0.493946    5.439215 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.777572    0.000000    5.439215 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     2    0.007498    0.386574    0.256756    5.695970 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0759_ (net)
                      0.386574    0.000000    5.695970 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.013880    0.953831    0.550323    6.246294 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0773_ (net)
                      0.953831    0.000000    6.246294 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002789    0.335623    0.182231    6.428524 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.335623    0.000000    6.428524 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.014739    0.211975    0.404925    6.833449 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.211975    0.000000    6.833449 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     3    0.011358    0.851348    0.479198    7.312647 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0799_ (net)
                      0.851348    0.000000    7.312647 ^ _1422_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004011    0.775245    0.183082    7.495728 v _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.775245    0.000000    7.495728 v _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.357075    0.328046    7.823775 ^ _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.357075    0.000000    7.823775 ^ _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.823775   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233746   23.516254   library setup time
                                             23.516254   data required time
---------------------------------------------------------------------------------------------
                                             23.516254   data required time
                                             -7.823775   data arrival time
---------------------------------------------------------------------------------------------
                                             15.692479   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.407401    0.427920    7.493475 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.407401    0.000000    7.493475 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.493475   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.237044   23.512957   library setup time
                                             23.512957   data required time
---------------------------------------------------------------------------------------------
                                             23.512957   data required time
                                             -7.493475   data arrival time
---------------------------------------------------------------------------------------------
                                             16.019482   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.407401    0.427920    7.493475 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.407401    0.000000    7.493475 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.493475   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.237044   23.512957   library setup time
                                             23.512957   data required time
---------------------------------------------------------------------------------------------
                                             23.512957   data required time
                                             -7.493475   data arrival time
---------------------------------------------------------------------------------------------
                                             16.019482   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002389    0.407401    0.427920    7.493475 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.407401    0.000000    7.493475 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.493475   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.237044   23.512957   library setup time
                                             23.512957   data required time
---------------------------------------------------------------------------------------------
                                             23.512957   data required time
                                             -7.493475   data arrival time
---------------------------------------------------------------------------------------------
                                             16.019482   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.395967    0.358908    7.424463 ^ _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.395967    0.000000    7.424463 ^ _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.424463   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.236294   23.513706   library setup time
                                             23.513706   data required time
---------------------------------------------------------------------------------------------
                                             23.513706   data required time
                                             -7.424463   data arrival time
---------------------------------------------------------------------------------------------
                                             16.089243   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.315056    0.348928    7.414483 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.315056    0.000000    7.414483 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.414483   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.230427   23.519573   library setup time
                                             23.519573   data required time
---------------------------------------------------------------------------------------------
                                             23.519573   data required time
                                             -7.414483   data arrival time
---------------------------------------------------------------------------------------------
                                             16.105089   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025662    0.974931    0.348865    7.065555 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.974931    0.000000    7.065555 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.315056    0.348928    7.414483 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.315056    0.000000    7.414483 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.414483   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.230427   23.519573   library setup time
                                             23.519573   data required time
---------------------------------------------------------------------------------------------
                                             23.519573   data required time
                                             -7.414483   data arrival time
---------------------------------------------------------------------------------------------
                                             16.105089   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008022    0.724810    0.175096    6.891786 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.724810    0.000000    6.891786 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.347252    0.320251    7.212037 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.347252    0.000000    7.212037 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.212037   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233102   23.516897   library setup time
                                             23.516897   data required time
---------------------------------------------------------------------------------------------
                                             23.516897   data required time
                                             -7.212037   data arrival time
---------------------------------------------------------------------------------------------
                                             16.304861   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008022    0.724810    0.175096    6.891786 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.724810    0.000000    6.891786 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.347252    0.320251    7.212037 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.347252    0.000000    7.212037 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.212037   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233102   23.516897   library setup time
                                             23.516897   data required time
---------------------------------------------------------------------------------------------
                                             23.516897   data required time
                                             -7.212037   data arrival time
---------------------------------------------------------------------------------------------
                                             16.304861   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089617    1.528957    1.522852    1.522852 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.528957    0.000000    1.522852 ^ _1209_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014418    0.634817    0.339283    1.862135 v _1209_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0620_ (net)
                      0.634817    0.000000    1.862135 v _1214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014367    0.600262    0.470383    2.332519 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0624_ (net)
                      0.600262    0.000000    2.332519 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014418    0.382912    0.230149    2.562668 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0628_ (net)
                      0.382912    0.000000    2.562668 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.018694    0.715654    0.491395    3.054063 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0632_ (net)
                      0.715654    0.000000    3.054063 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     2    0.008689    0.532609    0.312349    3.366412 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0640_ (net)
                      0.532609    0.000000    3.366412 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.008769    0.760879    0.567269    3.933681 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      0.760879    0.000000    3.933681 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013824    0.353834    0.226516    4.160197 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0647_ (net)
                      0.353834    0.000000    4.160197 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     3    0.014351    0.629245    0.443928    4.604125 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0673_ (net)
                      0.629245    0.000000    4.604125 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.014371    0.506106    0.341143    4.945268 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0689_ (net)
                      0.506106    0.000000    4.945268 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     2    0.009869    0.777572    0.493946    5.439215 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0718_ (net)
                      0.777572    0.000000    5.439215 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     4    0.019386    0.470897    0.333240    5.772454 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0734_ (net)
                      0.470897    0.000000    5.772454 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.014121    0.576410    0.453932    6.226386 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      0.576410    0.000000    6.226386 ^ _1356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004526    0.262839    0.119730    6.346116 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0746_ (net)
                      0.262839    0.000000    6.346116 v _1362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007448    0.244277    0.216048    6.562164 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.244277    0.000000    6.562164 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.002789    0.274196    0.365299    6.927463 ^ _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.274196    0.000000    6.927463 ^ _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.271150    7.198614 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.181572    0.000000    7.198614 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.198614   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.198614   data arrival time
---------------------------------------------------------------------------------------------
                                             16.335533   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004243    0.705850    0.185302    6.901991 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.705850    0.000000    6.901991 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.287762    0.252762    7.154753 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.287762    0.000000    7.154753 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.154753   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.227447   23.522554   library setup time
                                             23.522554   data required time
---------------------------------------------------------------------------------------------
                                             23.522554   data required time
                                             -7.154753   data arrival time
---------------------------------------------------------------------------------------------
                                             16.367800   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.413252    7.129942 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.181572    0.000000    7.129942 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129942   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.129942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.413252    7.129942 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.181572    0.000000    7.129942 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129942   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.129942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.413252    7.129942 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.181572    0.000000    7.129942 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129942   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.129942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.413252    7.129942 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.181572    0.000000    7.129942 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129942   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.129942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002389    0.181572    0.413252    7.129942 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.181572    0.000000    7.129942 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.129942   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.215854   23.534145   library setup time
                                             23.534145   data required time
---------------------------------------------------------------------------------------------
                                             23.534145   data required time
                                             -7.129942   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.718789    0.000000    6.784215 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.346079    0.000000    7.103536 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.718789    0.000000    6.784215 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.346079    0.000000    7.103536 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.718789    0.000000    6.784215 v _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.346079    0.000000    7.103536 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.718789    0.000000    6.784215 v _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.346079    0.000000    7.103536 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.718789    0.000000    6.784215 v _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.346079    0.000000    7.103536 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.718789    0.000000    6.784215 v _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.346079    0.000000    7.103536 ^ _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.718789    0.000000    6.784215 v _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.346079    0.000000    7.103536 ^ _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.718789    0.000000    6.784215 v _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.346079    0.000000    7.103536 ^ _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.718789    0.000000    6.784215 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.346079    0.000000    7.103536 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.718789    0.000000    6.784215 v _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.346079    0.000000    7.103536 ^ _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.718789    0.000000    6.784215 v _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.346079    0.000000    7.103536 ^ _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1313_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.718789    0.000000    6.784215 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.346079    0.000000    7.103536 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1343_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.718789    0.000000    6.784215 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.346079    0.000000    7.103536 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1348_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.718789    0.000000    6.784215 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.346079    0.000000    7.103536 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.718789    0.000000    6.784215 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.346079    0.000000    7.103536 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.718789    0.067526    6.784215 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.718789    0.000000    6.784215 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.346079    0.319320    7.103536 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.346079    0.000000    7.103536 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.103536   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.233025   23.516975   library setup time
                                             23.516975   data required time
---------------------------------------------------------------------------------------------
                                             23.516975   data required time
                                             -7.103536   data arrival time
---------------------------------------------------------------------------------------------
                                             16.413441   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004011    0.606562    0.070158    6.786848 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.606562    0.000000    6.786848 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.324566    0.301882    7.088730 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.324566    0.000000    7.088730 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.088730   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.231465   23.518536   library setup time
                                             23.518536   data required time
---------------------------------------------------------------------------------------------
                                             23.518536   data required time
                                             -7.088730   data arrival time
---------------------------------------------------------------------------------------------
                                             16.429806   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004011    0.606562    0.070158    6.786848 v _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.606562    0.000000    6.786848 v _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.324566    0.301882    7.088730 ^ _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.324566    0.000000    7.088730 ^ _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.088730   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.231465   23.518536   library setup time
                                             23.518536   data required time
---------------------------------------------------------------------------------------------
                                             23.518536   data required time
                                             -7.088730   data arrival time
---------------------------------------------------------------------------------------------
                                             16.429806   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004243    0.722559    0.072558    6.789247 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.722559    0.000000    6.789247 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.290898    0.255321    7.044568 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.290898    0.000000    7.044568 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.044568   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.227790   23.522211   library setup time
                                             23.522211   data required time
---------------------------------------------------------------------------------------------
                                             23.522211   data required time
                                             -7.044568   data arrival time
---------------------------------------------------------------------------------------------
                                             16.477642   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002389    0.160282    0.313400    7.030089 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.160282    0.000000    7.030089 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.030089   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232930   23.517071   library setup time
                                             23.517071   data required time
---------------------------------------------------------------------------------------------
                                             23.517071   data required time
                                             -7.030089   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486980   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002389    0.160282    0.313400    7.030089 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.160282    0.000000    7.030089 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.030089   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.232930   23.517071   library setup time
                                             23.517071   data required time
---------------------------------------------------------------------------------------------
                                             23.517071   data required time
                                             -7.030089   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486980   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004243    0.613605    0.076372    6.793061 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.613605    0.000000    6.793061 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.270451    0.238610    7.031672 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.270451    0.000000    7.031672 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.031672   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.225557   23.524443   library setup time
                                             23.524443   data required time
---------------------------------------------------------------------------------------------
                                             23.524443   data required time
                                             -7.031672   data arrival time
---------------------------------------------------------------------------------------------
                                             16.492771   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1330_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004243    0.613605    0.076372    6.793061 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.613605    0.000000    6.793061 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002389    0.270451    0.238610    7.031672 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.270451    0.000000    7.031672 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.031672   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.225557   23.524443   library setup time
                                             23.524443   data required time
---------------------------------------------------------------------------------------------
                                             23.524443   data required time
                                             -7.031672   data arrival time
---------------------------------------------------------------------------------------------
                                             16.492771   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.187560    3.145477    2.432411    2.432411 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      3.145477    0.000000    2.432411 ^ pll_out (out)
                                              2.432411   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.432411   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517588   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004218    0.722152    0.072015    6.788705 v _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.722152    0.000000    6.788705 v _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002389    0.208577    0.180030    6.968735 ^ _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.208577    0.000000    6.968735 ^ _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.968735   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.218802   23.531197   library setup time
                                             23.531197   data required time
---------------------------------------------------------------------------------------------
                                             23.531197   data required time
                                             -6.968735   data arrival time
---------------------------------------------------------------------------------------------
                                             16.562462   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
    45    0.205462    2.042558    1.212412    6.012413 v rst_n (in)
                                                         rst_n (net)
                      2.042558    0.000000    6.012413 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.012413   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.885317   22.864683   library setup time
                                             22.864683   data required time
---------------------------------------------------------------------------------------------
                                             22.864683   data required time
                                             -6.012413   data arrival time
---------------------------------------------------------------------------------------------
                                             16.852272   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.021727    0.412213    0.896245    0.896245 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.412213    0.000000    0.896245 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.072910    1.259555    0.882754    1.778999 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      1.259555    0.000000    1.778999 ^ debug_dco_word[0] (out)
                                              1.778999   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.778999   data arrival time
---------------------------------------------------------------------------------------------
                                             17.171001   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.098703    1.678645    1.607126    1.607126 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.678645    0.000000    1.607126 ^ debug_dco_word[18] (out)
                                              1.607126   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.607126   data arrival time
---------------------------------------------------------------------------------------------
                                             17.342873   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    1.609594    1.568195    1.568195 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      1.609594    0.000000    1.568195 ^ debug_dco_word[13] (out)
                                              1.568195   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.568195   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381805   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    1.609594    1.568195    1.568195 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      1.609594    0.000000    1.568195 ^ debug_dco_word[17] (out)
                                              1.568195   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.568195   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381805   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094514    1.609594    1.568195    1.568195 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      1.609594    0.000000    1.568195 ^ debug_dco_word[21] (out)
                                              1.568195   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.568195   data arrival time
---------------------------------------------------------------------------------------------
                                             17.381805   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094492    1.609232    1.567991    1.567991 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      1.609232    0.000000    1.567991 ^ debug_dco_word[8] (out)
                                              1.567991   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.567991   data arrival time
---------------------------------------------------------------------------------------------
                                             17.382010   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094147    1.603545    1.564785    1.564785 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      1.603545    0.000000    1.564785 ^ debug_dco_word[11] (out)
                                              1.564785   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.564785   data arrival time
---------------------------------------------------------------------------------------------
                                             17.385216   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094002    1.601154    1.563437    1.563437 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      1.601154    0.000000    1.563437 ^ debug_dco_word[9] (out)
                                              1.563437   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.563437   data arrival time
---------------------------------------------------------------------------------------------
                                             17.386562   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    1.600034    1.562805    1.562805 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      1.600034    0.000000    1.562805 ^ debug_dco_word[14] (out)
                                              1.562805   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.562805   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387194   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    1.600034    1.562805    1.562805 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      1.600034    0.000000    1.562805 ^ debug_dco_word[26] (out)
                                              1.562805   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.562805   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387194   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093934    1.600034    1.562805    1.562805 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      1.600034    0.000000    1.562805 ^ debug_dco_word[6] (out)
                                              1.562805   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.562805   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387194   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093874    1.599045    1.562248    1.562248 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      1.599045    0.000000    1.562248 ^ debug_dco_word[22] (out)
                                              1.562248   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.562248   data arrival time
---------------------------------------------------------------------------------------------
                                             17.387753   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091961    1.567526    1.544499    1.544499 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      1.567526    0.000000    1.544499 ^ debug_dco_word[5] (out)
                                              1.544499   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.544499   data arrival time
---------------------------------------------------------------------------------------------
                                             17.405500   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091745    1.563972    1.542504    1.542504 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.563972    0.000000    1.542504 ^ debug_dco_word[29] (out)
                                              1.542504   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.542504   data arrival time
---------------------------------------------------------------------------------------------
                                             17.407495   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091657    1.562524    1.541692    1.541692 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      1.562524    0.000000    1.541692 ^ debug_dco_word[19] (out)
                                              1.541692   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.541692   data arrival time
---------------------------------------------------------------------------------------------
                                             17.408308   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089836    1.532561    1.524874    1.524874 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      1.532561    0.000000    1.524874 ^ debug_dco_word[7] (out)
                                              1.524874   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.524874   data arrival time
---------------------------------------------------------------------------------------------
                                             17.425125   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089691    1.530175    1.523535    1.523535 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      1.530175    0.000000    1.523535 ^ debug_dco_word[28] (out)
                                              1.523535   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.523535   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426464   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    1.530125    1.523508    1.523508 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      1.530125    0.000000    1.523508 ^ debug_dco_word[10] (out)
                                              1.523508   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.523508   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426491   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    1.530125    1.523508    1.523508 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      1.530125    0.000000    1.523508 ^ debug_dco_word[20] (out)
                                              1.523508   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.523508   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426491   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089688    1.530125    1.523508    1.523508 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      1.530125    0.000000    1.523508 ^ debug_dco_word[3] (out)
                                              1.523508   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.523508   data arrival time
---------------------------------------------------------------------------------------------
                                             17.426491   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089617    1.528957    1.522852    1.522852 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.528957    0.000000    1.522852 ^ debug_dco_word[1] (out)
                                              1.522852   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.522852   data arrival time
---------------------------------------------------------------------------------------------
                                             17.427149   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089600    1.528678    1.522695    1.522695 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      1.528678    0.000000    1.522695 ^ debug_dco_word[12] (out)
                                              1.522695   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.522695   data arrival time
---------------------------------------------------------------------------------------------
                                             17.427305   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089407    1.525502    1.520912    1.520912 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      1.525502    0.000000    1.520912 ^ debug_dco_word[15] (out)
                                              1.520912   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.520912   data arrival time
---------------------------------------------------------------------------------------------
                                             17.429087   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089105    1.520532    1.518123    1.518123 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      1.520532    0.000000    1.518123 ^ debug_dco_word[16] (out)
                                              1.518123   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.518123   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431877   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089105    1.520532    1.518123    1.518123 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      1.520532    0.000000    1.518123 ^ debug_dco_word[24] (out)
                                              1.518123   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.518123   data arrival time
---------------------------------------------------------------------------------------------
                                             17.431877   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087954    1.501593    1.507494    1.507494 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      1.501593    0.000000    1.507494 ^ debug_dco_word[2] (out)
                                              1.507494   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.507494   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442507   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087954    1.501593    1.507494    1.507494 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      1.501593    0.000000    1.507494 ^ debug_dco_word[4] (out)
                                              1.507494   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.507494   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442507   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087951    1.501544    1.507466    1.507466 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      1.501544    0.000000    1.507466 ^ debug_dco_word[30] (out)
                                              1.507466   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.507466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.442533   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086483    1.477389    1.493909    1.493909 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      1.477389    0.000000    1.493909 ^ debug_dco_word[27] (out)
                                              1.493909   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.493909   data arrival time
---------------------------------------------------------------------------------------------
                                             17.456091   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085164    1.455685    1.481727    1.481727 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      1.455685    0.000000    1.481727 ^ debug_dco_word[23] (out)
                                              1.481727   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.481727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.468273   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.085165    1.455702    1.481737    1.481737 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      1.455702    0.000000    1.481737 ^ debug_dco_word[31] (out)
                                              1.481737   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.481737   data arrival time
---------------------------------------------------------------------------------------------
                                             17.468262   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085019    1.453300    1.480388    1.480388 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      1.453300    0.000000    1.480388 ^ debug_dco_word[25] (out)
                                              1.480388   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.480388   data arrival time
---------------------------------------------------------------------------------------------
                                             17.469610   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.077128    1.323458    1.407513    1.407513 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      1.323458    0.000000    1.407513 ^ lock_detect (out)
                                              1.407513   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.407513   data arrival time
---------------------------------------------------------------------------------------------
                                             17.542486   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.205462    3.445026    1.916690    6.716690 ^ rst_n (in)
                                                         rst_n (net)
                      3.445026    0.000000    6.716690 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.268445    4.332075    3.347443   10.064133 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      4.332075    0.000000   10.064133 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.258028    7.865769    5.552698   15.616831 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      7.865769    0.000000   15.616831 ^ _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.004011    1.914414    0.261759   15.878590 v _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      1.914414    0.000000   15.878590 v _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002389    0.746788    0.483730   16.362320 ^ _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.746788    0.000000   16.362320 ^ _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             16.362320   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250040   23.499960   library setup time
                                             23.499960   data required time
---------------------------------------------------------------------------------------------
                                             23.499960   data required time
                                            -16.362320   data arrival time
---------------------------------------------------------------------------------------------
                                              7.137640   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_1805_/ZN                               3.000000    7.865769   -4.865770 (VIOLATED)
_1806_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1817_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1825_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1833_/C1                               3.000000    7.865769   -4.865770 (VIOLATED)
_1840_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1850_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1857_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1870_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1879_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1887_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1893_/B1                               3.000000    7.865769   -4.865770 (VIOLATED)
_1904_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1910_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1922_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1930_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1944_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1950_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1961_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1969_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1978_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1985_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_1993_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2000_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2032_/S                                3.000000    7.865769   -4.865770 (VIOLATED)
_2039_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2044_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2051_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2056_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2067_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2073_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2081_/B2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2088_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2096_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2101_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2112_/B2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2119_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2126_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2130_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2140_/C                                3.000000    7.865769   -4.865770 (VIOLATED)
_2141_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2146_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2157_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2162_/B2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2170_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2177_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2183_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2188_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2199_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2205_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2213_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2219_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2229_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2238_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2245_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2249_/A2                               3.000000    7.865769   -4.865770 (VIOLATED)
_2034_/ZN                               3.000000    5.925685   -2.925685 (VIOLATED)
_2038_/A3                               3.000000    5.925685   -2.925685 (VIOLATED)
_2042_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2043_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2046_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2047_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2059_/B                                3.000000    5.925685   -2.925685 (VIOLATED)
_2061_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2069_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2070_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2072_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2077_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2078_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2083_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2084_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2085_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2086_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2090_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2091_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2098_/A3                               3.000000    5.925685   -2.925685 (VIOLATED)
_2103_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2104_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2108_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2114_/A2                               3.000000    5.925685   -2.925685 (VIOLATED)
_2135_/B1                               3.000000    5.925685   -2.925685 (VIOLATED)
_1149_/ZN                               3.000000    4.469120   -1.469120 (VIOLATED)
_1197_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1198_/B                                3.000000    4.469120   -1.469120 (VIOLATED)
_1202_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1203_/B                                3.000000    4.469120   -1.469120 (VIOLATED)
_1230_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1269_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1304_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1319_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1336_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1383_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1392_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1399_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1407_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1412_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1418_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1754_/B                                3.000000    4.469120   -1.469120 (VIOLATED)
_1755_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1756_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1757_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1758_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1759_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1762_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1763_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1764_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1767_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1770_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1776_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1805_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1807_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1818_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1824_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1833_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1839_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1851_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1856_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1871_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1878_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1888_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1893_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1903_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1911_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1923_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1929_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1951_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1962_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1968_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1979_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1986_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1994_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1999_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_2003_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_2023_/C                                3.000000    4.469120   -1.469120 (VIOLATED)
_2081_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_2112_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_2139_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_2140_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_2162_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_2251_/A1                               3.000000    4.469120   -1.469120 (VIOLATED)
_1146_/I                                3.000000    4.046891   -1.046891 (VIOLATED)
_1810_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1812_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1813_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1827_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1836_/I0                               3.000000    4.046891   -1.046891 (VIOLATED)
_1845_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1847_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1854_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1863_/B                                3.000000    4.046891   -1.046891 (VIOLATED)
_1866_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1867_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1874_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1881_/B                                3.000000    4.046891   -1.046891 (VIOLATED)
_1883_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1884_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1891_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1895_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1896_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1898_/B                                3.000000    4.046891   -1.046891 (VIOLATED)
_1907_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1913_/B                                3.000000    4.046891   -1.046891 (VIOLATED)
_1916_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1917_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1925_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1932_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1933_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1938_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1946_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1947_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1955_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1956_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1965_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1966_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1971_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1982_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1989_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1990_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1991_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_1998_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_2010_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_2013_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_2035_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_2150_/B                                3.000000    4.046891   -1.046891 (VIOLATED)
_2240_/A1                               3.000000    4.046891   -1.046891 (VIOLATED)
_2370_/Q                                3.000000    4.046891   -1.046891 (VIOLATED)
rst_n                                   3.000000    3.445026   -0.445026 (VIOLATED)
_1149_/I                                3.000000    3.445026   -0.445026 (VIOLATED)
_1206_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1210_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1215_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1220_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1225_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1236_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1243_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1249_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1254_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1263_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1281_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1286_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1296_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1313_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1330_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1343_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1348_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1357_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1364_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1376_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1422_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_1760_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1765_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1768_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1771_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1773_/S                                3.000000    3.445026   -0.445026 (VIOLATED)
_1774_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1775_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1777_/S                                3.000000    3.445026   -0.445026 (VIOLATED)
_1778_/A2                               3.000000    3.445026   -0.445026 (VIOLATED)
_1796_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1797_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1798_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1802_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1803_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_1943_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_2005_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_2014_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_2018_/B                                3.000000    3.445026   -0.445026 (VIOLATED)
_2025_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_2027_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_2030_/A2                               3.000000    3.445026   -0.445026 (VIOLATED)
_2267_/A1                               3.000000    3.445026   -0.445026 (VIOLATED)
_2368_/D                                3.000000    3.445026   -0.445026 (VIOLATED)
_2149_/ZN                               3.000000    3.388013   -0.388013 (VIOLATED)
_2151_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2160_/A3                               3.000000    3.388013   -0.388013 (VIOLATED)
_2164_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2173_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2174_/A3                               3.000000    3.388013   -0.388013 (VIOLATED)
_2175_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2185_/A3                               3.000000    3.388013   -0.388013 (VIOLATED)
_2186_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2187_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2192_/B                                3.000000    3.388013   -0.388013 (VIOLATED)
_2195_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2197_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2201_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2202_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2203_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2207_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2208_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2215_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
_2216_/A3                               3.000000    3.388013   -0.388013 (VIOLATED)
_2224_/A2                               3.000000    3.388013   -0.388013 (VIOLATED)
pll_out                                 3.000000    3.145477   -0.145477 (VIOLATED)
_1421_/A1                               3.000000    3.145477   -0.145477 (VIOLATED)
_2318_/Q                                3.000000    3.145477   -0.145477 (VIOLATED)
_2319_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2407_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2408_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2409_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2410_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2411_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2412_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2413_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2414_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2415_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2416_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2417_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2418_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2419_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2420_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2421_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2422_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2423_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2424_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2425_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2426_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2427_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2428_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2429_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2430_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2431_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2432_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2433_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2434_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2435_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2436_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2437_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)
_2438_/CLK                              3.000000    3.145477   -0.145477 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_1149_/ZN                                 4     58    -54 (VIOLATED)
_1805_/ZN                                 4     55    -51 (VIOLATED)
rst_n                                     4     45    -41 (VIOLATED)
_2370_/Q                                  4     45    -41 (VIOLATED)
_2318_/Q                                  4     34    -30 (VIOLATED)
_2251_/Z                                  4     31    -27 (VIOLATED)
_1802_/Z                                  4     27    -23 (VIOLATED)
_1803_/ZN                                 4     25    -21 (VIOLATED)
_2034_/ZN                                 4     24    -20 (VIOLATED)
_2149_/ZN                                 4     20    -16 (VIOLATED)
_1146_/ZN                                 4     13     -9 (VIOLATED)
_2286_/Q                                  4     12     -8 (VIOLATED)
_1183_/ZN                                 4     10     -6 (VIOLATED)
_1809_/ZN                                 4     10     -6 (VIOLATED)
_2419_/Q                                  4     10     -6 (VIOLATED)
_2407_/Q                                  4      9     -5 (VIOLATED)
_2420_/Q                                  4      9     -5 (VIOLATED)
_2369_/Q                                  4      8     -4 (VIOLATED)
_2414_/Q                                  4      8     -4 (VIOLATED)
div_val[28]                               4      7     -3 (VIOLATED)
_1447_/Z                                  4      7     -3 (VIOLATED)
_1603_/Z                                  4      7     -3 (VIOLATED)
_2332_/Q                                  4      7     -3 (VIOLATED)
_2368_/Q                                  4      7     -3 (VIOLATED)
_2412_/Q                                  4      7     -3 (VIOLATED)
_2413_/Q                                  4      7     -3 (VIOLATED)
div_val[25]                               4      6     -2 (VIOLATED)
div_val[26]                               4      6     -2 (VIOLATED)
div_val[29]                               4      6     -2 (VIOLATED)
div_val[30]                               4      6     -2 (VIOLATED)
div_val[4]                                4      6     -2 (VIOLATED)
_1175_/ZN                                 4      6     -2 (VIOLATED)
_1596_/Z                                  4      6     -2 (VIOLATED)
_1608_/ZN                                 4      6     -2 (VIOLATED)
_1778_/ZN                                 4      6     -2 (VIOLATED)
_2150_/ZN                                 4      6     -2 (VIOLATED)
_2408_/Q                                  4      6     -2 (VIOLATED)
_2409_/Q                                  4      6     -2 (VIOLATED)
_2417_/Q                                  4      6     -2 (VIOLATED)
_2421_/Q                                  4      6     -2 (VIOLATED)
_2428_/Q                                  4      6     -2 (VIOLATED)
_2429_/Q                                  4      6     -2 (VIOLATED)
_2430_/Q                                  4      6     -2 (VIOLATED)
_2436_/Q                                  4      6     -2 (VIOLATED)
div_val[0]                                4      5        (VIOLATED)
div_val[10]                               4      5        (VIOLATED)
div_val[11]                               4      5        (VIOLATED)
div_val[13]                               4      5        (VIOLATED)
div_val[14]                               4      5        (VIOLATED)
div_val[1]                                4      5        (VIOLATED)
div_val[20]                               4      5        (VIOLATED)
div_val[2]                                4      5        (VIOLATED)
div_val[5]                                4      5        (VIOLATED)
_1154_/ZN                                 4      5        (VIOLATED)
_1168_/ZN                                 4      5        (VIOLATED)
_1182_/ZN                                 4      5        (VIOLATED)
_1306_/Z                                  4      5        (VIOLATED)
_1425_/Z                                  4      5        (VIOLATED)
_1593_/Z                                  4      5        (VIOLATED)
_1810_/ZN                                 4      5        (VIOLATED)
_2331_/Q                                  4      5        (VIOLATED)
_2339_/Q                                  4      5        (VIOLATED)
_2346_/Q                                  4      5        (VIOLATED)
_2371_/Q                                  4      5        (VIOLATED)
_2393_/Q                                  4      5        (VIOLATED)
_2411_/Q                                  4      5        (VIOLATED)
_2418_/Q                                  4      5        (VIOLATED)
_2422_/Q                                  4      5        (VIOLATED)
_2423_/Q                                  4      5        (VIOLATED)
_2433_/Q                                  4      5        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
_1805_/ZN                               0.125100    0.258028   -0.132928 (VIOLATED)
_1149_/ZN                               0.200000    0.268445   -0.068445 (VIOLATED)
_2034_/ZN                               0.084260    0.130755   -0.046495 (VIOLATED)
_2370_/Q                                0.200000    0.242433   -0.042433 (VIOLATED)
rst_n                                   0.200000    0.205462   -0.005462 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1365 unannotated drivers.
 div_val[0]
 div_val[10]
 div_val[11]
 div_val[12]
 div_val[13]
 div_val[14]
 div_val[15]
 div_val[16]
 div_val[17]
 div_val[18]
 div_val[19]
 div_val[1]
 div_val[20]
 div_val[21]
 div_val[22]
 div_val[23]
 div_val[24]
 div_val[25]
 div_val[26]
 div_val[27]
 div_val[28]
 div_val[29]
 div_val[2]
 div_val[30]
 div_val[31]
 div_val[3]
 div_val[4]
 div_val[5]
 div_val[6]
 div_val[7]
 div_val[8]
 div_val[9]
 initial_freq[0]
 initial_freq[10]
 initial_freq[11]
 initial_freq[12]
 initial_freq[13]
 initial_freq[14]
 initial_freq[15]
 initial_freq[16]
 initial_freq[17]
 initial_freq[18]
 initial_freq[19]
 initial_freq[1]
 initial_freq[20]
 initial_freq[21]
 initial_freq[22]
 initial_freq[23]
 initial_freq[24]
 initial_freq[25]
 initial_freq[26]
 initial_freq[27]
 initial_freq[28]
 initial_freq[29]
 initial_freq[2]
 initial_freq[30]
 initial_freq[31]
 initial_freq[3]
 initial_freq[4]
 initial_freq[5]
 initial_freq[6]
 initial_freq[7]
 initial_freq[8]
 initial_freq[9]
 ref_clk
 rst_n
 sys_clk
 _1143_/ZN
 _1144_/ZN
 _1145_/ZN
 _1146_/ZN
 _1147_/ZN
 _1148_/ZN
 _1149_/ZN
 _1150_/ZN
 _1151_/ZN
 _1152_/ZN
 _1153_/ZN
 _1154_/ZN
 _1155_/ZN
 _1156_/ZN
 _1157_/ZN
 _1158_/ZN
 _1159_/ZN
 _1160_/ZN
 _1161_/ZN
 _1162_/ZN
 _1163_/ZN
 _1164_/ZN
 _1165_/ZN
 _1166_/ZN
 _1167_/ZN
 _1168_/ZN
 _1169_/ZN
 _1170_/ZN
 _1171_/ZN
 _1172_/ZN
 _1173_/ZN
 _1174_/ZN
 _1175_/ZN
 _1176_/ZN
 _1177_/ZN
 _1178_/ZN
 _1179_/ZN
 _1180_/ZN
 _1181_/ZN
 _1182_/ZN
 _1183_/ZN
 _1184_/ZN
 _1185_/ZN
 _1186_/ZN
 _1187_/ZN
 _1188_/ZN
 _1189_/ZN
 _1190_/ZN
 _1191_/ZN
 _1192_/ZN
 _1193_/ZN
 _1194_/ZN
 _1195_/ZN
 _1196_/ZN
 _1197_/ZN
 _1198_/ZN
 _1199_/ZN
 _1200_/ZN
 _1201_/ZN
 _1202_/ZN
 _1203_/ZN
 _1204_/ZN
 _1205_/ZN
 _1206_/ZN
 _1207_/ZN
 _1208_/ZN
 _1209_/ZN
 _1210_/ZN
 _1211_/ZN
 _1212_/Z
 _1213_/Z
 _1214_/ZN
 _1215_/ZN
 _1216_/ZN
 _1217_/ZN
 _1218_/ZN
 _1219_/ZN
 _1220_/ZN
 _1221_/ZN
 _1222_/Z
 _1223_/Z
 _1224_/ZN
 _1225_/ZN
 _1226_/ZN
 _1227_/ZN
 _1228_/ZN
 _1229_/Z
 _1230_/ZN
 _1231_/ZN
 _1232_/ZN
 _1233_/Z
 _1234_/ZN
 _1235_/ZN
 _1236_/ZN
 _1237_/ZN
 _1238_/ZN
 _1239_/Z
 _1240_/ZN
 _1241_/ZN
 _1242_/ZN
 _1243_/ZN
 _1244_/ZN
 _1245_/ZN
 _1246_/ZN
 _1247_/Z
 _1248_/ZN
 _1249_/ZN
 _1250_/ZN
 _1251_/ZN
 _1252_/Z
 _1253_/ZN
 _1254_/ZN
 _1255_/ZN
 _1256_/ZN
 _1257_/ZN
 _1258_/ZN
 _1259_/ZN
 _1260_/ZN
 _1261_/ZN
 _1262_/ZN
 _1263_/ZN
 _1264_/ZN
 _1265_/ZN
 _1266_/ZN
 _1267_/ZN
 _1268_/Z
 _1269_/ZN
 _1270_/ZN
 _1271_/ZN
 _1272_/ZN
 _1273_/ZN
 _1274_/ZN
 _1275_/ZN
 _1276_/ZN
 _1277_/ZN
 _1278_/ZN
 _1279_/ZN
 _1280_/ZN
 _1281_/ZN
 _1282_/ZN
 _1283_/ZN
 _1284_/Z
 _1285_/ZN
 _1286_/ZN
 _1287_/ZN
 _1288_/ZN
 _1289_/ZN
 _1290_/Z
 _1291_/ZN
 _1292_/ZN
 _1293_/ZN
 _1294_/ZN
 _1295_/ZN
 _1296_/ZN
 _1297_/ZN
 _1298_/ZN
 _1299_/Z
 _1300_/ZN
 _1301_/ZN
 _1302_/ZN
 _1303_/Z
 _1304_/ZN
 _1305_/ZN
 _1306_/Z
 _1307_/ZN
 _1308_/ZN
 _1309_/ZN
 _1310_/ZN
 _1311_/ZN
 _1312_/ZN
 _1313_/ZN
 _1314_/ZN
 _1315_/ZN
 _1316_/Z
 _1317_/ZN
 _1318_/ZN
 _1319_/ZN
 _1320_/ZN
 _1321_/ZN
 _1322_/ZN
 _1323_/ZN
 _1324_/ZN
 _1325_/ZN
 _1326_/ZN
 _1327_/ZN
 _1328_/ZN
 _1329_/ZN
 _1330_/ZN
 _1331_/ZN
 _1332_/ZN
 _1333_/ZN
 _1334_/ZN
 _1335_/Z
 _1336_/ZN
 _1337_/ZN
 _1338_/ZN
 _1339_/ZN
 _1340_/ZN
 _1341_/ZN
 _1342_/ZN
 _1343_/ZN
 _1344_/ZN
 _1345_/ZN
 _1346_/Z
 _1347_/ZN
 _1348_/ZN
 _1349_/ZN
 _1350_/ZN
 _1351_/Z
 _1352_/ZN
 _1353_/ZN
 _1354_/ZN
 _1355_/ZN
 _1356_/ZN
 _1357_/ZN
 _1358_/ZN
 _1359_/Z
 _1360_/ZN
 _1361_/ZN
 _1362_/ZN
 _1363_/ZN
 _1364_/Z
 _1365_/ZN
 _1366_/Z
 _1367_/ZN
 _1368_/ZN
 _1369_/ZN
 _1370_/ZN
 _1371_/ZN
 _1372_/ZN
 _1373_/ZN
 _1374_/Z
 _1375_/Z
 _1376_/ZN
 _1377_/ZN
 _1378_/Z
 _1379_/ZN
 _1380_/ZN
 _1381_/ZN
 _1382_/Z
 _1383_/ZN
 _1384_/ZN
 _1385_/ZN
 _1386_/Z
 _1387_/ZN
 _1388_/ZN
 _1389_/ZN
 _1390_/ZN
 _1391_/Z
 _1392_/ZN
 _1393_/ZN
 _1394_/ZN
 _1395_/ZN
 _1396_/ZN
 _1397_/ZN
 _1398_/Z
 _1399_/ZN
 _1400_/ZN
 _1401_/Z
 _1402_/ZN
 _1403_/ZN
 _1404_/ZN
 _1405_/ZN
 _1406_/Z
 _1407_/ZN
 _1408_/ZN
 _1409_/ZN
 _1410_/Z
 _1411_/Z
 _1412_/ZN
 _1413_/Z
 _1414_/ZN
 _1415_/Z
 _1416_/ZN
 _1417_/ZN
 _1418_/ZN
 _1419_/Z
 _1420_/Z
 _1421_/Z
 _1422_/ZN
 _1423_/ZN
 _1424_/Z
 _1425_/Z
 _1426_/ZN
 _1427_/ZN
 _1428_/ZN
 _1429_/ZN
 _1430_/ZN
 _1431_/ZN
 _1432_/Z
 _1433_/Z
 _1434_/Z
 _1435_/ZN
 _1436_/ZN
 _1437_/ZN
 _1438_/Z
 _1439_/ZN
 _1440_/ZN
 _1441_/ZN
 _1442_/ZN
 _1443_/ZN
 _1444_/ZN
 _1445_/ZN
 _1446_/ZN
 _1447_/Z
 _1448_/ZN
 _1449_/Z
 _1450_/ZN
 _1451_/ZN
 _1452_/Z
 _1453_/ZN
 _1454_/ZN
 _1455_/Z
 _1456_/ZN
 _1457_/ZN
 _1458_/Z
 _1459_/ZN
 _1460_/ZN
 _1461_/ZN
 _1462_/ZN
 _1463_/ZN
 _1464_/Z
 _1465_/Z
 _1466_/ZN
 _1467_/ZN
 _1468_/ZN
 _1469_/Z
 _1470_/Z
 _1471_/ZN
 _1472_/ZN
 _1473_/Z
 _1474_/ZN
 _1475_/ZN
 _1476_/Z
 _1477_/ZN
 _1478_/Z
 _1479_/Z
 _1480_/ZN
 _1481_/Z
 _1482_/ZN
 _1483_/ZN
 _1484_/ZN
 _1485_/Z
 _1486_/Z
 _1487_/Z
 _1488_/ZN
 _1489_/ZN
 _1490_/ZN
 _1491_/ZN
 _1492_/ZN
 _1493_/Z
 _1494_/ZN
 _1495_/Z
 _1496_/ZN
 _1497_/ZN
 _1498_/ZN
 _1499_/ZN
 _1500_/ZN
 _1501_/ZN
 _1502_/Z
 _1503_/ZN
 _1504_/Z
 _1505_/ZN
 _1506_/Z
 _1507_/ZN
 _1508_/Z
 _1509_/ZN
 _1510_/Z
 _1511_/ZN
 _1512_/Z
 _1513_/ZN
 _1514_/ZN
 _1515_/ZN
 _1516_/ZN
 _1517_/ZN
 _1518_/ZN
 _1519_/ZN
 _1520_/Z
 _1521_/ZN
 _1522_/Z
 _1523_/ZN
 _1524_/Z
 _1525_/ZN
 _1526_/ZN
 _1527_/ZN
 _1528_/ZN
 _1529_/ZN
 _1530_/ZN
 _1531_/ZN
 _1532_/ZN
 _1533_/ZN
 _1534_/Z
 _1535_/ZN
 _1536_/ZN
 _1537_/ZN
 _1538_/ZN
 _1539_/ZN
 _1540_/ZN
 _1541_/ZN
 _1542_/ZN
 _1543_/ZN
 _1544_/ZN
 _1545_/Z
 _1546_/ZN
 _1547_/ZN
 _1548_/ZN
 _1549_/ZN
 _1550_/ZN
 _1551_/ZN
 _1552_/ZN
 _1553_/ZN
 _1554_/ZN
 _1555_/ZN
 _1556_/Z
 _1557_/ZN
 _1558_/ZN
 _1559_/ZN
 _1560_/ZN
 _1561_/ZN
 _1562_/ZN
 _1563_/Z
 _1564_/ZN
 _1565_/ZN
 _1566_/Z
 _1567_/ZN
 _1568_/Z
 _1569_/ZN
 _1570_/ZN
 _1571_/Z
 _1572_/ZN
 _1573_/Z
 _1574_/Z
 _1575_/ZN
 _1576_/ZN
 _1577_/ZN
 _1578_/Z
 _1579_/ZN
 _1580_/Z
 _1581_/Z
 _1582_/ZN
 _1583_/Z
 _1584_/ZN
 _1585_/Z
 _1586_/ZN
 _1587_/ZN
 _1588_/ZN
 _1589_/Z
 _1590_/ZN
 _1591_/ZN
 _1592_/ZN
 _1593_/Z
 _1594_/ZN
 _1595_/ZN
 _1596_/Z
 _1597_/ZN
 _1598_/ZN
 _1599_/ZN
 _1600_/ZN
 _1601_/ZN
 _1602_/Z
 _1603_/Z
 _1604_/ZN
 _1605_/ZN
 _1606_/ZN
 _1607_/Z
 _1608_/ZN
 _1609_/ZN
 _1610_/ZN
 _1611_/ZN
 _1612_/ZN
 _1613_/ZN
 _1614_/ZN
 _1615_/ZN
 _1616_/ZN
 _1617_/ZN
 _1618_/Z
 _1619_/Z
 _1620_/Z
 _1621_/ZN
 _1622_/ZN
 _1623_/Z
 _1624_/Z
 _1625_/ZN
 _1626_/ZN
 _1627_/ZN
 _1628_/ZN
 _1629_/ZN
 _1630_/ZN
 _1631_/ZN
 _1632_/ZN
 _1633_/Z
 _1634_/Z
 _1635_/ZN
 _1636_/Z
 _1637_/ZN
 _1638_/ZN
 _1639_/ZN
 _1640_/Z
 _1641_/ZN
 _1642_/Z
 _1643_/ZN
 _1644_/ZN
 _1645_/ZN
 _1646_/Z
 _1647_/ZN
 _1648_/ZN
 _1649_/ZN
 _1650_/ZN
 _1651_/ZN
 _1652_/ZN
 _1653_/Z
 _1654_/Z
 _1655_/ZN
 _1656_/Z
 _1657_/ZN
 _1658_/Z
 _1659_/Z
 _1660_/ZN
 _1661_/ZN
 _1662_/ZN
 _1663_/ZN
 _1664_/ZN
 _1665_/ZN
 _1666_/ZN
 _1667_/Z
 _1668_/ZN
 _1669_/Z
 _1670_/Z
 _1671_/ZN
 _1672_/ZN
 _1673_/ZN
 _1674_/Z
 _1675_/Z
 _1676_/ZN
 _1677_/Z
 _1678_/ZN
 _1679_/ZN
 _1680_/ZN
 _1681_/ZN
 _1682_/ZN
 _1683_/Z
 _1684_/ZN
 _1685_/Z
 _1686_/ZN
 _1687_/ZN
 _1688_/ZN
 _1689_/Z
 _1690_/ZN
 _1691_/ZN
 _1692_/ZN
 _1693_/ZN
 _1694_/ZN
 _1695_/ZN
 _1696_/Z
 _1697_/Z
 _1698_/ZN
 _1699_/Z
 _1700_/ZN
 _1701_/Z
 _1702_/Z
 _1703_/ZN
 _1704_/ZN
 _1705_/ZN
 _1706_/Z
 _1707_/ZN
 _1708_/ZN
 _1709_/ZN
 _1710_/ZN
 _1711_/Z
 _1712_/Z
 _1713_/ZN
 _1714_/ZN
 _1715_/ZN
 _1716_/ZN
 _1717_/ZN
 _1718_/ZN
 _1719_/ZN
 _1720_/ZN
 _1721_/ZN
 _1722_/ZN
 _1723_/ZN
 _1724_/ZN
 _1725_/ZN
 _1726_/ZN
 _1727_/ZN
 _1728_/ZN
 _1729_/ZN
 _1730_/ZN
 _1731_/ZN
 _1732_/ZN
 _1733_/ZN
 _1734_/ZN
 _1735_/ZN
 _1736_/ZN
 _1737_/Z
 _1738_/ZN
 _1739_/ZN
 _1740_/ZN
 _1741_/ZN
 _1742_/ZN
 _1743_/Z
 _1744_/ZN
 _1745_/Z
 _1746_/ZN
 _1747_/ZN
 _1748_/ZN
 _1749_/ZN
 _1750_/ZN
 _1751_/ZN
 _1752_/ZN
 _1753_/ZN
 _1754_/ZN
 _1755_/ZN
 _1756_/ZN
 _1757_/ZN
 _1758_/ZN
 _1759_/ZN
 _1760_/ZN
 _1761_/ZN
 _1762_/ZN
 _1763_/ZN
 _1764_/ZN
 _1765_/ZN
 _1766_/ZN
 _1767_/ZN
 _1768_/ZN
 _1769_/ZN
 _1770_/ZN
 _1771_/ZN
 _1772_/ZN
 _1773_/Z
 _1774_/Z
 _1775_/Z
 _1776_/ZN
 _1777_/Z
 _1778_/ZN
 _1779_/ZN
 _1780_/Z
 _1781_/ZN
 _1782_/ZN
 _1783_/Z
 _1784_/ZN
 _1785_/ZN
 _1786_/Z
 _1787_/ZN
 _1788_/ZN
 _1789_/ZN
 _1790_/ZN
 _1791_/Z
 _1792_/ZN
 _1793_/Z
 _1794_/ZN
 _1795_/ZN
 _1796_/Z
 _1797_/Z
 _1798_/Z
 _1799_/ZN
 _1800_/ZN
 _1801_/Z
 _1802_/Z
 _1803_/ZN
 _1804_/ZN
 _1805_/ZN
 _1806_/ZN
 _1807_/ZN
 _1808_/ZN
 _1809_/ZN
 _1810_/ZN
 _1811_/ZN
 _1812_/ZN
 _1813_/ZN
 _1814_/ZN
 _1815_/Z
 _1816_/ZN
 _1817_/ZN
 _1818_/ZN
 _1819_/ZN
 _1820_/ZN
 _1821_/ZN
 _1822_/Z
 _1823_/Z
 _1824_/ZN
 _1825_/ZN
 _1826_/ZN
 _1827_/ZN
 _1828_/ZN
 _1829_/ZN
 _1830_/ZN
 _1831_/ZN
 _1832_/ZN
 _1833_/ZN
 _1834_/ZN
 _1835_/ZN
 _1836_/Z
 _1837_/Z
 _1838_/Z
 _1839_/ZN
 _1840_/ZN
 _1841_/ZN
 _1842_/ZN
 _1843_/ZN
 _1844_/ZN
 _1845_/ZN
 _1846_/ZN
 _1847_/Z
 _1848_/Z
 _1849_/ZN
 _1850_/ZN
 _1851_/ZN
 _1852_/ZN
 _1853_/ZN
 _1854_/Z
 _1855_/Z
 _1856_/ZN
 _1857_/ZN
 _1858_/ZN
 _1859_/ZN
 _1860_/ZN
 _1861_/Z
 _1862_/ZN
 _1863_/ZN
 _1864_/ZN
 _1865_/ZN
 _1866_/ZN
 _1867_/Z
 _1868_/ZN
 _1869_/ZN
 _1870_/ZN
 _1871_/ZN
 _1872_/ZN
 _1873_/ZN
 _1874_/Z
 _1875_/ZN
 _1876_/Z
 _1877_/Z
 _1878_/ZN
 _1879_/ZN
 _1880_/ZN
 _1881_/ZN
 _1882_/ZN
 _1883_/Z
 _1884_/Z
 _1885_/Z
 _1886_/ZN
 _1887_/ZN
 _1888_/ZN
 _1889_/ZN
 _1890_/ZN
 _1891_/Z
 _1892_/Z
 _1893_/ZN
 _1894_/ZN
 _1895_/Z
 _1896_/Z
 _1897_/ZN
 _1898_/ZN
 _1899_/ZN
 _1900_/ZN
 _1901_/ZN
 _1902_/Z
 _1903_/ZN
 _1904_/ZN
 _1905_/ZN
 _1906_/ZN
 _1907_/Z
 _1908_/ZN
 _1909_/ZN
 _1910_/ZN
 _1911_/ZN
 _1912_/ZN
 _1913_/ZN
 _1914_/ZN
 _1915_/ZN
 _1916_/Z
 _1917_/Z
 _1918_/ZN
 _1919_/ZN
 _1920_/Z
 _1921_/ZN
 _1922_/ZN
 _1923_/ZN
 _1924_/ZN
 _1925_/Z
 _1926_/ZN
 _1927_/Z
 _1928_/ZN
 _1929_/ZN
 _1930_/ZN
 _1931_/ZN
 _1932_/ZN
 _1933_/Z
 _1934_/Z
 _1935_/ZN
 _1936_/ZN
 _1937_/ZN
 _1938_/ZN
 _1939_/ZN
 _1940_/ZN
 _1941_/Z
 _1942_/ZN
 _1943_/ZN
 _1944_/ZN
 _1945_/ZN
 _1946_/ZN
 _1947_/Z
 _1948_/Z
 _1949_/ZN
 _1950_/ZN
 _1951_/ZN
 _1952_/ZN
 _1953_/Z
 _1954_/ZN
 _1955_/ZN
 _1956_/Z
 _1957_/ZN
 _1958_/Z
 _1959_/Z
 _1960_/ZN
 _1961_/ZN
 _1962_/ZN
 _1963_/ZN
 _1964_/ZN
 _1965_/ZN
 _1966_/Z
 _1967_/Z
 _1968_/ZN
 _1969_/ZN
 _1970_/ZN
 _1971_/ZN
 _1972_/Z
 _1973_/Z
 _1974_/ZN
 _1975_/ZN
 _1976_/Z
 _1977_/ZN
 _1978_/ZN
 _1979_/ZN
 _1980_/ZN
 _1981_/ZN
 _1982_/ZN
 _1983_/Z
 _1984_/Z
 _1985_/ZN
 _1986_/ZN
 _1987_/ZN
 _1988_/ZN
 _1989_/Z
 _1990_/Z
 _1991_/Z
 _1992_/ZN
 _1993_/ZN
 _1994_/ZN
 _1995_/ZN
 _1996_/ZN
 _1997_/Z
 _1998_/Z
 _1999_/ZN
 _2000_/ZN
 _2001_/ZN
 _2002_/ZN
 _2003_/ZN
 _2004_/ZN
 _2005_/ZN
 _2006_/ZN
 _2007_/ZN
 _2008_/ZN
 _2009_/ZN
 _2010_/ZN
 _2011_/Z
 _2012_/ZN
 _2013_/ZN
 _2014_/ZN
 _2015_/ZN
 _2016_/ZN
 _2017_/ZN
 _2018_/ZN
 _2019_/ZN
 _2020_/ZN
 _2021_/ZN
 _2022_/ZN
 _2023_/ZN
 _2024_/ZN
 _2025_/ZN
 _2026_/ZN
 _2027_/ZN
 _2028_/ZN
 _2029_/ZN
 _2030_/ZN
 _2031_/Z
 _2032_/Z
 _2033_/ZN
 _2034_/ZN
 _2035_/ZN
 _2036_/ZN
 _2037_/ZN
 _2038_/Z
 _2039_/ZN
 _2040_/ZN
 _2041_/ZN
 _2042_/ZN
 _2043_/Z
 _2044_/ZN
 _2045_/ZN
 _2046_/Z
 _2047_/ZN
 _2048_/ZN
 _2049_/ZN
 _2050_/ZN
 _2051_/ZN
 _2052_/ZN
 _2053_/ZN
 _2054_/Z
 _2055_/ZN
 _2056_/ZN
 _2057_/ZN
 _2058_/Z
 _2059_/ZN
 _2060_/ZN
 _2061_/ZN
 _2062_/Z
 _2063_/ZN
 _2064_/ZN
 _2065_/ZN
 _2066_/ZN
 _2067_/ZN
 _2068_/ZN
 _2069_/ZN
 _2070_/ZN
 _2071_/ZN
 _2072_/Z
 _2073_/ZN
 _2074_/ZN
 _2075_/Z
 _2076_/ZN
 _2077_/ZN
 _2078_/Z
 _2079_/ZN
 _2080_/Z
 _2081_/ZN
 _2082_/ZN
 _2083_/ZN
 _2084_/ZN
 _2085_/ZN
 _2086_/Z
 _2087_/Z
 _2088_/ZN
 _2089_/ZN
 _2090_/ZN
 _2091_/Z
 _2092_/ZN
 _2093_/ZN
 _2094_/ZN
 _2095_/ZN
 _2096_/ZN
 _2097_/ZN
 _2098_/Z
 _2099_/ZN
 _2100_/Z
 _2101_/ZN
 _2102_/ZN
 _2103_/ZN
 _2104_/Z
 _2105_/Z
 _2106_/ZN
 _2107_/ZN
 _2108_/ZN
 _2109_/ZN
 _2110_/ZN
 _2111_/Z
 _2112_/ZN
 _2113_/ZN
 _2114_/ZN
 _2115_/ZN
 _2116_/ZN
 _2117_/Z
 _2118_/Z
 _2119_/ZN
 _2120_/ZN
 _2121_/ZN
 _2122_/Z
 _2123_/ZN
 _2124_/ZN
 _2125_/ZN
 _2126_/ZN
 _2127_/ZN
 _2128_/ZN
 _2129_/Z
 _2130_/ZN
 _2131_/ZN
 _2132_/ZN
 _2133_/Z
 _2134_/ZN
 _2135_/ZN
 _2136_/ZN
 _2137_/ZN
 _2138_/ZN
 _2139_/ZN
 _2140_/ZN
 _2141_/ZN
 _2142_/ZN
 _2143_/Z
 _2144_/ZN
 _2145_/Z
 _2146_/ZN
 _2147_/ZN
 _2148_/ZN
 _2149_/ZN
 _2150_/ZN
 _2151_/Z
 _2152_/Z
 _2153_/ZN
 _2154_/ZN
 _2155_/ZN
 _2156_/Z
 _2157_/ZN
 _2158_/ZN
 _2159_/ZN
 _2160_/Z
 _2161_/ZN
 _2162_/ZN
 _2163_/ZN
 _2164_/ZN
 _2165_/Z
 _2166_/ZN
 _2167_/ZN
 _2168_/ZN
 _2169_/ZN
 _2170_/ZN
 _2171_/ZN
 _2172_/ZN
 _2173_/ZN
 _2174_/Z
 _2175_/ZN
 _2176_/Z
 _2177_/ZN
 _2178_/ZN
 _2179_/Z
 _2180_/ZN
 _2181_/ZN
 _2182_/ZN
 _2183_/ZN
 _2184_/ZN
 _2185_/ZN
 _2186_/ZN
 _2187_/Z
 _2188_/ZN
 _2189_/ZN
 _2190_/ZN
 _2191_/ZN
 _2192_/ZN
 _2193_/Z
 _2194_/ZN
 _2195_/ZN
 _2196_/ZN
 _2197_/Z
 _2198_/Z
 _2199_/ZN
 _2200_/ZN
 _2201_/ZN
 _2202_/Z
 _2203_/Z
 _2204_/Z
 _2205_/ZN
 _2206_/ZN
 _2207_/ZN
 _2208_/Z
 _2209_/ZN
 _2210_/ZN
 _2211_/ZN
 _2212_/ZN
 _2213_/ZN
 _2214_/ZN
 _2215_/ZN
 _2216_/Z
 _2217_/ZN
 _2218_/ZN
 _2219_/ZN
 _2220_/ZN
 _2221_/ZN
 _2222_/ZN
 _2223_/ZN
 _2224_/Z
 _2225_/ZN
 _2226_/ZN
 _2227_/ZN
 _2228_/ZN
 _2229_/ZN
 _2230_/ZN
 _2231_/ZN
 _2232_/Z
 _2233_/Z
 _2234_/ZN
 _2235_/ZN
 _2236_/ZN
 _2237_/Z
 _2238_/ZN
 _2239_/ZN
 _2240_/Z
 _2241_/Z
 _2242_/ZN
 _2243_/ZN
 _2244_/Z
 _2245_/ZN
 _2246_/ZN
 _2247_/ZN
 _2248_/ZN
 _2249_/ZN
 _2250_/ZN
 _2251_/Z
 _2252_/ZN
 _2253_/ZN
 _2254_/ZN
 _2255_/ZN
 _2256_/ZN
 _2257_/ZN
 _2258_/ZN
 _2259_/ZN
 _2260_/ZN
 _2261_/ZN
 _2262_/ZN
 _2263_/ZN
 _2264_/ZN
 _2265_/ZN
 _2266_/ZN
 _2267_/Z
 _2268_/ZN
 _2269_/ZN
 _2270_/ZN
 _2271_/ZN
 _2272_/ZN
 _2273_/ZN
 _2274_/ZN
 _2275_/ZN
 _2276_/ZN
 _2277_/ZN
 _2278_/ZN
 _2279_/ZN
 _2280_/ZN
 _2281_/ZN
 _2282_/ZN
 _2283_/ZN
 _2284_/ZN
 _2285_/ZN
 _2286_/Q
 _2287_/Q
 _2288_/Q
 _2289_/Q
 _2290_/Q
 _2291_/Q
 _2292_/Q
 _2293_/Q
 _2294_/Q
 _2295_/Q
 _2296_/Q
 _2297_/Q
 _2298_/Q
 _2299_/Q
 _2300_/Q
 _2301_/Q
 _2302_/Q
 _2303_/Q
 _2304_/Q
 _2305_/Q
 _2306_/Q
 _2307_/Q
 _2308_/Q
 _2309_/Q
 _2310_/Q
 _2311_/Q
 _2312_/Q
 _2313_/Q
 _2314_/Q
 _2315_/Q
 _2316_/Q
 _2317_/Q
 _2318_/Q
 _2319_/Q
 _2320_/Q
 _2321_/Q
 _2322_/Q
 _2323_/Q
 _2324_/Q
 _2325_/Q
 _2326_/Q
 _2327_/Q
 _2328_/Q
 _2329_/Q
 _2330_/Q
 _2331_/Q
 _2332_/Q
 _2333_/Q
 _2334_/Q
 _2335_/Q
 _2336_/Q
 _2337_/Q
 _2338_/Q
 _2339_/Q
 _2340_/Q
 _2341_/Q
 _2342_/Q
 _2343_/Q
 _2344_/Q
 _2345_/Q
 _2346_/Q
 _2347_/Q
 _2348_/Q
 _2349_/Q
 _2350_/Q
 _2351_/Q
 _2352_/Q
 _2353_/Q
 _2354_/Q
 _2355_/Q
 _2356_/Q
 _2357_/Q
 _2358_/Q
 _2359_/Q
 _2360_/Q
 _2361_/Q
 _2362_/Q
 _2363_/Q
 _2364_/Q
 _2365_/Q
 _2366_/Q
 _2367_/Q
 _2368_/Q
 _2369_/Q
 _2370_/Q
 _2371_/Q
 _2372_/Q
 _2373_/Q
 _2374_/Q
 _2375_/Q
 _2376_/Q
 _2377_/Q
 _2378_/Q
 _2379_/Q
 _2380_/Q
 _2381_/Q
 _2382_/Q
 _2383_/Q
 _2384_/Q
 _2385_/Q
 _2386_/Q
 _2387_/Q
 _2388_/Q
 _2389_/Q
 _2390_/Q
 _2391_/Q
 _2392_/Q
 _2393_/Q
 _2394_/Q
 _2395_/Q
 _2396_/Q
 _2397_/Q
 _2398_/Q
 _2399_/Q
 _2400_/Q
 _2401_/Q
 _2402_/Q
 _2403_/Q
 _2404_/Q
 _2405_/Q
 _2406_/Q
 _2407_/Q
 _2408_/Q
 _2409_/Q
 _2410_/Q
 _2411_/Q
 _2412_/Q
 _2413_/Q
 _2414_/Q
 _2415_/Q
 _2416_/Q
 _2417_/Q
 _2418_/Q
 _2419_/Q
 _2420_/Q
 _2421_/Q
 _2422_/Q
 _2423_/Q
 _2424_/Q
 _2425_/Q
 _2426_/Q
 _2427_/Q
 _2428_/Q
 _2429_/Q
 _2430_/Q
 _2431_/Q
 _2432_/Q
 _2433_/Q
 _2434_/Q
 _2435_/Q
 _2436_/Q
 _2437_/Q
 _2438_/Q
 _2439_/Q
 _2440_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 289
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 289
max fanout violation count 70
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 70
max cap violation count 5
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 5
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           3.764530e-03 7.180141e-04 6.102523e-08 4.482605e-03  58.6%
Combinational        2.028874e-03 1.137429e-03 1.342307e-07 3.166437e-03  41.4%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                5.793403e-03 1.855442e-03 1.952560e-07 7.649041e-03 100.0%
                            75.7%        24.3%         0.0%
%OL_METRIC_F power__internal__total 0.005793403368443251
%OL_METRIC_F power__switching__total 0.001855442184023559
%OL_METRIC_F power__leakage__total 1.9525600691849831e-7
%OL_METRIC_F power__total 0.0076490407809615135

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 1.2597123700719834
======================= nom_tt_025C_5v00 Corner ===================================

Clock sys_clk
2.432411 source latency _2319_/CLK ^
-0.922699 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
1.259712 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 1.7597124255831362
======================= nom_tt_025C_5v00 Corner ===================================

Clock sys_clk
2.432411 source latency _2319_/CLK ^
-0.922699 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
1.759712 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.534321324531633
nom_tt_025C_5v00: 0.534321324531633
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 7.1376400143929315
nom_tt_025C_5v00: 7.1376400143929315
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.534321
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 15.692479
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
sys_clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: no
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.922699         network latency _2286_/CLK
        2.432411 network latency _2319_/CLK
---------------
0.922699 2.432411 latency
        1.509712 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.753771         network latency _2319_/CLK
        1.753771 network latency _2319_/CLK
---------------
1.753771 1.753771 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.581132         network latency _2286_/CLK
        0.581132 network latency _2286_/CLK
---------------
0.581132 0.581132 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 14.95 fmax = 66.87
%OL_END_REPORT
Writing SDF files for all corners…
