Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Apr 30 19:05:53 2023
| Host         : ZEPHYRUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_MAIN_timing_summary_routed.rpt -pb VGA_MAIN_timing_summary_routed.pb -rpx VGA_MAIN_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_MAIN
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     36          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (80)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK_24[0] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: C1/clk_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/HPOS_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/VPOS_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/VPOS_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/VPOS_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/VPOS_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/VPOS_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/VPOS_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/VPOS_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/VPOS_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/VPOS_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: C2/VPOS_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (80)
-------------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   94          inf        0.000                      0                   94           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C2/R[3]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.054ns  (logic 3.986ns (65.852%)  route 2.067ns (34.148%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  C2/R[3]_lopt_replica_8/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C2/R[3]_lopt_replica_8/Q
                         net (fo=1, routed)           2.067     2.523    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530     6.054 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.054    VGA_G[3]
    D17                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/R[3]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 3.980ns (68.640%)  route 1.818ns (31.360%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  C2/R[3]_lopt_replica_9/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C2/R[3]_lopt_replica_9/Q
                         net (fo=1, routed)           1.818     2.274    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.798 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.798    VGA_R[0]
    G19                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/R[3]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.688ns  (logic 3.975ns (69.890%)  route 1.713ns (30.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  C2/R[3]_lopt_replica_10/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C2/R[3]_lopt_replica_10/Q
                         net (fo=1, routed)           1.713     2.169    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.688 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.688    VGA_R[1]
    H19                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/R[3]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.674ns  (logic 3.985ns (70.240%)  route 1.688ns (29.760%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  C2/R[3]_lopt_replica_7/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C2/R[3]_lopt_replica_7/Q
                         net (fo=1, routed)           1.688     2.144    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.674 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.674    VGA_G[2]
    G17                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/R[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.975ns (70.186%)  route 1.688ns (29.814%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  C2/R[3]_lopt_replica_3/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C2/R[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.688     2.144    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.663 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.663    VGA_B[2]
    K18                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/R[3]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.977ns (70.354%)  route 1.676ns (29.646%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE                         0.000     0.000 r  C2/R[3]_lopt_replica_5/C
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C2/R[3]_lopt_replica_5/Q
                         net (fo=1, routed)           1.676     2.132    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.653 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.653    VGA_G[0]
    J17                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/R[3]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 3.961ns (70.320%)  route 1.672ns (29.680%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  C2/R[3]_lopt_replica_6/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C2/R[3]_lopt_replica_6/Q
                         net (fo=1, routed)           1.672     2.128    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.633 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.633    VGA_G[1]
    H17                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/R[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.631ns  (logic 3.959ns (70.309%)  route 1.672ns (29.691%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  C2/R[3]_lopt_replica_2/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C2/R[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.672     2.128    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.631 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.631    VGA_B[1]
    L18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/R[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.627ns  (logic 3.951ns (70.219%)  route 1.676ns (29.781%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  C2/R[3]_lopt_replica/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C2/R[3]_lopt_replica/Q
                         net (fo=1, routed)           1.676     2.132    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.627 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.627    VGA_B[0]
    N18                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/HSYNC_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.625ns  (logic 3.953ns (70.273%)  route 1.672ns (29.727%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  C2/HSYNC_reg/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C2/HSYNC_reg/Q
                         net (fo=1, routed)           1.672     2.128    VGA_HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.625 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     5.625    VGA_HS
    P19                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C2/RGB_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            C2/R[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.178ns (59.771%)  route 0.120ns (40.229%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          LDCE                         0.000     0.000 r  C2/RGB_reg[3]/G
    SLICE_X2Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  C2/RGB_reg[3]/Q
                         net (fo=12, routed)          0.120     0.298    C2/RGB[3]
    SLICE_X0Y31          FDRE                                         r  C2/R[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/RGB_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            C2/R[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.178ns (58.618%)  route 0.126ns (41.382%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          LDCE                         0.000     0.000 r  C2/RGB_reg[3]/G
    SLICE_X2Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  C2/RGB_reg[3]/Q
                         net (fo=12, routed)          0.126     0.304    C2/RGB[3]
    SLICE_X0Y31          FDRE                                         r  C2/R[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/VPOS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/VPOS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.617%)  route 0.131ns (41.383%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  C2/VPOS_reg[0]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C2/VPOS_reg[0]/Q
                         net (fo=9, routed)           0.131     0.272    C2/VPOS_reg[0]
    SLICE_X2Y32          LUT3 (Prop_lut3_I1_O)        0.045     0.317 r  C2/VPOS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    C2/VPOS[2]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  C2/VPOS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/VPOS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/VPOS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  C2/VPOS_reg[0]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C2/VPOS_reg[0]/Q
                         net (fo=9, routed)           0.135     0.276    C2/VPOS_reg[0]
    SLICE_X2Y32          LUT4 (Prop_lut4_I0_O)        0.045     0.321 r  C2/VPOS[3]_i_1/O
                         net (fo=1, routed)           0.000     0.321    C2/p_0_in__1[3]
    SLICE_X2Y32          FDRE                                         r  C2/VPOS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/VPOS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/VPOS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.189ns (58.277%)  route 0.135ns (41.723%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  C2/VPOS_reg[0]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C2/VPOS_reg[0]/Q
                         net (fo=9, routed)           0.135     0.276    C2/VPOS_reg[0]
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.048     0.324 r  C2/VPOS[4]_i_1/O
                         net (fo=1, routed)           0.000     0.324    C2/VPOS[4]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  C2/VPOS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/HPOS_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.349%)  route 0.156ns (45.651%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  C2/HPOS_reg[1]/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C2/HPOS_reg[1]/Q
                         net (fo=9, routed)           0.156     0.297    C2/HPOS_reg[1]
    SLICE_X1Y31          LUT6 (Prop_lut6_I3_O)        0.045     0.342 r  C2/HPOS[5]_i_1/O
                         net (fo=1, routed)           0.000     0.342    C2/p_0_in__0[5]
    SLICE_X1Y31          FDRE                                         r  C2/HPOS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/VPOS_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/RGB_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.334%)  route 0.163ns (46.666%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  C2/VPOS_reg[8]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C2/VPOS_reg[8]/Q
                         net (fo=6, routed)           0.163     0.304    C2/VPOS_reg[8]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045     0.349 r  C2/RGB_reg[3]_i_1/O
                         net (fo=2, routed)           0.000     0.349    C2/p_0_out
    SLICE_X2Y31          LDCE                                         r  C2/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/HPOS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/HPOS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.895%)  route 0.191ns (51.105%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE                         0.000     0.000 r  C2/HPOS_reg[1]/C
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C2/HPOS_reg[1]/Q
                         net (fo=9, routed)           0.191     0.332    C2/HPOS_reg[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.042     0.374 r  C2/HPOS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.374    C2/p_0_in__0[2]
    SLICE_X1Y31          FDRE                                         r  C2/HPOS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/HPOS_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/HPOS_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  C2/HPOS_reg[8]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C2/HPOS_reg[8]/Q
                         net (fo=6, routed)           0.191     0.332    C2/HPOS_reg[8]
    SLICE_X3Y30          LUT3 (Prop_lut3_I2_O)        0.042     0.374 r  C2/HPOS[8]_i_1/O
                         net (fo=1, routed)           0.000     0.374    C2/p_0_in__0[8]
    SLICE_X3Y30          FDRE                                         r  C2/HPOS_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/RGB_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            C2/R[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.178ns (47.338%)  route 0.198ns (52.662%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          LDCE                         0.000     0.000 r  C2/RGB_reg[3]/G
    SLICE_X2Y31          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  C2/RGB_reg[3]/Q
                         net (fo=12, routed)          0.198     0.376    C2/RGB[3]
    SLICE_X0Y33          FDRE                                         r  C2/R[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------





