

================================================================
== Vivado HLS Report for 'handle_small_bpp'
================================================================
* Date:           Tue May 26 00:38:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.618|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |   21|   21|         3|          -|          -|     7|    no    |
        | + Loop 1.2  |    ?|    ?|        16|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         8|          -|          -|     ?|    no    |
        | + Loop 2.2  |    ?|    ?|         9|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 3.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        | + Loop 3.2  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 19 52 
4 --> 5 
5 --> 6 20 53 
6 --> 7 8 13 14 
7 --> 8 
8 --> 9 
9 --> 10 18 15 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 
14 --> 9 
15 --> 16 
16 --> 17 
17 --> 9 
18 --> 4 
19 --> 5 
20 --> 21 22 37 38 
21 --> 22 
22 --> 23 24 
23 --> 24 
24 --> 25 27 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 51 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 28 
37 --> 38 
38 --> 39 40 
39 --> 40 
40 --> 41 42 
41 --> 42 
42 --> 43 
43 --> 44 28 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 43 
51 --> 19 
52 --> 5 
53 --> 54 
54 --> 55 57 
55 --> 56 
56 --> 54 
57 --> 58 73 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 57 
73 --> 52 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%s_bits_per_pixel_add = getelementptr [10 x i32]* %s_bits_per_pixel, i64 0, i64 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23]   --->   Operation 74 'getelementptr' 's_bits_per_pixel_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (1.42ns)   --->   "%s_bits_per_pixel_loa = load i32* %s_bits_per_pixel_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 75 'load' 's_bits_per_pixel_loa' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 2.97>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %s_bits_per_pixel), !map !20"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %s_color_type), !map !26"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %s_height), !map !30"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %s_width), !map !34"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %s_image_linesize), !map !38"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([160 x i32]* %p_data), !map !42"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%s_image_linesize_add = getelementptr [10 x i32]* %s_image_linesize, i64 0, i64 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23]   --->   Operation 82 'getelementptr' 's_image_linesize_add' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%s_width_addr = getelementptr [10 x i32]* %s_width, i64 0, i64 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23]   --->   Operation 83 'getelementptr' 's_width_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%s_height_addr = getelementptr [10 x i32]* %s_height, i64 0, i64 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23]   --->   Operation 84 'getelementptr' 's_height_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%s_color_type_addr = getelementptr [10 x i32]* %s_color_type, i64 0, i64 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23]   --->   Operation 85 'getelementptr' 's_color_type_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @handle_small_bpp_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (1.42ns)   --->   "%s_bits_per_pixel_loa = load i32* %s_bits_per_pixel_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 87 'load' 's_bits_per_pixel_loa' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 88 [1/1] (1.54ns)   --->   "%icmp_ln25 = icmp eq i32 %s_bits_per_pixel_loa, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 88 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %1, label %._crit_edge" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.42ns)   --->   "%s_color_type_load = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 90 'load' 's_color_type_load' <Predicate = (icmp_ln25)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 91 [1/2] (1.42ns)   --->   "%s_color_type_load = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 91 'load' 's_color_type_load' <Predicate = (icmp_ln25)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 92 [1/1] (1.54ns)   --->   "%icmp_ln25_1 = icmp eq i32 %s_color_type_load, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 92 'icmp' 'icmp_ln25_1' <Predicate = (icmp_ln25)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25_1, label %.preheader65.preheader, label %._crit_edge" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25]   --->   Operation 93 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.54ns)   --->   "%icmp_ln45 = icmp eq i32 %s_bits_per_pixel_loa, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:45]   --->   Operation 94 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln25_1) | (!icmp_ln25)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.preheader62.preheader, label %21" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:45]   --->   Operation 95 'br' <Predicate = (!icmp_ln25_1) | (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.54ns)   --->   "%icmp_ln73 = icmp eq i32 %s_bits_per_pixel_loa, 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:73]   --->   Operation 96 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln25_1 & !icmp_ln45) | (!icmp_ln25 & !icmp_ln45)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %.preheader.preheader, label %.loopexit59" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:73]   --->   Operation 97 'br' <Predicate = (!icmp_ln25_1 & !icmp_ln45) | (!icmp_ln25 & !icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.06ns)   --->   "br label %.preheader" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 98 'br' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 1.06>
ST_3 : Operation 99 [1/1] (1.06ns)   --->   "br label %.preheader62" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 99 'br' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 1.06>
ST_3 : Operation 100 [1/1] (1.06ns)   --->   "br label %.preheader65" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 100 'br' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 1.06>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 101 [2/2] (1.42ns)   --->   "%s_height_load_2 = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 101 'load' 's_height_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 2.97>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%j5_0 = phi i32 [ %j_1, %.loopexit ], [ 0, %.preheader.preheader ]"   --->   Operation 102 'phi' 'j5_0' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%pd6_0_rec = phi i64 [ %add_ln91, %.loopexit ], [ 0, %.preheader.preheader ]" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91]   --->   Operation 103 'phi' 'pd6_0_rec' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 104 [1/2] (1.42ns)   --->   "%s_height_load_2 = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 104 'load' 's_height_load_2' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 105 [1/1] (1.54ns)   --->   "%icmp_ln76 = icmp slt i32 %j5_0, %s_height_load_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 105 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (1.78ns)   --->   "%j_1 = add nsw i32 %j5_0, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 106 'add' 'j_1' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %22, label %.loopexit59.loopexit" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 107 'br' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (1.42ns)   --->   "%s_width_load_2 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 108 'load' 's_width_load_2' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73 & icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73 & icmp_ln76)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 109 [2/2] (1.42ns)   --->   "%s_color_type_load_2 = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:78]   --->   Operation 109 'load' 's_color_type_load_2' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73 & icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73 & icmp_ln76)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br label %.loopexit59"   --->   Operation 110 'br' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & icmp_ln73 & !icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & icmp_ln73 & !icmp_ln76)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "br label %.loopexit63"   --->   Operation 111 'br' <Predicate = (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln73) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%pd3_0_rec = phi i64 [ %add_ln71, %.loopexit60 ], [ 0, %.preheader62.preheader ]" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71]   --->   Operation 112 'phi' 'pd3_0_rec' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%j2_0 = phi i32 [ %j_2, %.loopexit60 ], [ 0, %.preheader62.preheader ]"   --->   Operation 113 'phi' 'j2_0' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 114 [1/2] (1.42ns)   --->   "%s_height_load_1 = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 114 'load' 's_height_load_1' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 115 [1/1] (1.54ns)   --->   "%icmp_ln48 = icmp slt i32 %j2_0, %s_height_load_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 115 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.78ns)   --->   "%j_2 = add nsw i32 %j2_0, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 116 'add' 'j_2' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %8, label %.loopexit63.loopexit" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 117 'br' <Predicate = (!icmp_ln25_1 & icmp_ln45) | (!icmp_ln25 & icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (1.42ns)   --->   "%s_width_load_1 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 118 'load' 's_width_load_1' <Predicate = (!icmp_ln25_1 & icmp_ln45 & icmp_ln48) | (!icmp_ln25 & icmp_ln45 & icmp_ln48)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 119 [2/2] (1.42ns)   --->   "%s_color_type_load_1 = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:50]   --->   Operation 119 'load' 's_color_type_load_1' <Predicate = (!icmp_ln25_1 & icmp_ln45 & icmp_ln48) | (!icmp_ln25 & icmp_ln45 & icmp_ln48)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "br label %.loopexit63"   --->   Operation 120 'br' <Predicate = (!icmp_ln25_1 & icmp_ln45 & !icmp_ln48) | (!icmp_ln25 & icmp_ln45 & !icmp_ln48)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %.loopexit66"   --->   Operation 121 'br' <Predicate = (!icmp_ln25_1 & icmp_ln45 & !icmp_ln48) | (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln73) | (!icmp_ln25 & icmp_ln45 & !icmp_ln48) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%pd_0_rec = phi i64 [ %add_ln43, %7 ], [ 0, %.preheader65.preheader ]" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43]   --->   Operation 122 'phi' 'pd_0_rec' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ %j, %7 ], [ 0, %.preheader65.preheader ]"   --->   Operation 123 'phi' 'j_0' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 0.00>
ST_5 : Operation 124 [1/2] (1.42ns)   --->   "%s_height_load = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 124 'load' 's_height_load' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 125 [1/1] (1.54ns)   --->   "%icmp_ln28 = icmp slt i32 %j_0, %s_height_load" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 125 'icmp' 'icmp_ln28' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.78ns)   --->   "%j = add nsw i32 %j_0, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 126 'add' 'j' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %2, label %.loopexit66.loopexit" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 127 'br' <Predicate = (icmp_ln25 & icmp_ln25_1)> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (1.42ns)   --->   "%s_width_load = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 128 'load' 's_width_load' <Predicate = (icmp_ln25 & icmp_ln25_1 & icmp_ln28)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br label %.loopexit66"   --->   Operation 129 'br' <Predicate = (icmp_ln25 & icmp_ln25_1 & !icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:94]   --->   Operation 130 'ret' <Predicate = (!icmp_ln25_1 & icmp_ln45 & !icmp_ln48) | (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25_1 & !icmp_ln45 & !icmp_ln73) | (icmp_ln25 & icmp_ln25_1 & !icmp_ln28) | (!icmp_ln25 & icmp_ln45 & !icmp_ln48) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln76) | (!icmp_ln25 & !icmp_ln45 & !icmp_ln73)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.60>
ST_6 : Operation 131 [1/2] (1.42ns)   --->   "%s_width_load_2 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 131 'load' 's_width_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %s_width_load_2 to i1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 132 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_width_load_2, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 133 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.78ns)   --->   "%sub_ln77 = sub i32 0, %s_width_load_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 134 'sub' 'sub_ln77' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%lshr_ln77_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln77, i32 1, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 135 'partselect' 'lshr_ln77_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i31 %lshr_ln77_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 136 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.76ns)   --->   "%sub_ln77_1 = sub i32 0, %zext_ln77" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 137 'sub' 'sub_ln77_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%lshr_ln77_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %s_width_load_2, i32 1, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 138 'partselect' 'lshr_ln77_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i31 %lshr_ln77_2 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 139 'zext' 'zext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.63ns)   --->   "%i_2 = select i1 %tmp_6, i32 %sub_ln77_1, i32 %zext_ln77_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77]   --->   Operation 140 'select' 'i_2' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/2] (1.42ns)   --->   "%s_color_type_load_2 = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:78]   --->   Operation 141 'load' 's_color_type_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 142 [1/1] (1.54ns)   --->   "%icmp_ln78 = icmp eq i32 %s_color_type_load_2, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:78]   --->   Operation 142 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %23, label %27" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:78]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %trunc_ln77, label %28, label %._crit_edge82" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 144 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %trunc_ln77, label %24, label %._crit_edge81" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 145 'br' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.98>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i32 %i_2 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 146 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = trunc i64 %pd6_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 147 'trunc' 'trunc_ln76_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.32ns)   --->   "%add_ln85 = add i4 %trunc_ln85, %trunc_ln76_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 148 'add' 'add_ln85' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i4 %add_ln85 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 149 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%p_data_addr_21 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln85" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 150 'getelementptr' 'p_data_addr_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [2/2] (2.66ns)   --->   "%p_data_load_6 = load i32* %p_data_addr_21, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 151 'load' 'p_data_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 7.11>
ST_8 : Operation 152 [1/2] (2.66ns)   --->   "%p_data_load_6 = load i32* %p_data_addr_21, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 152 'load' 'p_data_load_6' <Predicate = (trunc_ln77)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_data_load_6, i32 4, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 153 'partselect' 'trunc_ln1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i28 %trunc_ln1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 154 'sext' 'sext_ln85' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %trunc_ln1, i4 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 155 'bitconcatenate' 'shl_ln5' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (1.78ns)   --->   "%add_ln85_2 = add i32 %sext_ln85, %shl_ln5" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 156 'add' 'add_ln85_2' <Predicate = (trunc_ln77)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i32 %i_2 to i3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 157 'trunc' 'trunc_ln85_1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln85_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %trunc_ln85_1, i1 false)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 158 'bitconcatenate' 'shl_ln85_1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.32ns)   --->   "%add_ln85_1 = add i4 %shl_ln85_1, %trunc_ln76_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 159 'add' 'add_ln85_1' <Predicate = (trunc_ln77)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i4 %add_ln85_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 160 'zext' 'zext_ln85_1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%p_data_addr_22 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln85_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 161 'getelementptr' 'p_data_addr_22' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (2.66ns)   --->   "store i32 %add_ln85_2, i32* %p_data_addr_22, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 162 'store' <Predicate = (trunc_ln77)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge82" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85]   --->   Operation 163 'br' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (1.06ns)   --->   "br label %29" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 164 'br' <Predicate = true> <Delay = 1.06>

State 9 <SV = 8> <Delay = 4.78>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%i4_1_in = phi i32 [ %i_2, %._crit_edge82 ], [ %i_5, %30 ]"   --->   Operation 165 'phi' 'i4_1_in' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %i4_1_in to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 166 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (1.78ns)   --->   "%i_5 = add nsw i32 -1, %i4_1_in" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 167 'add' 'i_5' <Predicate = (!icmp_ln78)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (1.54ns)   --->   "%icmp_ln86 = icmp sgt i32 %i4_1_in, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 168 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln78)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %30, label %.loopexit.loopexit" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 169 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_2 = add i4 -1, %trunc_ln86" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 170 'add' 'add_ln87_2' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln76_3 = trunc i64 %pd6_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 171 'trunc' 'trunc_ln76_3' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln87 = add i4 %add_ln87_2, %trunc_ln76_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 172 'add' 'add_ln87' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i4 %add_ln87 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 173 'zext' 'zext_ln87' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%p_data_addr_30 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln87" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 174 'getelementptr' 'p_data_addr_30' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 0.00>
ST_9 : Operation 175 [2/2] (2.66ns)   --->   "%p_data_load_19 = load i32* %p_data_addr_30, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 175 'load' 'p_data_load_19' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = trunc i32 %i_5 to i3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 176 'trunc' 'trunc_ln87_2' <Predicate = (!icmp_ln78 & icmp_ln86)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 177 'br' <Predicate = (!icmp_ln78 & !icmp_ln86)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%i4_0_in = phi i32 [ %i_2, %._crit_edge81 ], [ %i_4, %26 ]"   --->   Operation 178 'phi' 'i4_0_in' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %i4_0_in to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 179 'trunc' 'trunc_ln80' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (1.78ns)   --->   "%i_4 = add nsw i32 -1, %i4_0_in" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 180 'add' 'i_4' <Predicate = (icmp_ln78)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (1.54ns)   --->   "%icmp_ln80 = icmp sgt i32 %i4_0_in, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 181 'icmp' 'icmp_ln80' <Predicate = (icmp_ln78)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %26, label %.loopexit.loopexit79" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 182 'br' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81_2 = add i4 -1, %trunc_ln80" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 183 'add' 'add_ln81_2' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln76_2 = trunc i64 %pd6_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 184 'trunc' 'trunc_ln76_2' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln81 = add i4 %trunc_ln76_2, %add_ln81_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 185 'add' 'add_ln81' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %add_ln81 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 186 'zext' 'zext_ln81' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%p_data_addr_27 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln81" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 187 'getelementptr' 'p_data_addr_27' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 188 [2/2] (2.66ns)   --->   "%p_data_load_17 = load i32* %p_data_addr_27, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 188 'load' 'p_data_load_17' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = trunc i32 %i_4 to i3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 189 'trunc' 'trunc_ln81_2' <Predicate = (icmp_ln78 & icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 190 'br' <Predicate = (icmp_ln78 & !icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 191 [2/2] (1.42ns)   --->   "%s_image_linesize_loa_2 = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91]   --->   Operation 191 'load' 's_image_linesize_loa_2' <Predicate = (icmp_ln78 & !icmp_ln80) | (!icmp_ln78 & !icmp_ln86)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 5.32>
ST_10 : Operation 192 [1/2] (2.66ns)   --->   "%p_data_load_19 = load i32* %p_data_addr_30, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 192 'load' 'p_data_load_19' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %p_data_load_19 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 193 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%or_ln87_1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln87, i4 %trunc_ln87)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 194 'bitconcatenate' 'or_ln87_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i8 %or_ln87_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 195 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %trunc_ln87_2, i1 false)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 196 'bitconcatenate' 'trunc_ln87_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln87_1)   --->   "%or_ln87 = or i4 %trunc_ln87_1, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 197 'or' 'or_ln87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln87_1 = add i4 %or_ln87, %trunc_ln76_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 198 'add' 'add_ln87_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i4 %add_ln87_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 199 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%p_data_addr_31 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln87_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 200 'getelementptr' 'p_data_addr_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (2.66ns)   --->   "store i32 %zext_ln87_1, i32* %p_data_addr_31, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 202 [1/1] (1.32ns)   --->   "%add_ln88 = add i4 %trunc_ln87_1, %trunc_ln76_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 202 'add' 'add_ln88' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 203 [2/2] (2.66ns)   --->   "%p_data_load_20 = load i32* %p_data_addr_30, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 203 'load' 'p_data_load_20' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 7.11>
ST_12 : Operation 204 [1/2] (2.66ns)   --->   "%p_data_load_20 = load i32* %p_data_addr_30, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 204 'load' 'p_data_load_20' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_data_load_20, i32 4, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 205 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i28 %trunc_ln6 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 206 'sext' 'sext_ln88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln8 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %trunc_ln6, i4 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 207 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (1.78ns)   --->   "%add_ln88_1 = add i32 %sext_ln88, %shl_ln8" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 208 'add' 'add_ln88_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i4 %add_ln88 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 209 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%p_data_addr_32 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln88" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 210 'getelementptr' 'p_data_addr_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (2.66ns)   --->   "store i32 %add_ln88_1, i32* %p_data_addr_32, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "br label %29" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 3.98>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %i_2 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 213 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i64 %pd6_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 214 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (1.32ns)   --->   "%add_ln79 = add i4 %trunc_ln79, %trunc_ln76" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 215 'add' 'add_ln79' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %add_ln79 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 216 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%p_data_addr_19 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln79" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 217 'getelementptr' 'p_data_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [2/2] (2.66ns)   --->   "%p_data_load_5 = load i32* %p_data_addr_19, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 218 'load' 'p_data_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 14 <SV = 7> <Delay = 5.32>
ST_14 : Operation 219 [1/2] (2.66ns)   --->   "%p_data_load_5 = load i32* %p_data_addr_19, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 219 'load' 'p_data_load_5' <Predicate = (trunc_ln77)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_data_load_5, i32 4, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 220 'partselect' 'trunc_ln' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i28 %trunc_ln to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 221 'sext' 'sext_ln79' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %i_2 to i3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 222 'trunc' 'trunc_ln79_1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln4 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %trunc_ln79_1, i1 false)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 223 'bitconcatenate' 'shl_ln4' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (1.32ns)   --->   "%add_ln79_1 = add i4 %shl_ln4, %trunc_ln76" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 224 'add' 'add_ln79_1' <Predicate = (trunc_ln77)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %add_ln79_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 225 'zext' 'zext_ln79_1' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%p_data_addr_20 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln79_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 226 'getelementptr' 'p_data_addr_20' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (2.66ns)   --->   "store i32 %sext_ln79, i32* %p_data_addr_20, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 227 'store' <Predicate = (trunc_ln77)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "br label %._crit_edge81" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79]   --->   Operation 228 'br' <Predicate = (trunc_ln77)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (1.06ns)   --->   "br label %25" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 229 'br' <Predicate = true> <Delay = 1.06>

State 15 <SV = 9> <Delay = 5.32>
ST_15 : Operation 230 [1/2] (2.66ns)   --->   "%p_data_load_17 = load i32* %p_data_addr_27, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 230 'load' 'p_data_load_17' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i32 %p_data_load_17 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 231 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i4 %trunc_ln81 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 232 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %trunc_ln81_2, i1 false)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 233 'bitconcatenate' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_1)   --->   "%or_ln81 = or i4 %trunc_ln81_1, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 234 'or' 'or_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln81_1 = add i4 %trunc_ln76_2, %or_ln81" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 235 'add' 'add_ln81_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i4 %add_ln81_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 236 'zext' 'zext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%p_data_addr_28 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln81_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 237 'getelementptr' 'p_data_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (2.66ns)   --->   "store i32 %zext_ln81_1, i32* %p_data_addr_28, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 239 [1/1] (1.32ns)   --->   "%add_ln82 = add i4 %trunc_ln76_2, %trunc_ln81_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 239 'add' 'add_ln82' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 2.66>
ST_16 : Operation 240 [2/2] (2.66ns)   --->   "%p_data_load_18 = load i32* %p_data_addr_27, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 240 'load' 'p_data_load_18' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 11> <Delay = 5.32>
ST_17 : Operation 241 [1/2] (2.66ns)   --->   "%p_data_load_18 = load i32* %p_data_addr_27, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 241 'load' 'p_data_load_18' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_data_load_18, i32 4, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 242 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i28 %trunc_ln5 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 243 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i4 %add_ln82 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 244 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%p_data_addr_29 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln82" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 245 'getelementptr' 'p_data_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (2.66ns)   --->   "store i32 %sext_ln82, i32* %p_data_addr_29, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82]   --->   Operation 246 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "br label %25" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:80]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 9> <Delay = 3.41>
ST_18 : Operation 248 [1/2] (1.42ns)   --->   "%s_image_linesize_loa_2 = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91]   --->   Operation 248 'load' 's_image_linesize_loa_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i32 %s_image_linesize_loa_2 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91]   --->   Operation 249 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (1.98ns)   --->   "%add_ln91 = add i64 %sext_ln91, %pd6_0_rec" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91]   --->   Operation 250 'add' 'add_ln91' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "br label %.preheader" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 3> <Delay = 1.42>
ST_19 : Operation 252 [2/2] (1.42ns)   --->   "%s_height_load_1 = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 252 'load' 's_height_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 5> <Delay = 5.57>
ST_20 : Operation 253 [1/2] (1.42ns)   --->   "%s_width_load_1 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 253 'load' 's_width_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %s_width_load_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 254 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_width_load_1, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 255 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (1.78ns)   --->   "%sub_ln49 = sub i32 0, %s_width_load_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 256 'sub' 'sub_ln49' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln49, i32 2, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 257 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i30 %tmp_3 to i31" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 258 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (1.74ns)   --->   "%sub_ln49_1 = sub i31 0, %zext_ln49" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 259 'sub' 'sub_ln49_1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %s_width_load_1, i32 2, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 260 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i30 %tmp_4 to i31" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 261 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.61ns)   --->   "%i_1 = select i1 %tmp_5, i31 %sub_ln49_1, i31 %zext_ln49_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 262 'select' 'i_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i31 %i_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49]   --->   Operation 263 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/2] (1.42ns)   --->   "%s_color_type_load_1 = load i32* %s_color_type_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:50]   --->   Operation 264 'load' 's_color_type_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 265 [1/1] (1.54ns)   --->   "%icmp_ln50 = icmp eq i32 %s_color_type_load_1, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:50]   --->   Operation 265 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.64ns)   --->   "%icmp_ln51 = icmp eq i2 %trunc_ln49, -1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 266 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %9, label %15" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:50]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %16, label %._crit_edge78" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 268 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %10, label %._crit_edge75" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 269 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 3.98>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 270 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 271 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (1.32ns)   --->   "%add_ln61 = add i4 %trunc_ln48_1, %trunc_ln61" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 272 'add' 'add_ln61' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %add_ln61 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 273 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%p_data_addr_3 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln61" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 274 'getelementptr' 'p_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [2/2] (2.66ns)   --->   "%p_data_load_1 = load i32* %p_data_addr_3, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 275 'load' 'p_data_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 7> <Delay = 8.61>
ST_22 : Operation 276 [1/2] (2.66ns)   --->   "%p_data_load_1 = load i32* %p_data_addr_3, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 276 'load' 'p_data_load_1' <Predicate = (icmp_ln51)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_1, i32 2, i32 3)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 277 'partselect' 'trunc_ln61_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i2 %trunc_ln61_2 to i10" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 278 'zext' 'zext_ln61_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (3.29ns)   --->   "%mul_ln61 = mul i10 85, %zext_ln61_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 279 'mul' 'mul_ln61' <Predicate = (icmp_ln51)> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i10 %mul_ln61 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 280 'zext' 'zext_ln61_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln61_1)   --->   "%trunc_ln61_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 281 'trunc' 'trunc_ln61_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln61_1)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln61_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 282 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln61_1)   --->   "%or_ln61 = or i4 %shl_ln1, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 283 'or' 'or_ln61' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 284 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln61_1 = add i4 %trunc_ln48_1, %or_ln61" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 284 'add' 'add_ln61_1' <Predicate = (icmp_ln51)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i4 %add_ln61_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 285 'zext' 'zext_ln61_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%p_data_addr_4 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln61_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 286 'getelementptr' 'p_data_addr_4' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (2.66ns)   --->   "store i32 %zext_ln61_2, i32* %p_data_addr_4, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 287 'store' <Predicate = (icmp_ln51)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "br label %._crit_edge78" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61]   --->   Operation 288 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_width_load_1, i32 1)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 289 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %17, label %._crit_edge79" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 8> <Delay = 3.98>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 291 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 292 'trunc' 'trunc_ln48_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (1.32ns)   --->   "%add_ln62 = add i4 %trunc_ln48_3, %trunc_ln62" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 293 'add' 'add_ln62' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i4 %add_ln62 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 294 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (0.00ns)   --->   "%p_data_addr_17 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln62" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 295 'getelementptr' 'p_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 296 [2/2] (2.66ns)   --->   "%p_data_load_4 = load i32* %p_data_addr_17, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 296 'load' 'p_data_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 24 <SV = 9> <Delay = 8.61>
ST_24 : Operation 297 [1/2] (2.66ns)   --->   "%p_data_load_4 = load i32* %p_data_addr_17, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 297 'load' 'p_data_load_4' <Predicate = (tmp_8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_4, i32 4, i32 5)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 298 'partselect' 'trunc_ln62_2' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i2 %trunc_ln62_2 to i10" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 299 'zext' 'zext_ln62_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (3.29ns)   --->   "%mul_ln62 = mul i10 85, %zext_ln62_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 300 'mul' 'mul_ln62' <Predicate = (tmp_8)> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i10 %mul_ln62 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 301 'zext' 'zext_ln62_2' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_1)   --->   "%trunc_ln62_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 302 'trunc' 'trunc_ln62_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_1)   --->   "%shl_ln3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln62_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 303 'bitconcatenate' 'shl_ln3' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln62_1)   --->   "%or_ln62 = or i4 %shl_ln3, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 304 'or' 'or_ln62' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln62_1 = add i4 %trunc_ln48_3, %or_ln62" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 305 'add' 'add_ln62_1' <Predicate = (tmp_8)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln62_3 = zext i4 %add_ln62_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 306 'zext' 'zext_ln62_3' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%p_data_addr_18 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln62_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 307 'getelementptr' 'p_data_addr_18' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (2.66ns)   --->   "store i32 %zext_ln62_2, i32* %p_data_addr_18, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 308 'store' <Predicate = (tmp_8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "br label %._crit_edge79" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62]   --->   Operation 309 'br' <Predicate = (tmp_8)> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.64ns)   --->   "%icmp_ln63 = icmp eq i2 %trunc_ln49, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 310 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %._crit_edge80, label %18" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 311 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 312 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 313 'trunc' 'trunc_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 25 <SV = 10> <Delay = 3.98>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 314 'trunc' 'trunc_ln48_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (1.32ns)   --->   "%add_ln63 = add i4 %trunc_ln63, %trunc_ln48_5" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 315 'add' 'add_ln63' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %add_ln63 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 316 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%p_data_addr_25 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln63" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 317 'getelementptr' 'p_data_addr_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 318 [2/2] (2.66ns)   --->   "%p_data_load_16 = load i32* %p_data_addr_25, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 318 'load' 'p_data_load_16' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln63_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 319 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (1.32ns)   --->   "%add_ln63_1 = add i4 %shl_ln7, %trunc_ln48_5" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 320 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 8.45>
ST_26 : Operation 321 [1/2] (2.66ns)   --->   "%p_data_load_16 = load i32* %p_data_addr_25, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 321 'load' 'p_data_load_16' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_data_load_16, i32 6, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 322 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i26 %trunc_ln4 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 323 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln63 = mul nsw i32 85, %sext_ln63" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 324 'mul' 'mul_ln63' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 12> <Delay = 2.66>
ST_27 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i4 %add_ln63_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 325 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_27 : Operation 326 [1/1] (0.00ns)   --->   "%p_data_addr_26 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln63_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 326 'getelementptr' 'p_data_addr_26' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_27 : Operation 327 [1/1] (2.66ns)   --->   "store i32 %mul_ln63, i32* %p_data_addr_26, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 327 'store' <Predicate = (!icmp_ln63)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 328 [1/1] (0.00ns)   --->   "br label %._crit_edge80" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63]   --->   Operation 328 'br' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_27 : Operation 329 [1/1] (1.06ns)   --->   "br label %19" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 329 'br' <Predicate = true> <Delay = 1.06>

State 28 <SV = 13> <Delay = 4.78>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "%i1_1_in = phi i32 [ %sext_ln49, %._crit_edge80 ], [ %i_7, %20 ]"   --->   Operation 330 'phi' 'i1_1_in' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %i1_1_in to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 331 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 332 [1/1] (1.78ns)   --->   "%i_7 = add nsw i32 -1, %i1_1_in" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 332 'add' 'i_7' <Predicate = (!icmp_ln50)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 333 [1/1] (1.54ns)   --->   "%icmp_ln64 = icmp sgt i32 %i1_1_in, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 333 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln50)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 334 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %20, label %.loopexit60.loopexit" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 334 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_28 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_2 = add i4 -1, %trunc_ln64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 335 'add' 'add_ln65_2' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln48_7 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 336 'trunc' 'trunc_ln48_7' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 337 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln65 = add i4 %add_ln65_2, %trunc_ln48_7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 337 'add' 'add_ln65' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i4 %add_ln65 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 338 'zext' 'zext_ln65' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 339 [1/1] (0.00ns)   --->   "%p_data_addr_38 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln65" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 339 'getelementptr' 'p_data_addr_38' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 340 [2/2] (2.66ns)   --->   "%p_data_load_25 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 340 'load' 'p_data_load_25' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_28 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i32 %i_7 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 341 'trunc' 'trunc_ln65_2' <Predicate = (!icmp_ln50 & icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 342 [1/1] (0.00ns)   --->   "br label %.loopexit60"   --->   Operation 342 'br' <Predicate = (!icmp_ln50 & !icmp_ln64)> <Delay = 0.00>
ST_28 : Operation 343 [2/2] (1.42ns)   --->   "%s_image_linesize_loa_1 = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71]   --->   Operation 343 'load' 's_image_linesize_loa_1' <Predicate = (!icmp_ln64) | (icmp_ln50)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 29 <SV = 14> <Delay = 8.61>
ST_29 : Operation 344 [1/2] (2.66ns)   --->   "%p_data_load_25 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 344 'load' 'p_data_load_25' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_29 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %p_data_load_25 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 345 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i2 %trunc_ln65 to i10" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 346 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 347 [1/1] (3.29ns)   --->   "%mul_ln65 = mul i10 85, %zext_ln65_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 347 'mul' 'mul_ln65' <Predicate = true> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i10 %mul_ln65 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 348 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln65_2, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 349 'bitconcatenate' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln65_1)   --->   "%or_ln65 = or i4 %trunc_ln65_1, 3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 350 'or' 'or_ln65' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln65_1 = add i4 %or_ln65, %trunc_ln48_7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 351 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i4 %add_ln65_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 352 'zext' 'zext_ln65_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "%p_data_addr_39 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln65_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 353 'getelementptr' 'p_data_addr_39' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 354 [1/1] (2.66ns)   --->   "store i32 %zext_ln65_2, i32* %p_data_addr_39, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65]   --->   Operation 354 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 30 <SV = 15> <Delay = 2.66>
ST_30 : Operation 355 [2/2] (2.66ns)   --->   "%p_data_load_26 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 355 'load' 'p_data_load_26' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 31 <SV = 16> <Delay = 8.61>
ST_31 : Operation 356 [1/2] (2.66ns)   --->   "%p_data_load_26 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 356 'load' 'p_data_load_26' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_31 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_26, i32 2, i32 3)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 357 'partselect' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i2 %trunc_ln66_1 to i10" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 358 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 359 [1/1] (3.29ns)   --->   "%mul_ln66 = mul i10 85, %zext_ln66" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 359 'mul' 'mul_ln66' <Predicate = true> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i10 %mul_ln66 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 360 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln66)   --->   "%or_ln66 = or i4 %trunc_ln65_1, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 361 'or' 'or_ln66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 362 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln66 = add i4 %or_ln66, %trunc_ln48_7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 362 'add' 'add_ln66' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i4 %add_ln66 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 363 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 364 [1/1] (0.00ns)   --->   "%p_data_addr_40 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln66_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 364 'getelementptr' 'p_data_addr_40' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 365 [1/1] (2.66ns)   --->   "store i32 %zext_ln66_1, i32* %p_data_addr_40, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66]   --->   Operation 365 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 32 <SV = 17> <Delay = 2.66>
ST_32 : Operation 366 [2/2] (2.66ns)   --->   "%p_data_load_27 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 366 'load' 'p_data_load_27' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 33 <SV = 18> <Delay = 8.61>
ST_33 : Operation 367 [1/2] (2.66ns)   --->   "%p_data_load_27 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 367 'load' 'p_data_load_27' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_27, i32 4, i32 5)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 368 'partselect' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i2 %trunc_ln67_1 to i10" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 369 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 370 [1/1] (3.29ns)   --->   "%mul_ln67 = mul i10 85, %zext_ln67" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 370 'mul' 'mul_ln67' <Predicate = true> <Delay = 3.29> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i10 %mul_ln67 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 371 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%or_ln67 = or i4 %trunc_ln65_1, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 372 'or' 'or_ln67' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 373 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln67 = add i4 %or_ln67, %trunc_ln48_7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 373 'add' 'add_ln67' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i4 %add_ln67 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 374 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 375 [1/1] (0.00ns)   --->   "%p_data_addr_41 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln67_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 375 'getelementptr' 'p_data_addr_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 376 [1/1] (2.66ns)   --->   "store i32 %zext_ln67_1, i32* %p_data_addr_41, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67]   --->   Operation 376 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_33 : Operation 377 [1/1] (1.32ns)   --->   "%add_ln68 = add i4 %trunc_ln65_1, %trunc_ln48_7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 377 'add' 'add_ln68' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 2.66>
ST_34 : Operation 378 [2/2] (2.66ns)   --->   "%p_data_load_28 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 378 'load' 'p_data_load_28' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 35 <SV = 20> <Delay = 8.45>
ST_35 : Operation 379 [1/2] (2.66ns)   --->   "%p_data_load_28 = load i32* %p_data_addr_38, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 379 'load' 'p_data_load_28' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_35 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_data_load_28, i32 6, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 380 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i26 %trunc_ln8 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 381 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 382 [1/1] (5.79ns) (root node of the DSP)   --->   "%mul_ln68 = mul nsw i32 85, %sext_ln68" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 382 'mul' 'mul_ln68' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 21> <Delay = 2.66>
ST_36 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %add_ln68 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 383 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 384 [1/1] (0.00ns)   --->   "%p_data_addr_42 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln68" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 384 'getelementptr' 'p_data_addr_42' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 385 [1/1] (2.66ns)   --->   "store i32 %mul_ln68, i32* %p_data_addr_42, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68]   --->   Operation 385 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_36 : Operation 386 [1/1] (0.00ns)   --->   "br label %19" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64]   --->   Operation 386 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 6> <Delay = 3.98>
ST_37 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 387 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 388 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 389 [1/1] (1.32ns)   --->   "%add_ln51 = add i4 %trunc_ln48, %trunc_ln51" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 389 'add' 'add_ln51' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %add_ln51 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 390 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 391 [1/1] (0.00ns)   --->   "%p_data_addr_1 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln51" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 391 'getelementptr' 'p_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 392 [2/2] (2.66ns)   --->   "%p_data_load = load i32* %p_data_addr_1, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 392 'load' 'p_data_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 38 <SV = 7> <Delay = 5.32>
ST_38 : Operation 393 [1/2] (2.66ns)   --->   "%p_data_load = load i32* %p_data_addr_1, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 393 'load' 'p_data_load' <Predicate = (icmp_ln51)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_38 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load, i32 2, i32 3)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 394 'partselect' 'trunc_ln51_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i2 %trunc_ln51_2 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 395 'zext' 'zext_ln51_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%trunc_ln51_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 396 'trunc' 'trunc_ln51_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln51_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 397 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%or_ln51 = or i4 %shl_ln, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 398 'or' 'or_ln51' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 399 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln51_1 = add i4 %trunc_ln48, %or_ln51" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 399 'add' 'add_ln51_1' <Predicate = (icmp_ln51)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i4 %add_ln51_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 400 'zext' 'zext_ln51_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 401 [1/1] (0.00ns)   --->   "%p_data_addr_2 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln51_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 401 'getelementptr' 'p_data_addr_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 402 [1/1] (2.66ns)   --->   "store i32 %zext_ln51_1, i32* %p_data_addr_2, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 402 'store' <Predicate = (icmp_ln51)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_38 : Operation 403 [1/1] (0.00ns)   --->   "br label %._crit_edge75" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51]   --->   Operation 403 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_38 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_width_load_1, i32 1)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 404 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 405 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %11, label %._crit_edge76" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 405 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 8> <Delay = 3.98>
ST_39 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 406 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 407 'trunc' 'trunc_ln48_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 408 [1/1] (1.32ns)   --->   "%add_ln52 = add i4 %trunc_ln48_2, %trunc_ln52" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 408 'add' 'add_ln52' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %add_ln52 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 409 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 410 [1/1] (0.00ns)   --->   "%p_data_addr_15 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln52" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 410 'getelementptr' 'p_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 411 [2/2] (2.66ns)   --->   "%p_data_load_3 = load i32* %p_data_addr_15, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 411 'load' 'p_data_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 40 <SV = 9> <Delay = 5.32>
ST_40 : Operation 412 [1/2] (2.66ns)   --->   "%p_data_load_3 = load i32* %p_data_addr_15, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 412 'load' 'p_data_load_3' <Predicate = (tmp_7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_3, i32 4, i32 5)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 413 'partselect' 'trunc_ln52_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i2 %trunc_ln52_2 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 414 'zext' 'zext_ln52_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%trunc_ln52_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 415 'trunc' 'trunc_ln52_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%shl_ln2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln52_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 416 'bitconcatenate' 'shl_ln2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%or_ln52 = or i4 %shl_ln2, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 417 'or' 'or_ln52' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 418 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln52_1 = add i4 %trunc_ln48_2, %or_ln52" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 418 'add' 'add_ln52_1' <Predicate = (tmp_7)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i4 %add_ln52_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 419 'zext' 'zext_ln52_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 420 [1/1] (0.00ns)   --->   "%p_data_addr_16 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln52_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 420 'getelementptr' 'p_data_addr_16' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 421 [1/1] (2.66ns)   --->   "store i32 %zext_ln52_1, i32* %p_data_addr_16, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 421 'store' <Predicate = (tmp_7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_40 : Operation 422 [1/1] (0.00ns)   --->   "br label %._crit_edge76" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52]   --->   Operation 422 'br' <Predicate = (tmp_7)> <Delay = 0.00>
ST_40 : Operation 423 [1/1] (0.64ns)   --->   "%icmp_ln53 = icmp eq i2 %trunc_ln49, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 423 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 424 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %._crit_edge77, label %12" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i31 %i_1 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 425 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_40 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i31 %i_1 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 426 'trunc' 'trunc_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 41 <SV = 10> <Delay = 3.98>
ST_41 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 427 'trunc' 'trunc_ln48_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 428 [1/1] (1.32ns)   --->   "%add_ln53 = add i4 %trunc_ln53, %trunc_ln48_4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 428 'add' 'add_ln53' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i4 %add_ln53 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 429 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 430 [1/1] (0.00ns)   --->   "%p_data_addr_23 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln53" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 430 'getelementptr' 'p_data_addr_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 431 [2/2] (2.66ns)   --->   "%p_data_load_15 = load i32* %p_data_addr_23, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 431 'load' 'p_data_load_15' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_41 : Operation 432 [1/1] (0.00ns)   --->   "%shl_ln6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln53_1, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 432 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 433 [1/1] (1.32ns)   --->   "%add_ln53_1 = add i4 %shl_ln6, %trunc_ln48_4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 433 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 11> <Delay = 5.32>
ST_42 : Operation 434 [1/2] (2.66ns)   --->   "%p_data_load_15 = load i32* %p_data_addr_23, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 434 'load' 'p_data_load_15' <Predicate = (!icmp_ln53)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_42 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_data_load_15, i32 6, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 435 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i26 %trunc_ln3 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 436 'sext' 'sext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i4 %add_ln53_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 437 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 438 [1/1] (0.00ns)   --->   "%p_data_addr_24 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln53_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 438 'getelementptr' 'p_data_addr_24' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 439 [1/1] (2.66ns)   --->   "store i32 %sext_ln53, i32* %p_data_addr_24, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 439 'store' <Predicate = (!icmp_ln53)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_42 : Operation 440 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53]   --->   Operation 440 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_42 : Operation 441 [1/1] (1.06ns)   --->   "br label %13" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 441 'br' <Predicate = true> <Delay = 1.06>

State 43 <SV = 12> <Delay = 4.78>
ST_43 : Operation 442 [1/1] (0.00ns)   --->   "%i1_0_in = phi i32 [ %sext_ln49, %._crit_edge77 ], [ %i_6, %14 ]"   --->   Operation 442 'phi' 'i1_0_in' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %i1_0_in to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 443 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 444 [1/1] (1.78ns)   --->   "%i_6 = add nsw i32 -1, %i1_0_in" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 444 'add' 'i_6' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 445 [1/1] (1.54ns)   --->   "%icmp_ln54 = icmp sgt i32 %i1_0_in, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 445 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 446 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %14, label %.loopexit60.loopexit80" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 446 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_2 = add i4 -1, %trunc_ln54" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 447 'add' 'add_ln55_2' <Predicate = (icmp_ln54)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = trunc i64 %pd3_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 448 'trunc' 'trunc_ln48_6' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 449 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln55 = add i4 %add_ln55_2, %trunc_ln48_6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 449 'add' 'add_ln55' <Predicate = (icmp_ln54)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %add_ln55 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 450 'zext' 'zext_ln55' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 451 [1/1] (0.00ns)   --->   "%p_data_addr_33 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln55" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 451 'getelementptr' 'p_data_addr_33' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 452 [2/2] (2.66ns)   --->   "%p_data_load_21 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 452 'load' 'p_data_load_21' <Predicate = (icmp_ln54)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_43 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = trunc i32 %i_6 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 453 'trunc' 'trunc_ln55_2' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_43 : Operation 454 [1/1] (0.00ns)   --->   "br label %.loopexit60"   --->   Operation 454 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 44 <SV = 13> <Delay = 5.32>
ST_44 : Operation 455 [1/2] (2.66ns)   --->   "%p_data_load_21 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 455 'load' 'p_data_load_21' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_44 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %p_data_load_21 to i2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 456 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i2 %trunc_ln55 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 457 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 458 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln55_2, i2 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 458 'bitconcatenate' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_1)   --->   "%or_ln55 = or i4 %trunc_ln55_1, 3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 459 'or' 'or_ln55' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 460 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln55_1 = add i4 %or_ln55, %trunc_ln48_6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 460 'add' 'add_ln55_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i4 %add_ln55_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 461 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 462 [1/1] (0.00ns)   --->   "%p_data_addr_34 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln55_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 462 'getelementptr' 'p_data_addr_34' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 463 [1/1] (2.66ns)   --->   "store i32 %zext_ln55_1, i32* %p_data_addr_34, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55]   --->   Operation 463 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 45 <SV = 14> <Delay = 2.66>
ST_45 : Operation 464 [2/2] (2.66ns)   --->   "%p_data_load_22 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 464 'load' 'p_data_load_22' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 46 <SV = 15> <Delay = 5.32>
ST_46 : Operation 465 [1/2] (2.66ns)   --->   "%p_data_load_22 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 465 'load' 'p_data_load_22' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_46 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_22, i32 2, i32 3)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 466 'partselect' 'trunc_ln56_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i2 %trunc_ln56_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 467 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%or_ln56 = or i4 %trunc_ln55_1, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 468 'or' 'or_ln56' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 469 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln56 = add i4 %or_ln56, %trunc_ln48_6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 469 'add' 'add_ln56' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i4 %add_ln56 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 470 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 471 [1/1] (0.00ns)   --->   "%p_data_addr_35 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln56_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 471 'getelementptr' 'p_data_addr_35' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 472 [1/1] (2.66ns)   --->   "store i32 %zext_ln56, i32* %p_data_addr_35, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56]   --->   Operation 472 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 47 <SV = 16> <Delay = 2.66>
ST_47 : Operation 473 [2/2] (2.66ns)   --->   "%p_data_load_23 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 473 'load' 'p_data_load_23' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 48 <SV = 17> <Delay = 5.32>
ST_48 : Operation 474 [1/2] (2.66ns)   --->   "%p_data_load_23 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 474 'load' 'p_data_load_23' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_48 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_data_load_23, i32 4, i32 5)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 475 'partselect' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %trunc_ln57_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 476 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln57)   --->   "%or_ln57 = or i4 %trunc_ln55_1, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 477 'or' 'or_ln57' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 478 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln57 = add i4 %or_ln57, %trunc_ln48_6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 478 'add' 'add_ln57' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i4 %add_ln57 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 479 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 480 [1/1] (0.00ns)   --->   "%p_data_addr_36 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln57_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 480 'getelementptr' 'p_data_addr_36' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 481 [1/1] (2.66ns)   --->   "store i32 %zext_ln57, i32* %p_data_addr_36, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57]   --->   Operation 481 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_48 : Operation 482 [1/1] (1.32ns)   --->   "%add_ln58 = add i4 %trunc_ln55_1, %trunc_ln48_6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 482 'add' 'add_ln58' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 18> <Delay = 2.66>
ST_49 : Operation 483 [2/2] (2.66ns)   --->   "%p_data_load_24 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 483 'load' 'p_data_load_24' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 50 <SV = 19> <Delay = 5.32>
ST_50 : Operation 484 [1/2] (2.66ns)   --->   "%p_data_load_24 = load i32* %p_data_addr_33, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 484 'load' 'p_data_load_24' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_50 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %p_data_load_24, i32 6, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 485 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i26 %trunc_ln7 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 486 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i4 %add_ln58 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 487 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 488 [1/1] (0.00ns)   --->   "%p_data_addr_37 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln58" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 488 'getelementptr' 'p_data_addr_37' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 489 [1/1] (2.66ns)   --->   "store i32 %sext_ln58, i32* %p_data_addr_37, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58]   --->   Operation 489 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_50 : Operation 490 [1/1] (0.00ns)   --->   "br label %13" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 14> <Delay = 3.41>
ST_51 : Operation 491 [1/2] (1.42ns)   --->   "%s_image_linesize_loa_1 = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71]   --->   Operation 491 'load' 's_image_linesize_loa_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_51 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i32 %s_image_linesize_loa_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71]   --->   Operation 492 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 493 [1/1] (1.98ns)   --->   "%add_ln71 = add i64 %sext_ln71, %pd3_0_rec" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71]   --->   Operation 493 'add' 'add_ln71' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 494 [1/1] (0.00ns)   --->   "br label %.preheader62" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48]   --->   Operation 494 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 3> <Delay = 1.42>
ST_52 : Operation 495 [2/2] (1.42ns)   --->   "%s_height_load = load i32* %s_height_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 495 'load' 's_height_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 53 <SV = 5> <Delay = 6.85>
ST_53 : Operation 496 [1/2] (1.42ns)   --->   "%s_width_load = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 496 'load' 's_width_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_53 : Operation 497 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %s_width_load, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 497 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 498 [1/1] (1.78ns)   --->   "%sub_ln29 = sub i32 0, %s_width_load" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 498 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sub_ln29, i32 3, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 499 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i29 %tmp_1 to i30" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 500 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 501 [1/1] (1.72ns)   --->   "%sub_ln29_1 = sub i30 0, %zext_ln29" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 501 'sub' 'sub_ln29_1' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %s_width_load, i32 3, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 502 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i29 %tmp_2 to i30" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 503 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 504 [1/1] (0.59ns)   --->   "%i = select i1 %tmp, i30 %sub_ln29_1, i30 %zext_ln29_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 504 'select' 'i' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i30 %i to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29]   --->   Operation 505 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i30 %i to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 506 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i64 %pd_0_rec to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 507 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 508 [1/1] (1.32ns)   --->   "%add_ln32 = add i4 %trunc_ln32, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 508 'add' 'add_ln32' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %add_ln32 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 509 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 510 [1/1] (0.00ns)   --->   "%p_data_addr = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 510 'getelementptr' 'p_data_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 511 [1/1] (1.06ns)   --->   "br label %3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 511 'br' <Predicate = true> <Delay = 1.06>

State 54 <SV = 6> <Delay = 1.42>
ST_54 : Operation 512 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ -1, %2 ], [ %k, %._crit_edge74 ]"   --->   Operation 512 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %k_0 to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 513 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 514 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp eq i3 %k_0, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 514 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 515 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 515 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 516 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.preheader64.preheader, label %4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 516 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 517 [2/2] (1.42ns)   --->   "%s_width_load_3 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31]   --->   Operation 517 'load' 's_width_load_3' <Predicate = (!icmp_ln30)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_54 : Operation 518 [1/1] (1.06ns)   --->   "br label %.preheader64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 518 'br' <Predicate = (icmp_ln30)> <Delay = 1.06>

State 55 <SV = 7> <Delay = 2.66>
ST_55 : Operation 519 [1/2] (1.42ns)   --->   "%s_width_load_3 = load i32* %s_width_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31]   --->   Operation 519 'load' 's_width_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_55 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %s_width_load_3 to i3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31]   --->   Operation 520 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 521 [1/1] (0.86ns)   --->   "%icmp_ln31 = icmp ult i3 %trunc_ln31, %k_0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31]   --->   Operation 521 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 522 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %._crit_edge74, label %5" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31]   --->   Operation 522 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 523 [2/2] (2.66ns)   --->   "%p_data_load_2 = load i32* %p_data_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 523 'load' 'p_data_load_2' <Predicate = (!icmp_ln31)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_55 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i30 %i to i1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 524 'trunc' 'trunc_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 56 <SV = 8> <Delay = 7.69>
ST_56 : Operation 525 [1/2] (2.66ns)   --->   "%p_data_load_2 = load i32* %p_data_addr, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 525 'load' 'p_data_load_2' <Predicate = (!icmp_ln31)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_56 : Operation 526 [1/1] (1.32ns)   --->   "%sub_ln32 = sub i4 -8, %zext_ln30" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 526 'sub' 'sub_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i4 %sub_ln32 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 527 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 528 [1/1] (2.36ns)   --->   "%ashr_ln32 = ashr i32 %p_data_load_2, %zext_ln32_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 528 'ashr' 'ashr_ln32' <Predicate = (!icmp_ln31)> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %ashr_ln32 to i1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 529 'trunc' 'trunc_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i1 %trunc_ln32_1 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 530 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 531 [1/1] (1.16ns)   --->   "%add_ln32_1 = add i3 -1, %k_0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 531 'add' 'add_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln32_1_cast = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %trunc_ln32_2, i3 %add_ln32_1)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 532 'bitconcatenate' 'sext_ln32_1_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 533 [1/1] (1.32ns)   --->   "%add_ln32_2 = add i4 %sext_ln32_1_cast, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 533 'add' 'add_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i4 %add_ln32_2 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 534 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 535 [1/1] (0.00ns)   --->   "%p_data_addr_5 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln32_3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 535 'getelementptr' 'p_data_addr_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 536 [1/1] (2.66ns)   --->   "store i32 %zext_ln32_2, i32* %p_data_addr_5, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 536 'store' <Predicate = (!icmp_ln31)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_56 : Operation 537 [1/1] (0.00ns)   --->   "br label %._crit_edge74" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32]   --->   Operation 537 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_56 : Operation 538 [1/1] (1.16ns)   --->   "%k = add i3 %k_0, -1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 538 'add' 'k' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 539 [1/1] (0.00ns)   --->   "br label %3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:30]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 7> <Delay = 4.78>
ST_57 : Operation 540 [1/1] (0.00ns)   --->   "%i_0_in = phi i32 [ %i_3, %6 ], [ %sext_ln29, %.preheader64.preheader ]"   --->   Operation 540 'phi' 'i_0_in' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %i_0_in to i4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 541 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 542 [1/1] (1.78ns)   --->   "%i_3 = add nsw i32 -1, %i_0_in" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 542 'add' 'i_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 543 [1/1] (1.54ns)   --->   "%icmp_ln33 = icmp sgt i32 %i_0_in, 0" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 543 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %6, label %7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 544 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_2 = add i4 -1, %trunc_ln33" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 545 'add' 'add_ln34_2' <Predicate = (icmp_ln33)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 546 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%add_ln34 = add i4 %add_ln34_2, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 546 'add' 'add_ln34' <Predicate = (icmp_ln33)> <Delay = 2.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %add_ln34 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 547 'zext' 'zext_ln34' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_57 : Operation 548 [1/1] (0.00ns)   --->   "%p_data_addr_6 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln34" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 548 'getelementptr' 'p_data_addr_6' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_57 : Operation 549 [2/2] (2.66ns)   --->   "%p_data_load_7 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 549 'load' 'p_data_load_7' <Predicate = (icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_57 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %i_3 to i1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 550 'trunc' 'trunc_ln34_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_57 : Operation 551 [2/2] (1.42ns)   --->   "%s_image_linesize_loa = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43]   --->   Operation 551 'load' 's_image_linesize_loa' <Predicate = (!icmp_ln33)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 58 <SV = 8> <Delay = 5.32>
ST_58 : Operation 552 [1/2] (2.66ns)   --->   "%p_data_load_7 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 552 'load' 'p_data_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_58 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %p_data_load_7 to i1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 553 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i1 %trunc_ln34 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 554 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %trunc_ln34_2, i3 0)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 555 'bitconcatenate' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln34_1)   --->   "%or_ln34 = or i4 %trunc_ln34_1, 7" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 556 'or' 'or_ln34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 557 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln34_1 = add i4 %or_ln34, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 557 'add' 'add_ln34_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i4 %add_ln34_1 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 558 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 559 [1/1] (0.00ns)   --->   "%p_data_addr_7 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln34_2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 559 'getelementptr' 'p_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 560 [1/1] (2.66ns)   --->   "store i32 %zext_ln34_1, i32* %p_data_addr_7, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34]   --->   Operation 560 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 59 <SV = 9> <Delay = 2.66>
ST_59 : Operation 561 [2/2] (2.66ns)   --->   "%p_data_load_8 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 561 'load' 'p_data_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 60 <SV = 10> <Delay = 5.32>
ST_60 : Operation 562 [1/2] (2.66ns)   --->   "%p_data_load_8 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 562 'load' 'p_data_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_60 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_8, i32 1)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 563 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i1 %tmp_9 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 564 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%or_ln35 = or i4 %trunc_ln34_1, 6" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 565 'or' 'or_ln35' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 566 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln35 = add i4 %or_ln35, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 566 'add' 'add_ln35' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %add_ln35 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 567 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 568 [1/1] (0.00ns)   --->   "%p_data_addr_8 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln35_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 568 'getelementptr' 'p_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 569 [1/1] (2.66ns)   --->   "store i32 %zext_ln35, i32* %p_data_addr_8, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35]   --->   Operation 569 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 61 <SV = 11> <Delay = 2.66>
ST_61 : Operation 570 [2/2] (2.66ns)   --->   "%p_data_load_9 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 570 'load' 'p_data_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 62 <SV = 12> <Delay = 5.32>
ST_62 : Operation 571 [1/2] (2.66ns)   --->   "%p_data_load_9 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 571 'load' 'p_data_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_62 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_9, i32 2)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 572 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i1 %tmp_10 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 573 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln36)   --->   "%or_ln36 = or i4 %trunc_ln34_1, 5" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 574 'or' 'or_ln36' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 575 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln36 = add i4 %or_ln36, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 575 'add' 'add_ln36' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %add_ln36 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 576 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 577 [1/1] (0.00ns)   --->   "%p_data_addr_9 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln36_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 577 'getelementptr' 'p_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 578 [1/1] (2.66ns)   --->   "store i32 %zext_ln36, i32* %p_data_addr_9, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36]   --->   Operation 578 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 63 <SV = 13> <Delay = 2.66>
ST_63 : Operation 579 [2/2] (2.66ns)   --->   "%p_data_load_10 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 579 'load' 'p_data_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 64 <SV = 14> <Delay = 5.32>
ST_64 : Operation 580 [1/2] (2.66ns)   --->   "%p_data_load_10 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 580 'load' 'p_data_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_64 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_10, i32 3)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 581 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i1 %tmp_11 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 582 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln37)   --->   "%or_ln37 = or i4 %trunc_ln34_1, 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 583 'or' 'or_ln37' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 584 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln37 = add i4 %or_ln37, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 584 'add' 'add_ln37' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i4 %add_ln37 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 585 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 586 [1/1] (0.00ns)   --->   "%p_data_addr_10 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln37_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 586 'getelementptr' 'p_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 587 [1/1] (2.66ns)   --->   "store i32 %zext_ln37, i32* %p_data_addr_10, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37]   --->   Operation 587 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 65 <SV = 15> <Delay = 2.66>
ST_65 : Operation 588 [2/2] (2.66ns)   --->   "%p_data_load_11 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 588 'load' 'p_data_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 66 <SV = 16> <Delay = 5.32>
ST_66 : Operation 589 [1/2] (2.66ns)   --->   "%p_data_load_11 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 589 'load' 'p_data_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_66 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_11, i32 4)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 590 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i1 %tmp_12 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 591 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln38)   --->   "%or_ln38 = or i4 %trunc_ln34_1, 3" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 592 'or' 'or_ln38' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 593 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln38 = add i4 %or_ln38, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 593 'add' 'add_ln38' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %add_ln38 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 594 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 595 [1/1] (0.00ns)   --->   "%p_data_addr_11 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln38_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 595 'getelementptr' 'p_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 596 [1/1] (2.66ns)   --->   "store i32 %zext_ln38, i32* %p_data_addr_11, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38]   --->   Operation 596 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 67 <SV = 17> <Delay = 2.66>
ST_67 : Operation 597 [2/2] (2.66ns)   --->   "%p_data_load_12 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 597 'load' 'p_data_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 68 <SV = 18> <Delay = 5.32>
ST_68 : Operation 598 [1/2] (2.66ns)   --->   "%p_data_load_12 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 598 'load' 'p_data_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_68 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_12, i32 5)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 599 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i1 %tmp_13 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 600 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%or_ln39 = or i4 %trunc_ln34_1, 2" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 601 'or' 'or_ln39' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 602 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln39 = add i4 %or_ln39, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 602 'add' 'add_ln39' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i4 %add_ln39 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 603 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 604 [1/1] (0.00ns)   --->   "%p_data_addr_12 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln39_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 604 'getelementptr' 'p_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 605 [1/1] (2.66ns)   --->   "store i32 %zext_ln39, i32* %p_data_addr_12, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39]   --->   Operation 605 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 69 <SV = 19> <Delay = 2.66>
ST_69 : Operation 606 [2/2] (2.66ns)   --->   "%p_data_load_13 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 606 'load' 'p_data_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 70 <SV = 20> <Delay = 5.32>
ST_70 : Operation 607 [1/2] (2.66ns)   --->   "%p_data_load_13 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 607 'load' 'p_data_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_70 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_data_load_13, i32 6)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 608 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i1 %tmp_14 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 609 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node add_ln40)   --->   "%or_ln40 = or i4 %trunc_ln34_1, 1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 610 'or' 'or_ln40' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 611 [1/1] (1.32ns) (out node of the LUT)   --->   "%add_ln40 = add i4 %or_ln40, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 611 'add' 'add_ln40' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %add_ln40 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 612 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 613 [1/1] (0.00ns)   --->   "%p_data_addr_13 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln40_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 613 'getelementptr' 'p_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 614 [1/1] (2.66ns)   --->   "store i32 %zext_ln40, i32* %p_data_addr_13, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40]   --->   Operation 614 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_70 : Operation 615 [1/1] (1.32ns)   --->   "%add_ln41 = add i4 %trunc_ln34_1, %trunc_ln28_1" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 615 'add' 'add_ln41' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 21> <Delay = 2.66>
ST_71 : Operation 616 [2/2] (2.66ns)   --->   "%p_data_load_14 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 616 'load' 'p_data_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 72 <SV = 22> <Delay = 5.32>
ST_72 : Operation 617 [1/2] (2.66ns)   --->   "%p_data_load_14 = load i32* %p_data_addr_6, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 617 'load' 'p_data_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %p_data_load_14, i32 7, i32 31)" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 618 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i25 %trunc_ln2 to i32" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 619 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %add_ln41 to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 620 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 621 [1/1] (0.00ns)   --->   "%p_data_addr_14 = getelementptr [160 x i32]* %p_data, i64 0, i64 %zext_ln41" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 621 'getelementptr' 'p_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 622 [1/1] (2.66ns)   --->   "store i32 %sext_ln41, i32* %p_data_addr_14, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41]   --->   Operation 622 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_72 : Operation 623 [1/1] (0.00ns)   --->   "br label %.preheader64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33]   --->   Operation 623 'br' <Predicate = true> <Delay = 0.00>

State 73 <SV = 8> <Delay = 3.41>
ST_73 : Operation 624 [1/2] (1.42ns)   --->   "%s_image_linesize_loa = load i32* %s_image_linesize_add, align 4" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43]   --->   Operation 624 'load' 's_image_linesize_loa' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_73 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i32 %s_image_linesize_loa to i64" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43]   --->   Operation 625 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 626 [1/1] (1.98ns)   --->   "%add_ln43 = add i64 %sext_ln43, %pd_0_rec" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43]   --->   Operation 626 'add' 'add_ln43' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 627 [1/1] (0.00ns)   --->   "br label %.preheader65" [extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28]   --->   Operation 627 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('s_bits_per_pixel_add', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:23) [17]  (0 ns)
	'load' operation ('s_bits_per_pixel_loa', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25) on array 's_bits_per_pixel' [19]  (1.43 ns)

 <State 2>: 2.97ns
The critical path consists of the following:
	'load' operation ('s_bits_per_pixel_loa', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25) on array 's_bits_per_pixel' [19]  (1.43 ns)
	'icmp' operation ('icmp_ln25', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25) [20]  (1.55 ns)

 <State 3>: 2.97ns
The critical path consists of the following:
	'load' operation ('s_color_type_load', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25) on array 's_color_type' [23]  (1.43 ns)
	'icmp' operation ('icmp_ln25_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:25) [24]  (1.55 ns)

 <State 4>: 1.43ns
The critical path consists of the following:
	'load' operation ('s_height_load_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76) on array 's_height' [37]  (1.43 ns)

 <State 5>: 2.97ns
The critical path consists of the following:
	'load' operation ('s_height_load_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76) on array 's_height' [37]  (1.43 ns)
	'icmp' operation ('icmp_ln76', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:76) [38]  (1.55 ns)

 <State 6>: 5.61ns
The critical path consists of the following:
	'load' operation ('s_width_load_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77) on array 's_width' [42]  (1.43 ns)
	'sub' operation ('sub_ln77', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77) [45]  (1.78 ns)
	'sub' operation ('sub_ln77_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77) [48]  (1.77 ns)
	'select' operation ('i', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77) [51]  (0.631 ns)

 <State 7>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln85', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85) [60]  (1.32 ns)
	'getelementptr' operation ('p_data_addr_21', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85) [62]  (0 ns)
	'load' operation ('p_data_load_6', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85) on array 'p_data' [63]  (2.66 ns)

 <State 8>: 7.11ns
The critical path consists of the following:
	'load' operation ('p_data_load_6', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85) on array 'p_data' [63]  (2.66 ns)
	'add' operation ('add_ln85_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85) [67]  (1.78 ns)
	'store' operation ('store_ln85', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85) of variable 'add_ln85_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:85 on array 'p_data' [73]  (2.66 ns)

 <State 9>: 4.79ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:77) ('i', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:86) [78]  (0 ns)
	'add' operation ('add_ln87_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87) [84]  (0 ns)
	'add' operation ('add_ln87', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87) [86]  (2.12 ns)
	'getelementptr' operation ('p_data_addr_30', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87) [88]  (0 ns)
	'load' operation ('p_data_load_19', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87) on array 'p_data' [89]  (2.66 ns)

 <State 10>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_19', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87) on array 'p_data' [89]  (2.66 ns)
	'store' operation ('store_ln87', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87) of variable 'zext_ln87_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:87 on array 'p_data' [99]  (2.66 ns)

 <State 11>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_20', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88) on array 'p_data' [100]  (2.66 ns)

 <State 12>: 7.11ns
The critical path consists of the following:
	'load' operation ('p_data_load_20', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88) on array 'p_data' [100]  (2.66 ns)
	'add' operation ('add_ln88_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88) [104]  (1.78 ns)
	'store' operation ('store_ln88', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88) of variable 'add_ln88_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:88 on array 'p_data' [108]  (2.66 ns)

 <State 13>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln79', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79) [117]  (1.32 ns)
	'getelementptr' operation ('p_data_addr_19', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79) [119]  (0 ns)
	'load' operation ('p_data_load_5', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79) on array 'p_data' [120]  (2.66 ns)

 <State 14>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_5', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79) on array 'p_data' [120]  (2.66 ns)
	'store' operation ('store_ln79', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79) of variable 'sext_ln79', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:79 on array 'p_data' [128]  (2.66 ns)

 <State 15>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_17', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81) on array 'p_data' [144]  (2.66 ns)
	'store' operation ('store_ln81', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81) of variable 'zext_ln81_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:81 on array 'p_data' [153]  (2.66 ns)

 <State 16>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_18', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82) on array 'p_data' [154]  (2.66 ns)

 <State 17>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_18', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82) on array 'p_data' [154]  (2.66 ns)
	'store' operation ('store_ln82', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82) of variable 'sext_ln82', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:82 on array 'p_data' [160]  (2.66 ns)

 <State 18>: 3.41ns
The critical path consists of the following:
	'load' operation ('s_image_linesize_loa_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91) on array 's_image_linesize' [165]  (1.43 ns)
	'add' operation ('add_ln91', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:91) [167]  (1.99 ns)

 <State 19>: 1.43ns
The critical path consists of the following:
	'load' operation ('s_height_load_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:48) on array 's_height' [178]  (1.43 ns)

 <State 20>: 5.57ns
The critical path consists of the following:
	'load' operation ('s_width_load_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49) on array 's_width' [183]  (1.43 ns)
	'sub' operation ('sub_ln49', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49) [186]  (1.78 ns)
	'sub' operation ('sub_ln49_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49) [189]  (1.75 ns)
	'select' operation ('i', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49) [192]  (0.615 ns)

 <State 21>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln61', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61) [203]  (1.32 ns)
	'getelementptr' operation ('p_data_addr_3', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61) [205]  (0 ns)
	'load' operation ('p_data_load_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61) on array 'p_data' [206]  (2.66 ns)

 <State 22>: 8.62ns
The critical path consists of the following:
	'load' operation ('p_data_load_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61) on array 'p_data' [206]  (2.66 ns)
	'mul' operation ('mul_ln61', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61) [209]  (3.29 ns)
	'store' operation ('store_ln61', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61) of variable 'zext_ln61_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:61 on array 'p_data' [217]  (2.66 ns)

 <State 23>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln62', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62) [225]  (1.32 ns)
	'getelementptr' operation ('p_data_addr_17', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62) [227]  (0 ns)
	'load' operation ('p_data_load_4', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62) on array 'p_data' [228]  (2.66 ns)

 <State 24>: 8.62ns
The critical path consists of the following:
	'load' operation ('p_data_load_4', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62) on array 'p_data' [228]  (2.66 ns)
	'mul' operation ('mul_ln62', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62) [231]  (3.29 ns)
	'store' operation ('store_ln62', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62) of variable 'zext_ln62_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:62 on array 'p_data' [239]  (2.66 ns)

 <State 25>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln63', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63) [247]  (1.32 ns)
	'getelementptr' operation ('p_data_addr_25', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63) [249]  (0 ns)
	'load' operation ('p_data_load_16', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63) on array 'p_data' [250]  (2.66 ns)

 <State 26>: 8.45ns
The critical path consists of the following:
	'load' operation ('p_data_load_16', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63) on array 'p_data' [250]  (2.66 ns)
	'mul' operation of DSP[253] ('mul_ln63', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63) [253]  (5.79 ns)

 <State 27>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('p_data_addr_26', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63) [258]  (0 ns)
	'store' operation ('store_ln63', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63) of variable 'mul_ln63', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:63 on array 'p_data' [259]  (2.66 ns)

 <State 28>: 4.79ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('sext_ln49', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49) ('i', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:64) [264]  (0 ns)
	'add' operation ('add_ln65_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65) [270]  (0 ns)
	'add' operation ('add_ln65', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65) [272]  (2.12 ns)
	'getelementptr' operation ('p_data_addr_38', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65) [274]  (0 ns)
	'load' operation ('p_data_load_25', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65) on array 'p_data' [275]  (2.66 ns)

 <State 29>: 8.62ns
The critical path consists of the following:
	'load' operation ('p_data_load_25', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65) on array 'p_data' [275]  (2.66 ns)
	'mul' operation ('mul_ln65', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65) [278]  (3.29 ns)
	'store' operation ('store_ln65', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65) of variable 'zext_ln65_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:65 on array 'p_data' [286]  (2.66 ns)

 <State 30>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_26', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66) on array 'p_data' [287]  (2.66 ns)

 <State 31>: 8.62ns
The critical path consists of the following:
	'load' operation ('p_data_load_26', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66) on array 'p_data' [287]  (2.66 ns)
	'mul' operation ('mul_ln66', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66) [290]  (3.29 ns)
	'store' operation ('store_ln66', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66) of variable 'zext_ln66_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:66 on array 'p_data' [296]  (2.66 ns)

 <State 32>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_27', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67) on array 'p_data' [297]  (2.66 ns)

 <State 33>: 8.62ns
The critical path consists of the following:
	'load' operation ('p_data_load_27', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67) on array 'p_data' [297]  (2.66 ns)
	'mul' operation ('mul_ln67', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67) [300]  (3.29 ns)
	'store' operation ('store_ln67', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67) of variable 'zext_ln67_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:67 on array 'p_data' [306]  (2.66 ns)

 <State 34>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_28', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68) on array 'p_data' [307]  (2.66 ns)

 <State 35>: 8.45ns
The critical path consists of the following:
	'load' operation ('p_data_load_28', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68) on array 'p_data' [307]  (2.66 ns)
	'mul' operation of DSP[310] ('mul_ln68', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68) [310]  (5.79 ns)

 <State 36>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('p_data_addr_42', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68) [313]  (0 ns)
	'store' operation ('store_ln68', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68) of variable 'mul_ln68', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:68 on array 'p_data' [314]  (2.66 ns)

 <State 37>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln51', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51) [323]  (1.32 ns)
	'getelementptr' operation ('p_data_addr_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51) [325]  (0 ns)
	'load' operation ('p_data_load', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51) on array 'p_data' [326]  (2.66 ns)

 <State 38>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51) on array 'p_data' [326]  (2.66 ns)
	'store' operation ('store_ln51', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51) of variable 'zext_ln51_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:51 on array 'p_data' [335]  (2.66 ns)

 <State 39>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln52', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52) [343]  (1.32 ns)
	'getelementptr' operation ('p_data_addr_15', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52) [345]  (0 ns)
	'load' operation ('p_data_load_3', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52) on array 'p_data' [346]  (2.66 ns)

 <State 40>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_3', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52) on array 'p_data' [346]  (2.66 ns)
	'store' operation ('store_ln52', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52) of variable 'zext_ln52_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:52 on array 'p_data' [355]  (2.66 ns)

 <State 41>: 3.98ns
The critical path consists of the following:
	'add' operation ('add_ln53', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53) [363]  (1.32 ns)
	'getelementptr' operation ('p_data_addr_23', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53) [365]  (0 ns)
	'load' operation ('p_data_load_15', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53) on array 'p_data' [366]  (2.66 ns)

 <State 42>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_15', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53) on array 'p_data' [366]  (2.66 ns)
	'store' operation ('store_ln53', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53) of variable 'sext_ln53', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:53 on array 'p_data' [374]  (2.66 ns)

 <State 43>: 4.79ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('sext_ln49', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:49) ('i', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:54) [379]  (0 ns)
	'add' operation ('add_ln55_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55) [385]  (0 ns)
	'add' operation ('add_ln55', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55) [387]  (2.12 ns)
	'getelementptr' operation ('p_data_addr_33', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55) [389]  (0 ns)
	'load' operation ('p_data_load_21', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55) on array 'p_data' [390]  (2.66 ns)

 <State 44>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_21', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55) on array 'p_data' [390]  (2.66 ns)
	'store' operation ('store_ln55', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55) of variable 'zext_ln55_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:55 on array 'p_data' [399]  (2.66 ns)

 <State 45>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_22', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56) on array 'p_data' [400]  (2.66 ns)

 <State 46>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_22', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56) on array 'p_data' [400]  (2.66 ns)
	'store' operation ('store_ln56', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56) of variable 'zext_ln56', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:56 on array 'p_data' [407]  (2.66 ns)

 <State 47>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_23', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57) on array 'p_data' [408]  (2.66 ns)

 <State 48>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_23', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57) on array 'p_data' [408]  (2.66 ns)
	'store' operation ('store_ln57', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57) of variable 'zext_ln57', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:57 on array 'p_data' [415]  (2.66 ns)

 <State 49>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_24', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58) on array 'p_data' [416]  (2.66 ns)

 <State 50>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_24', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58) on array 'p_data' [416]  (2.66 ns)
	'store' operation ('store_ln58', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58) of variable 'sext_ln58', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:58 on array 'p_data' [422]  (2.66 ns)

 <State 51>: 3.41ns
The critical path consists of the following:
	'load' operation ('s_image_linesize_loa_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71) on array 's_image_linesize' [427]  (1.43 ns)
	'add' operation ('add_ln71', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:71) [429]  (1.99 ns)

 <State 52>: 1.43ns
The critical path consists of the following:
	'load' operation ('s_height_load', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:28) on array 's_height' [440]  (1.43 ns)

 <State 53>: 6.86ns
The critical path consists of the following:
	'load' operation ('s_width_load', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29) on array 's_width' [445]  (1.43 ns)
	'sub' operation ('sub_ln29', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29) [447]  (1.78 ns)
	'sub' operation ('sub_ln29_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29) [450]  (1.73 ns)
	'select' operation ('i', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29) [453]  (0.599 ns)
	'add' operation ('add_ln32', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32) [457]  (1.32 ns)

 <State 54>: 1.43ns
The critical path consists of the following:
	'load' operation ('s_width_load_3', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:31) on array 's_width' [468]  (1.43 ns)

 <State 55>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32) on array 'p_data' [473]  (2.66 ns)

 <State 56>: 7.69ns
The critical path consists of the following:
	'load' operation ('p_data_load_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32) on array 'p_data' [473]  (2.66 ns)
	'ashr' operation ('ashr_ln32', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32) [476]  (2.36 ns)
	'store' operation ('store_ln32', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32) of variable 'zext_ln32_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:32 on array 'p_data' [485]  (2.66 ns)

 <State 57>: 4.79ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('sext_ln29', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:29) ('i', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:33) [493]  (0 ns)
	'add' operation ('add_ln34_2', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34) [499]  (0 ns)
	'add' operation ('add_ln34', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34) [500]  (2.12 ns)
	'getelementptr' operation ('p_data_addr_6', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34) [502]  (0 ns)
	'load' operation ('p_data_load_7', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34) on array 'p_data' [503]  (2.66 ns)

 <State 58>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_7', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34) on array 'p_data' [503]  (2.66 ns)
	'store' operation ('store_ln34', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34) of variable 'zext_ln34_1', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:34 on array 'p_data' [512]  (2.66 ns)

 <State 59>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_8', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35) on array 'p_data' [513]  (2.66 ns)

 <State 60>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_8', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35) on array 'p_data' [513]  (2.66 ns)
	'store' operation ('store_ln35', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35) of variable 'zext_ln35', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:35 on array 'p_data' [520]  (2.66 ns)

 <State 61>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_9', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36) on array 'p_data' [521]  (2.66 ns)

 <State 62>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_9', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36) on array 'p_data' [521]  (2.66 ns)
	'store' operation ('store_ln36', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36) of variable 'zext_ln36', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:36 on array 'p_data' [528]  (2.66 ns)

 <State 63>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_10', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37) on array 'p_data' [529]  (2.66 ns)

 <State 64>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_10', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37) on array 'p_data' [529]  (2.66 ns)
	'store' operation ('store_ln37', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37) of variable 'zext_ln37', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:37 on array 'p_data' [536]  (2.66 ns)

 <State 65>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_11', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38) on array 'p_data' [537]  (2.66 ns)

 <State 66>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_11', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38) on array 'p_data' [537]  (2.66 ns)
	'store' operation ('store_ln38', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38) of variable 'zext_ln38', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:38 on array 'p_data' [544]  (2.66 ns)

 <State 67>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_12', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39) on array 'p_data' [545]  (2.66 ns)

 <State 68>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_12', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39) on array 'p_data' [545]  (2.66 ns)
	'store' operation ('store_ln39', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39) of variable 'zext_ln39', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:39 on array 'p_data' [552]  (2.66 ns)

 <State 69>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_13', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40) on array 'p_data' [553]  (2.66 ns)

 <State 70>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_13', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40) on array 'p_data' [553]  (2.66 ns)
	'store' operation ('store_ln40', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40) of variable 'zext_ln40', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:40 on array 'p_data' [560]  (2.66 ns)

 <State 71>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_data_load_14', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41) on array 'p_data' [561]  (2.66 ns)

 <State 72>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_data_load_14', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41) on array 'p_data' [561]  (2.66 ns)
	'store' operation ('store_ln41', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41) of variable 'sext_ln41', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:41 on array 'p_data' [567]  (2.66 ns)

 <State 73>: 3.41ns
The critical path consists of the following:
	'load' operation ('s_image_linesize_loa', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43) on array 's_image_linesize' [570]  (1.43 ns)
	'add' operation ('add_ln43', extr_.FFmpeglibavcodecpngdec.c_handle_small_bpp_with_main.c:43) [572]  (1.99 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
