-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Wed Nov 25 18:38:26 2020
-- Host        : Chengde-DELL running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/Workspace/huffman_encoding_fpga/vvd_huffman_encoding/vvd_huffman_encoding.srcs/sources_1/bd/design_1/ip/design_1_huffman_encoding_0_1/design_1_huffman_encoding_0_1_sim_netlist.vhdl
-- Design      : design_1_huffman_encoding_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_Block_huffman_encodi is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_return_preg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Block_huffman_encodi_U0_ap_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_Block_huffman_encodi : entity is "Block_huffman_encodi";
end design_1_huffman_encoding_0_1_Block_huffman_encodi;

architecture STRUCTURE of design_1_huffman_encoding_0_1_Block_huffman_encodi is
begin
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_huffman_encodi_U0_ap_ready,
      D => \in\(0),
      Q => ap_return_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_huffman_encodi_U0_ap_ready,
      D => \in\(1),
      Q => ap_return_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_huffman_encodi_U0_ap_ready,
      D => \in\(2),
      Q => ap_return_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_huffman_encodi_U0_ap_ready,
      D => \in\(3),
      Q => ap_return_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_huffman_encodi_U0_ap_ready,
      D => \in\(4),
      Q => ap_return_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_huffman_encodi_U0_ap_ready,
      D => \in\(5),
      Q => ap_return_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_huffman_encodi_U0_ap_ready,
      D => \in\(6),
      Q => ap_return_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_huffman_encodi_U0_ap_ready,
      D => \in\(7),
      Q => ap_return_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_huffman_encodi_U0_ap_ready,
      D => \in\(8),
      Q => ap_return_preg(8),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_Block_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_Block_proc : entity is "Block_proc";
end design_1_huffman_encoding_0_1_Block_proc;

architecture STRUCTURE of design_1_huffman_encoding_0_1_Block_proc is
begin
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\num_nonzero_symbols_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => SS(0)
    );
\num_nonzero_symbols_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_Loop_copy_sorted_pro is
  port (
    ap_done_reg : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_copy_sorted_pro_U0_extLd_out_out1_write : out STD_LOGIC;
    Loop_copy_sorted_pro_U0_n_read : out STD_LOGIC;
    \n_read_reg_165_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \i12_0_i_reg_137_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    start_once_reg_reg_1 : out STD_LOGIC;
    ap_done_reg_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \zext_ln41_reg_181_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    n_c18_empty_n : in STD_LOGIC;
    extLd_loc_c19_full_n : in STD_LOGIC;
    extLd_loc_c_full_n : in STD_LOGIC;
    val_assign6_loc_c_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_ap_continue : in STD_LOGIC;
    sorted_copy1_1_chann_full_n : in STD_LOGIC;
    sorted_copy1_0_chann_full_n : in STD_LOGIC;
    start_for_Block_proc_U0_full_n : in STD_LOGIC;
    start_for_create_tree_U0_full_n : in STD_LOGIC;
    sorted_1_t_empty_n : in STD_LOGIC;
    sorted_0_t_empty_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_copy2_value_V_t_empty_n : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_Loop_copy_sorted_pro : entity is "Loop_copy_sorted_pro";
end design_1_huffman_encoding_0_1_Loop_copy_sorted_pro;

architecture STRUCTURE of design_1_huffman_encoding_0_1_Loop_copy_sorted_pro is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^loop_copy_sorted_pro_u0_extld_out_out1_write\ : STD_LOGIC;
  signal \^loop_copy_sorted_pro_u0_n_read\ : STD_LOGIC;
  signal \^loop_copy_sorted_pro_u0_sorted_0_ce0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2__1_n_7\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__3_n_7\ : STD_LOGIC;
  signal \^i12_0_i_reg_137_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i12_0_i_reg_137_reg_n_7_[8]\ : STD_LOGIC;
  signal i_fu_153_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_reg_176 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_176[2]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_176[5]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_176[8]_i_2_n_7\ : STD_LOGIC;
  signal \^n_read_reg_165_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ram_reg_i_3__11_n_10\ : STD_LOGIC;
  signal \ram_reg_i_3__11_n_9\ : STD_LOGIC;
  signal \ram_reg_i_4__11_n_7\ : STD_LOGIC;
  signal \ram_reg_i_5__11_n_7\ : STD_LOGIC;
  signal \ram_reg_i_6__11_n_7\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_7\ : STD_LOGIC;
  signal \NLW_ram_reg_i_3__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_i_3__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__1\ : label is "soft_lutpair0";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of \count[1]_i_2__10\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \i_reg_176[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i_reg_176[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i_reg_176[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i_reg_176[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i_reg_176[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \i_reg_176[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_reg_176[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_reg_176[8]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__10\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair1";
begin
  CO(0) <= \^co\(0);
  Loop_copy_sorted_pro_U0_extLd_out_out1_write <= \^loop_copy_sorted_pro_u0_extld_out_out1_write\;
  Loop_copy_sorted_pro_U0_n_read <= \^loop_copy_sorted_pro_u0_n_read\;
  Loop_copy_sorted_pro_U0_sorted_0_ce0 <= \^loop_copy_sorted_pro_u0_sorted_0_ce0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  WEBWE(0) <= \^webwe\(0);
  ap_done_reg <= \^ap_done_reg\;
  \i12_0_i_reg_137_reg[7]_0\(7 downto 0) <= \^i12_0_i_reg_137_reg[7]_0\(7 downto 0);
  \n_read_reg_165_reg[8]_0\(8 downto 0) <= \^n_read_reg_165_reg[8]_0\(8 downto 0);
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFAAAA"
    )
        port map (
      I0 => \^loop_copy_sorted_pro_u0_extld_out_out1_write\,
      I1 => \ap_CS_fsm_reg[1]_0\,
      I2 => n_c18_empty_n,
      I3 => \^ap_done_reg\,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => extLd_loc_c19_full_n,
      I2 => \^q\(1),
      I3 => extLd_loc_c_full_n,
      I4 => val_assign6_loc_c_full_n,
      O => \^loop_copy_sorted_pro_u0_extld_out_out1_write\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011111111"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__1_n_7\,
      I1 => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      I2 => \ap_CS_fsm_reg[1]_0\,
      I3 => n_c18_empty_n,
      I4 => \^ap_done_reg\,
      I5 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
        port map (
      I0 => \^q\(2),
      I1 => sorted_copy1_0_chann_full_n,
      I2 => sorted_copy1_1_chann_full_n,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ap_CS_fsm[1]_i_2__1_n_7\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007F00FF007F"
    )
        port map (
      I0 => sorted_copy1_1_chann_full_n,
      I1 => sorted_copy1_0_chann_full_n,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^co\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(2),
      R => SS(0)
    );
\ap_done_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^loop_copy_sorted_pro_u0_extld_out_out1_write\,
      I1 => \^ap_done_reg\,
      I2 => ap_rst_n,
      I3 => Loop_copy_sorted_pro_U0_ap_continue,
      O => \ap_done_reg_i_1__3_n_7\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__3_n_7\,
      Q => \^ap_done_reg\,
      R => '0'
    );
\count[1]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => Loop_copy_sorted_pro_U0_ap_continue,
      I1 => \^loop_copy_sorted_pro_u0_extld_out_out1_write\,
      I2 => \^ap_done_reg\,
      O => full_n_reg
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(2),
      I1 => sorted_copy1_1_chann_full_n,
      I2 => sorted_copy1_0_chann_full_n,
      O => \ap_CS_fsm_reg[2]_0\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(2),
      I1 => sorted_copy1_0_chann_full_n,
      I2 => sorted_copy1_1_chann_full_n,
      O => \ap_CS_fsm_reg[2]_1\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1F1F1F1F1F1F1F"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^loop_copy_sorted_pro_u0_extld_out_out1_write\,
      I2 => Loop_copy_sorted_pro_U0_ap_continue,
      I3 => full_n_reg_0(0),
      I4 => full_n_reg_1(0),
      I5 => sorted_copy2_value_V_t_empty_n,
      O => ap_done_reg_reg_0
    );
\full_n_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F00000000000000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^loop_copy_sorted_pro_u0_extld_out_out1_write\,
      I2 => Loop_copy_sorted_pro_U0_ap_continue,
      I3 => full_n_reg_0(0),
      I4 => full_n_reg_1(0),
      I5 => sorted_copy2_value_V_t_empty_n,
      O => full_n
    );
\i12_0_i_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^webwe\(0),
      D => i_reg_176(0),
      Q => \^i12_0_i_reg_137_reg[7]_0\(0),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i12_0_i_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^webwe\(0),
      D => i_reg_176(1),
      Q => \^i12_0_i_reg_137_reg[7]_0\(1),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i12_0_i_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^webwe\(0),
      D => i_reg_176(2),
      Q => \^i12_0_i_reg_137_reg[7]_0\(2),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i12_0_i_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^webwe\(0),
      D => i_reg_176(3),
      Q => \^i12_0_i_reg_137_reg[7]_0\(3),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i12_0_i_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^webwe\(0),
      D => i_reg_176(4),
      Q => \^i12_0_i_reg_137_reg[7]_0\(4),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i12_0_i_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^webwe\(0),
      D => i_reg_176(5),
      Q => \^i12_0_i_reg_137_reg[7]_0\(5),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i12_0_i_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^webwe\(0),
      D => i_reg_176(6),
      Q => \^i12_0_i_reg_137_reg[7]_0\(6),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i12_0_i_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^webwe\(0),
      D => i_reg_176(7),
      Q => \^i12_0_i_reg_137_reg[7]_0\(7),
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i12_0_i_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^webwe\(0),
      D => i_reg_176(8),
      Q => \i12_0_i_reg_137_reg_n_7_[8]\,
      R => \^loop_copy_sorted_pro_u0_n_read\
    );
\i_reg_176[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i12_0_i_reg_137_reg[7]_0\(0),
      O => i_fu_153_p2(0)
    );
\i_reg_176[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i12_0_i_reg_137_reg[7]_0\(0),
      I1 => \^i12_0_i_reg_137_reg[7]_0\(1),
      O => i_fu_153_p2(1)
    );
\i_reg_176[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i12_0_i_reg_137_reg[7]_0\(2),
      I1 => \^i12_0_i_reg_137_reg[7]_0\(1),
      I2 => \^i12_0_i_reg_137_reg[7]_0\(0),
      O => \i_reg_176[2]_i_1_n_7\
    );
\i_reg_176[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^i12_0_i_reg_137_reg[7]_0\(1),
      I1 => \^i12_0_i_reg_137_reg[7]_0\(0),
      I2 => \^i12_0_i_reg_137_reg[7]_0\(2),
      I3 => \^i12_0_i_reg_137_reg[7]_0\(3),
      O => i_fu_153_p2(3)
    );
\i_reg_176[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^i12_0_i_reg_137_reg[7]_0\(4),
      I1 => \^i12_0_i_reg_137_reg[7]_0\(1),
      I2 => \^i12_0_i_reg_137_reg[7]_0\(0),
      I3 => \^i12_0_i_reg_137_reg[7]_0\(2),
      I4 => \^i12_0_i_reg_137_reg[7]_0\(3),
      O => i_fu_153_p2(4)
    );
\i_reg_176[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^i12_0_i_reg_137_reg[7]_0\(5),
      I1 => \^i12_0_i_reg_137_reg[7]_0\(3),
      I2 => \^i12_0_i_reg_137_reg[7]_0\(2),
      I3 => \^i12_0_i_reg_137_reg[7]_0\(0),
      I4 => \^i12_0_i_reg_137_reg[7]_0\(1),
      I5 => \^i12_0_i_reg_137_reg[7]_0\(4),
      O => \i_reg_176[5]_i_1_n_7\
    );
\i_reg_176[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^i12_0_i_reg_137_reg[7]_0\(6),
      I1 => \^i12_0_i_reg_137_reg[7]_0\(4),
      I2 => \i_reg_176[8]_i_2_n_7\,
      I3 => \^i12_0_i_reg_137_reg[7]_0\(5),
      O => i_fu_153_p2(6)
    );
\i_reg_176[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^i12_0_i_reg_137_reg[7]_0\(7),
      I1 => \^i12_0_i_reg_137_reg[7]_0\(5),
      I2 => \i_reg_176[8]_i_2_n_7\,
      I3 => \^i12_0_i_reg_137_reg[7]_0\(4),
      I4 => \^i12_0_i_reg_137_reg[7]_0\(6),
      O => i_fu_153_p2(7)
    );
\i_reg_176[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i12_0_i_reg_137_reg_n_7_[8]\,
      I1 => \^i12_0_i_reg_137_reg[7]_0\(6),
      I2 => \^i12_0_i_reg_137_reg[7]_0\(4),
      I3 => \i_reg_176[8]_i_2_n_7\,
      I4 => \^i12_0_i_reg_137_reg[7]_0\(5),
      I5 => \^i12_0_i_reg_137_reg[7]_0\(7),
      O => i_fu_153_p2(8)
    );
\i_reg_176[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^i12_0_i_reg_137_reg[7]_0\(3),
      I1 => \^i12_0_i_reg_137_reg[7]_0\(2),
      I2 => \^i12_0_i_reg_137_reg[7]_0\(0),
      I3 => \^i12_0_i_reg_137_reg[7]_0\(1),
      O => \i_reg_176[8]_i_2_n_7\
    );
\i_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_153_p2(0),
      Q => i_reg_176(0),
      R => '0'
    );
\i_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_153_p2(1),
      Q => i_reg_176(1),
      R => '0'
    );
\i_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => \i_reg_176[2]_i_1_n_7\,
      Q => i_reg_176(2),
      R => '0'
    );
\i_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_153_p2(3),
      Q => i_reg_176(3),
      R => '0'
    );
\i_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_153_p2(4),
      Q => i_reg_176(4),
      R => '0'
    );
\i_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => \i_reg_176[5]_i_1_n_7\,
      Q => i_reg_176(5),
      R => '0'
    );
\i_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_153_p2(6),
      Q => i_reg_176(6),
      R => '0'
    );
\i_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_153_p2(7),
      Q => i_reg_176(7),
      R => '0'
    );
\i_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_sorted_0_ce0\,
      D => i_fu_153_p2(8),
      Q => i_reg_176(8),
      R => '0'
    );
\iptr[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^loop_copy_sorted_pro_u0_extld_out_out1_write\,
      I2 => Loop_copy_sorted_pro_U0_ap_continue,
      I3 => ADDRARDADDR(0),
      O => ap_done_reg_reg_1
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => sorted_0_t_empty_n,
      I2 => sorted_1_t_empty_n,
      I3 => start_for_Block_proc_U0_full_n,
      I4 => start_for_create_tree_U0_full_n,
      O => start_once_reg_reg_0
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => sorted_0_t_empty_n,
      I2 => sorted_1_t_empty_n,
      I3 => start_for_create_tree_U0_full_n,
      I4 => start_for_Block_proc_U0_full_n,
      O => start_once_reg_reg_1
    );
\n_read_reg_165[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ap_done_reg\,
      I2 => n_c18_empty_n,
      I3 => \ap_CS_fsm_reg[1]_0\,
      O => \^loop_copy_sorted_pro_u0_n_read\
    );
\n_read_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(0),
      Q => \^n_read_reg_165_reg[8]_0\(0),
      R => '0'
    );
\n_read_reg_165_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(1),
      Q => \^n_read_reg_165_reg[8]_0\(1),
      R => '0'
    );
\n_read_reg_165_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(2),
      Q => \^n_read_reg_165_reg[8]_0\(2),
      R => '0'
    );
\n_read_reg_165_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(3),
      Q => \^n_read_reg_165_reg[8]_0\(3),
      R => '0'
    );
\n_read_reg_165_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(4),
      Q => \^n_read_reg_165_reg[8]_0\(4),
      R => '0'
    );
\n_read_reg_165_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(5),
      Q => \^n_read_reg_165_reg[8]_0\(5),
      R => '0'
    );
\n_read_reg_165_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(6),
      Q => \^n_read_reg_165_reg[8]_0\(6),
      R => '0'
    );
\n_read_reg_165_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(7),
      Q => \^n_read_reg_165_reg[8]_0\(7),
      R => '0'
    );
\n_read_reg_165_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^loop_copy_sorted_pro_u0_n_read\,
      D => \out\(8),
      Q => \^n_read_reg_165_reg[8]_0\(8),
      R => '0'
    );
\ram_reg_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(2),
      I1 => sorted_copy1_0_chann_full_n,
      I2 => sorted_copy1_1_chann_full_n,
      O => \^webwe\(0)
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0505050"
    )
        port map (
      I0 => \^co\(0),
      I1 => extLd_loc_c19_full_n,
      I2 => \^q\(1),
      I3 => extLd_loc_c_full_n,
      I4 => val_assign6_loc_c_full_n,
      O => \^loop_copy_sorted_pro_u0_sorted_0_ce0\
    );
\ram_reg_i_3__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_ram_reg_i_3__11_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \ram_reg_i_3__11_n_9\,
      CO(0) => \ram_reg_i_3__11_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ram_reg_i_3__11_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ram_reg_i_4__11_n_7\,
      S(1) => \ram_reg_i_5__11_n_7\,
      S(0) => \ram_reg_i_6__11_n_7\
    );
\ram_reg_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^i12_0_i_reg_137_reg[7]_0\(6),
      I1 => \^n_read_reg_165_reg[8]_0\(6),
      I2 => \^i12_0_i_reg_137_reg[7]_0\(7),
      I3 => \^n_read_reg_165_reg[8]_0\(7),
      I4 => \^n_read_reg_165_reg[8]_0\(8),
      I5 => \i12_0_i_reg_137_reg_n_7_[8]\,
      O => \ram_reg_i_4__11_n_7\
    );
\ram_reg_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^n_read_reg_165_reg[8]_0\(5),
      I1 => \^i12_0_i_reg_137_reg[7]_0\(5),
      I2 => \^i12_0_i_reg_137_reg[7]_0\(4),
      I3 => \^n_read_reg_165_reg[8]_0\(4),
      I4 => \^i12_0_i_reg_137_reg[7]_0\(3),
      I5 => \^n_read_reg_165_reg[8]_0\(3),
      O => \ram_reg_i_5__11_n_7\
    );
\ram_reg_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^n_read_reg_165_reg[8]_0\(2),
      I1 => \^i12_0_i_reg_137_reg[7]_0\(2),
      I2 => \^i12_0_i_reg_137_reg[7]_0\(0),
      I3 => \^n_read_reg_165_reg[8]_0\(0),
      I4 => \^i12_0_i_reg_137_reg[7]_0\(1),
      I5 => \^n_read_reg_165_reg[8]_0\(1),
      O => \ram_reg_i_6__11_n_7\
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444444444444444"
    )
        port map (
      I0 => \^loop_copy_sorted_pro_u0_extld_out_out1_write\,
      I1 => \^start_once_reg\,
      I2 => start_for_Block_proc_U0_full_n,
      I3 => start_for_create_tree_U0_full_n,
      I4 => sorted_1_t_empty_n,
      I5 => sorted_0_t_empty_n,
      O => \start_once_reg_i_1__1_n_7\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_7\,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\zext_ln41_reg_181[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => ap_NS_fsm1
    );
\zext_ln41_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i12_0_i_reg_137_reg[7]_0\(0),
      Q => \zext_ln41_reg_181_reg[7]_0\(0),
      R => '0'
    );
\zext_ln41_reg_181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i12_0_i_reg_137_reg[7]_0\(1),
      Q => \zext_ln41_reg_181_reg[7]_0\(1),
      R => '0'
    );
\zext_ln41_reg_181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i12_0_i_reg_137_reg[7]_0\(2),
      Q => \zext_ln41_reg_181_reg[7]_0\(2),
      R => '0'
    );
\zext_ln41_reg_181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i12_0_i_reg_137_reg[7]_0\(3),
      Q => \zext_ln41_reg_181_reg[7]_0\(3),
      R => '0'
    );
\zext_ln41_reg_181_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i12_0_i_reg_137_reg[7]_0\(4),
      Q => \zext_ln41_reg_181_reg[7]_0\(4),
      R => '0'
    );
\zext_ln41_reg_181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i12_0_i_reg_137_reg[7]_0\(5),
      Q => \zext_ln41_reg_181_reg[7]_0\(5),
      R => '0'
    );
\zext_ln41_reg_181_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i12_0_i_reg_137_reg[7]_0\(6),
      Q => \zext_ln41_reg_181_reg[7]_0\(6),
      R => '0'
    );
\zext_ln41_reg_181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1,
      D => \^i12_0_i_reg_137_reg[7]_0\(7),
      Q => \zext_ln41_reg_181_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_canonize_tree is
  port (
    ap_done_reg : out STD_LOGIC;
    icmp_ln879_reg_273 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    count0 : out STD_LOGIC;
    \val_assign6_loc_read_reg_245_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \icmp_ln879_reg_273_reg[0]_0\ : out STD_LOGIC;
    canonize_tree_U0_ap_ready : out STD_LOGIC;
    canonize_tree_U0_val_assign6_loc_read : out STD_LOGIC;
    canonize_tree_U0_symbol_bits_V_we0 : out STD_LOGIC;
    \p_066_0_i_i_reg_127_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_op_assign_reg_139_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \length_V_1_fu_58_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \iptr_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_address0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    iptr : in STD_LOGIC;
    truncated_length_his_t_empty_n : in STD_LOGIC;
    truncate_tree_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_truncated_length_his : in STD_LOGIC;
    truncated_length_his_i_full_n : in STD_LOGIC;
    tptr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC;
    sorted_copy2_value_V_t_empty_n : in STD_LOGIC;
    val_assign6_loc_c_empty_n : in STD_LOGIC;
    canonize_tree_U0_ap_continue : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    create_codeword_U0_ap_ready : in STD_LOGIC;
    symbol_bits_V_t_empty_n : in STD_LOGIC;
    \iptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_dout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \t_V_5_reg_151_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_canonize_tree : entity is "canonize_tree";
end design_1_huffman_encoding_0_1_canonize_tree;

architecture STRUCTURE of design_1_huffman_encoding_0_1_canonize_tree is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_7\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__7_n_7\ : STD_LOGIC;
  signal \^canonize_tree_u0_ap_ready\ : STD_LOGIC;
  signal canonize_tree_U0_codeword_length_histogram_V_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^canonize_tree_u0_val_assign6_loc_read\ : STD_LOGIC;
  signal \count[1]_i_4_n_7\ : STD_LOGIC;
  signal \count[1]_i_5_n_7\ : STD_LOGIC;
  signal \count[1]_i_6_n_7\ : STD_LOGIC;
  signal count_V_2_fu_239_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_reg[1]_i_3_n_10\ : STD_LOGIC;
  signal \count_reg[1]_i_3_n_9\ : STD_LOGIC;
  signal \i_0_i_i_reg_116[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_i_i_reg_116[8]_i_3_n_7\ : STD_LOGIC;
  signal i_0_i_i_reg_116_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_fu_174_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_op_assign_reg_139 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^i_op_assign_reg_139_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^icmp_ln879_reg_273\ : STD_LOGIC;
  signal \icmp_ln879_reg_273[0]_i_1_n_7\ : STD_LOGIC;
  signal \^icmp_ln879_reg_273_reg[0]_0\ : STD_LOGIC;
  signal k_fu_195_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal k_reg_268 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \k_reg_268[6]_i_2_n_7\ : STD_LOGIC;
  signal \k_reg_268[8]_i_2_n_7\ : STD_LOGIC;
  signal length_V_1_fu_58 : STD_LOGIC;
  signal length_V_1_fu_580 : STD_LOGIC;
  signal \^length_v_1_fu_58_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \length_V_1_fu_58_reg_n_7_[1]\ : STD_LOGIC;
  signal \length_V_1_fu_58_reg_n_7_[2]\ : STD_LOGIC;
  signal \length_V_1_fu_58_reg_n_7_[3]\ : STD_LOGIC;
  signal \length_V_1_fu_58_reg_n_7_[4]\ : STD_LOGIC;
  signal \length_V_1_fu_58_reg_n_7_[5]\ : STD_LOGIC;
  signal length_V_reg_277 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_066_0_i_i_reg_127[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_066_0_i_i_reg_127[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_066_0_i_i_reg_127[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_066_0_i_i_reg_127[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_066_0_i_i_reg_127[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_066_0_i_i_reg_127[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_066_0_i_i_reg_127[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_066_0_i_i_reg_127[8]_i_1_n_7\ : STD_LOGIC;
  signal \p_066_0_i_i_reg_127[8]_i_2_n_7\ : STD_LOGIC;
  signal \^p_066_0_i_i_reg_127_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t_V_5_reg_151 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t_V_5_reg_151[8]_i_1_n_7\ : STD_LOGIC;
  signal val_assign6_loc_read_reg_245 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^val_assign6_loc_read_reg_245_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_count_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair45";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[3]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_116[8]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \icmp_ln879_reg_273[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \k_reg_268[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \k_reg_268[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \k_reg_268[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \k_reg_268[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \k_reg_268[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \k_reg_268[6]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \k_reg_268[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \k_reg_268[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \length_V_reg_277[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \length_V_reg_277[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \length_V_reg_277[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \length_V_reg_277[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \p_066_0_i_i_reg_127[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_066_0_i_i_reg_127[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_066_0_i_i_reg_127[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p_066_0_i_i_reg_127[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \p_066_0_i_i_reg_127[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p_066_0_i_i_reg_127[8]_i_1\ : label is "soft_lutpair47";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[4]_0\(3 downto 0) <= \^ap_cs_fsm_reg[4]_0\(3 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  canonize_tree_U0_ap_ready <= \^canonize_tree_u0_ap_ready\;
  canonize_tree_U0_val_assign6_loc_read <= \^canonize_tree_u0_val_assign6_loc_read\;
  \i_op_assign_reg_139_reg[7]_0\(7 downto 0) <= \^i_op_assign_reg_139_reg[7]_0\(7 downto 0);
  icmp_ln879_reg_273 <= \^icmp_ln879_reg_273\;
  \icmp_ln879_reg_273_reg[0]_0\ <= \^icmp_ln879_reg_273_reg[0]_0\;
  \length_V_1_fu_58_reg[4]_0\(1 downto 0) <= \^length_v_1_fu_58_reg[4]_0\(1 downto 0);
  \p_066_0_i_i_reg_127_reg[8]_0\(8 downto 0) <= \^p_066_0_i_i_reg_127_reg[8]_0\(8 downto 0);
  \val_assign6_loc_read_reg_245_reg[8]_0\(0) <= \^val_assign6_loc_read_reg_245_reg[8]_0\(0);
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA2AAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(0),
      I1 => truncated_length_his_t_empty_n,
      I2 => sorted_copy2_value_V_t_empty_n,
      I3 => val_assign6_loc_c_empty_n,
      I4 => \^ap_done_reg\,
      I5 => \^canonize_tree_u0_ap_ready\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I1 => \^ap_cs_fsm_reg[4]_0\(1),
      O => \^canonize_tree_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => \i_0_i_i_reg_116[8]_i_1_n_7\,
      I1 => truncated_length_his_t_empty_n,
      I2 => sorted_copy2_value_V_t_empty_n,
      I3 => val_assign6_loc_c_empty_n,
      I4 => \^ap_done_reg\,
      I5 => \^ap_cs_fsm_reg[4]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_7\,
      I2 => ap_CS_fsm_state6,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__0_n_7\,
      I1 => i_0_i_i_reg_116_reg(5),
      I2 => i_0_i_i_reg_116_reg(6),
      I3 => i_0_i_i_reg_116_reg(3),
      I4 => i_0_i_i_reg_116_reg(4),
      O => \ap_CS_fsm[2]_i_2__0_n_7\
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(0),
      I1 => i_0_i_i_reg_116_reg(7),
      I2 => i_0_i_i_reg_116_reg(8),
      I3 => i_0_i_i_reg_116_reg(2),
      I4 => i_0_i_i_reg_116_reg(1),
      O => \ap_CS_fsm[2]_i_3__0_n_7\
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040404040404FF"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_7\,
      I1 => \^ap_cs_fsm_reg[4]_0\(1),
      I2 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I3 => \^icmp_ln879_reg_273_reg[0]_0\,
      I4 => \ap_CS_fsm_reg[3]_0\,
      I5 => \ap_CS_fsm_reg[3]_1\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^icmp_ln879_reg_273\,
      I1 => \^ap_cs_fsm_reg[4]_0\(3),
      O => \^icmp_ln879_reg_273_reg[0]_0\
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(1),
      I1 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I2 => \ap_CS_fsm[4]_i_2_n_7\,
      I3 => \^ap_cs_fsm_reg[4]_0\(2),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_3_n_7\,
      I1 => \^p_066_0_i_i_reg_127_reg[8]_0\(5),
      I2 => \^p_066_0_i_i_reg_127_reg[8]_0\(6),
      I3 => \^p_066_0_i_i_reg_127_reg[8]_0\(3),
      I4 => \^p_066_0_i_i_reg_127_reg[8]_0\(4),
      O => \ap_CS_fsm[4]_i_2_n_7\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^p_066_0_i_i_reg_127_reg[8]_0\(0),
      I1 => \^p_066_0_i_i_reg_127_reg[8]_0\(7),
      I2 => \^p_066_0_i_i_reg_127_reg[8]_0\(8),
      I3 => \^p_066_0_i_i_reg_127_reg[8]_0\(2),
      I4 => \^p_066_0_i_i_reg_127_reg[8]_0\(1),
      O => \ap_CS_fsm[4]_i_3_n_7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[4]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[4]_0\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[4]_0\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^ap_cs_fsm_reg[4]_0\(3),
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_done_reg_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => canonize_tree_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => \^ap_done_reg\,
      I3 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I4 => \^ap_cs_fsm_reg[4]_0\(1),
      O => \ap_done_reg_i_1__7_n_7\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__7_n_7\,
      Q => \^ap_done_reg\,
      R => '0'
    );
\count[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF000000000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(1),
      I1 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => canonize_tree_U0_ap_continue,
      I4 => create_codeword_U0_ap_ready,
      I5 => symbol_bits_V_t_empty_n,
      O => full_n
    );
\count[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07FF07FF07FF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(1),
      I1 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => canonize_tree_U0_ap_continue,
      I4 => create_codeword_U0_ap_ready,
      I5 => symbol_bits_V_t_empty_n,
      O => \ap_CS_fsm_reg[2]_1\
    );
\count[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => val_assign6_loc_read_reg_245(8),
      I1 => i_op_assign_reg_139(8),
      I2 => val_assign6_loc_read_reg_245(7),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(7),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(6),
      I5 => val_assign6_loc_read_reg_245(6),
      O => \count[1]_i_4_n_7\
    );
\count[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => val_assign6_loc_read_reg_245(5),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(5),
      I2 => val_assign6_loc_read_reg_245(4),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(4),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(3),
      I5 => val_assign6_loc_read_reg_245(3),
      O => \count[1]_i_5_n_7\
    );
\count[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008241000041"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I2 => val_assign6_loc_read_reg_245(1),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I4 => val_assign6_loc_read_reg_245(2),
      I5 => val_assign6_loc_read_reg_245(0),
      O => \count[1]_i_6_n_7\
    );
\count_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_count_reg[1]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      CO(1) => \count_reg[1]_i_3_n_9\,
      CO(0) => \count_reg[1]_i_3_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_count_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \count[1]_i_4_n_7\,
      S(1) => \count[1]_i_5_n_7\,
      S(0) => \count[1]_i_6_n_7\
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I1 => \^ap_cs_fsm_reg[4]_0\(1),
      I2 => truncated_length_his_t_empty_n,
      I3 => truncate_tree_U0_ap_done,
      I4 => ap_sync_reg_channel_write_truncated_length_his,
      I5 => truncated_length_his_i_full_n,
      O => count0
    );
\i_0_i_i_reg_116[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(0),
      O => i_fu_174_p2(0)
    );
\i_0_i_i_reg_116[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(0),
      I1 => i_0_i_i_reg_116_reg(1),
      O => i_fu_174_p2(1)
    );
\i_0_i_i_reg_116[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(1),
      I1 => i_0_i_i_reg_116_reg(0),
      I2 => i_0_i_i_reg_116_reg(2),
      O => i_fu_174_p2(2)
    );
\i_0_i_i_reg_116[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(2),
      I1 => i_0_i_i_reg_116_reg(0),
      I2 => i_0_i_i_reg_116_reg(1),
      I3 => i_0_i_i_reg_116_reg(3),
      O => i_fu_174_p2(3)
    );
\i_0_i_i_reg_116[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(3),
      I1 => i_0_i_i_reg_116_reg(1),
      I2 => i_0_i_i_reg_116_reg(0),
      I3 => i_0_i_i_reg_116_reg(2),
      I4 => i_0_i_i_reg_116_reg(4),
      O => i_fu_174_p2(4)
    );
\i_0_i_i_reg_116[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(4),
      I1 => i_0_i_i_reg_116_reg(2),
      I2 => i_0_i_i_reg_116_reg(0),
      I3 => i_0_i_i_reg_116_reg(1),
      I4 => i_0_i_i_reg_116_reg(3),
      I5 => i_0_i_i_reg_116_reg(5),
      O => i_fu_174_p2(5)
    );
\i_0_i_i_reg_116[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_0_i_i_reg_116[8]_i_3_n_7\,
      I1 => i_0_i_i_reg_116_reg(6),
      O => i_fu_174_p2(6)
    );
\i_0_i_i_reg_116[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(6),
      I1 => \i_0_i_i_reg_116[8]_i_3_n_7\,
      I2 => i_0_i_i_reg_116_reg(7),
      O => i_fu_174_p2(7)
    );
\i_0_i_i_reg_116[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__0_n_7\,
      I1 => ap_CS_fsm_state2,
      O => \i_0_i_i_reg_116[8]_i_1_n_7\
    );
\i_0_i_i_reg_116[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(7),
      I1 => i_0_i_i_reg_116_reg(8),
      I2 => \i_0_i_i_reg_116[8]_i_3_n_7\,
      I3 => i_0_i_i_reg_116_reg(6),
      O => i_fu_174_p2(8)
    );
\i_0_i_i_reg_116[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_0_i_i_reg_116_reg(4),
      I1 => i_0_i_i_reg_116_reg(2),
      I2 => i_0_i_i_reg_116_reg(0),
      I3 => i_0_i_i_reg_116_reg(1),
      I4 => i_0_i_i_reg_116_reg(3),
      I5 => i_0_i_i_reg_116_reg(5),
      O => \i_0_i_i_reg_116[8]_i_3_n_7\
    );
\i_0_i_i_reg_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(0),
      Q => i_0_i_i_reg_116_reg(0),
      R => \^canonize_tree_u0_val_assign6_loc_read\
    );
\i_0_i_i_reg_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(1),
      Q => i_0_i_i_reg_116_reg(1),
      R => \^canonize_tree_u0_val_assign6_loc_read\
    );
\i_0_i_i_reg_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(2),
      Q => i_0_i_i_reg_116_reg(2),
      R => \^canonize_tree_u0_val_assign6_loc_read\
    );
\i_0_i_i_reg_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(3),
      Q => i_0_i_i_reg_116_reg(3),
      R => \^canonize_tree_u0_val_assign6_loc_read\
    );
\i_0_i_i_reg_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(4),
      Q => i_0_i_i_reg_116_reg(4),
      R => \^canonize_tree_u0_val_assign6_loc_read\
    );
\i_0_i_i_reg_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(5),
      Q => i_0_i_i_reg_116_reg(5),
      R => \^canonize_tree_u0_val_assign6_loc_read\
    );
\i_0_i_i_reg_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(6),
      Q => i_0_i_i_reg_116_reg(6),
      R => \^canonize_tree_u0_val_assign6_loc_read\
    );
\i_0_i_i_reg_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(7),
      Q => i_0_i_i_reg_116_reg(7),
      R => \^canonize_tree_u0_val_assign6_loc_read\
    );
\i_0_i_i_reg_116_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_116[8]_i_1_n_7\,
      D => i_fu_174_p2(8),
      Q => i_0_i_i_reg_116_reg(8),
      R => \^canonize_tree_u0_val_assign6_loc_read\
    );
\i_op_assign_reg_139[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_7\,
      O => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => k_reg_268(0),
      Q => \^i_op_assign_reg_139_reg[7]_0\(0),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => k_reg_268(1),
      Q => \^i_op_assign_reg_139_reg[7]_0\(1),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => k_reg_268(2),
      Q => \^i_op_assign_reg_139_reg[7]_0\(2),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => k_reg_268(3),
      Q => \^i_op_assign_reg_139_reg[7]_0\(3),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => k_reg_268(4),
      Q => \^i_op_assign_reg_139_reg[7]_0\(4),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => k_reg_268(5),
      Q => \^i_op_assign_reg_139_reg[7]_0\(5),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => k_reg_268(6),
      Q => \^i_op_assign_reg_139_reg[7]_0\(6),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => k_reg_268(7),
      Q => \^i_op_assign_reg_139_reg[7]_0\(7),
      R => ap_NS_fsm13_out
    );
\i_op_assign_reg_139_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => k_reg_268(8),
      Q => i_op_assign_reg_139(8),
      R => ap_NS_fsm13_out
    );
\icmp_ln879_reg_273[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_7\,
      I1 => \^ap_cs_fsm_reg[4]_0\(1),
      I2 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I3 => \^icmp_ln879_reg_273\,
      O => \icmp_ln879_reg_273[0]_i_1_n_7\
    );
\icmp_ln879_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln879_reg_273[0]_i_1_n_7\,
      Q => \^icmp_ln879_reg_273\,
      R => '0'
    );
\iptr[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFF800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(1),
      I1 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => canonize_tree_U0_ap_continue,
      I4 => \iptr_reg[0]_0\(0),
      O => \ap_CS_fsm_reg[2]_2\
    );
\k_reg_268[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(0),
      O => k_fu_195_p2(0)
    );
\k_reg_268[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(1),
      O => k_fu_195_p2(1)
    );
\k_reg_268[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I2 => \^i_op_assign_reg_139_reg[7]_0\(2),
      O => k_fu_195_p2(2)
    );
\k_reg_268[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I2 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(3),
      O => k_fu_195_p2(3)
    );
\k_reg_268[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(3),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I2 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(4),
      O => k_fu_195_p2(4)
    );
\k_reg_268[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(4),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I2 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(3),
      I5 => \^i_op_assign_reg_139_reg[7]_0\(5),
      O => k_fu_195_p2(5)
    );
\k_reg_268[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(5),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(3),
      I2 => \k_reg_268[6]_i_2_n_7\,
      I3 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(4),
      I5 => \^i_op_assign_reg_139_reg[7]_0\(6),
      O => k_fu_195_p2(6)
    );
\k_reg_268[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(1),
      O => \k_reg_268[6]_i_2_n_7\
    );
\k_reg_268[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(6),
      I1 => \k_reg_268[8]_i_2_n_7\,
      I2 => \^i_op_assign_reg_139_reg[7]_0\(7),
      O => k_fu_195_p2(7)
    );
\k_reg_268[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(7),
      I1 => \k_reg_268[8]_i_2_n_7\,
      I2 => \^i_op_assign_reg_139_reg[7]_0\(6),
      I3 => i_op_assign_reg_139(8),
      O => k_fu_195_p2(8)
    );
\k_reg_268[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^i_op_assign_reg_139_reg[7]_0\(4),
      I1 => \^i_op_assign_reg_139_reg[7]_0\(2),
      I2 => \^i_op_assign_reg_139_reg[7]_0\(0),
      I3 => \^i_op_assign_reg_139_reg[7]_0\(1),
      I4 => \^i_op_assign_reg_139_reg[7]_0\(3),
      I5 => \^i_op_assign_reg_139_reg[7]_0\(5),
      O => \k_reg_268[8]_i_2_n_7\
    );
\k_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => k_fu_195_p2(0),
      Q => k_reg_268(0),
      R => '0'
    );
\k_reg_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => k_fu_195_p2(1),
      Q => k_reg_268(1),
      R => '0'
    );
\k_reg_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => k_fu_195_p2(2),
      Q => k_reg_268(2),
      R => '0'
    );
\k_reg_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => k_fu_195_p2(3),
      Q => k_reg_268(3),
      R => '0'
    );
\k_reg_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => k_fu_195_p2(4),
      Q => k_reg_268(4),
      R => '0'
    );
\k_reg_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => k_fu_195_p2(5),
      Q => k_reg_268(5),
      R => '0'
    );
\k_reg_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => k_fu_195_p2(6),
      Q => k_reg_268(6),
      R => '0'
    );
\k_reg_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => k_fu_195_p2(7),
      Q => k_reg_268(7),
      R => '0'
    );
\k_reg_268_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(1),
      D => k_fu_195_p2(8),
      Q => k_reg_268(8),
      R => '0'
    );
\length_V_1_fu_58[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \^icmp_ln879_reg_273\,
      I2 => \^ap_cs_fsm_reg[4]_0\(3),
      I3 => \ap_CS_fsm[2]_i_2__0_n_7\,
      O => length_V_1_fu_58
    );
\length_V_1_fu_58[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(3),
      I1 => \^icmp_ln879_reg_273\,
      O => length_V_1_fu_580
    );
\length_V_1_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_277(0),
      Q => \^q\(0),
      R => length_V_1_fu_58
    );
\length_V_1_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_277(1),
      Q => \length_V_1_fu_58_reg_n_7_[1]\,
      R => length_V_1_fu_58
    );
\length_V_1_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_277(2),
      Q => \length_V_1_fu_58_reg_n_7_[2]\,
      R => length_V_1_fu_58
    );
\length_V_1_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_277(3),
      Q => \length_V_1_fu_58_reg_n_7_[3]\,
      R => length_V_1_fu_58
    );
\length_V_1_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_277(4),
      Q => \length_V_1_fu_58_reg_n_7_[4]\,
      R => length_V_1_fu_58
    );
\length_V_1_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => length_V_1_fu_580,
      D => length_V_reg_277(5),
      Q => \length_V_1_fu_58_reg_n_7_[5]\,
      R => length_V_1_fu_58
    );
\length_V_reg_277[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => canonize_tree_U0_codeword_length_histogram_V_address0(0)
    );
\length_V_reg_277[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[1]\,
      I1 => \^q\(0),
      O => canonize_tree_U0_codeword_length_histogram_V_address0(1)
    );
\length_V_reg_277[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[2]\,
      I1 => \^q\(0),
      I2 => \length_V_1_fu_58_reg_n_7_[1]\,
      O => canonize_tree_U0_codeword_length_histogram_V_address0(2)
    );
\length_V_reg_277[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[3]\,
      I1 => \length_V_1_fu_58_reg_n_7_[1]\,
      I2 => \^q\(0),
      I3 => \length_V_1_fu_58_reg_n_7_[2]\,
      O => canonize_tree_U0_codeword_length_histogram_V_address0(3)
    );
\length_V_reg_277[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[4]\,
      I1 => \length_V_1_fu_58_reg_n_7_[2]\,
      I2 => \^q\(0),
      I3 => \length_V_1_fu_58_reg_n_7_[1]\,
      I4 => \length_V_1_fu_58_reg_n_7_[3]\,
      O => \^length_v_1_fu_58_reg[4]_0\(0)
    );
\length_V_reg_277[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[4]\,
      I1 => \length_V_1_fu_58_reg_n_7_[2]\,
      I2 => \^q\(0),
      I3 => \length_V_1_fu_58_reg_n_7_[1]\,
      I4 => \length_V_1_fu_58_reg_n_7_[3]\,
      I5 => \length_V_1_fu_58_reg_n_7_[5]\,
      O => \^length_v_1_fu_58_reg[4]_0\(1)
    );
\length_V_reg_277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(2),
      D => canonize_tree_U0_codeword_length_histogram_V_address0(0),
      Q => length_V_reg_277(0),
      R => '0'
    );
\length_V_reg_277_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(2),
      D => canonize_tree_U0_codeword_length_histogram_V_address0(1),
      Q => length_V_reg_277(1),
      R => '0'
    );
\length_V_reg_277_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(2),
      D => canonize_tree_U0_codeword_length_histogram_V_address0(2),
      Q => length_V_reg_277(2),
      R => '0'
    );
\length_V_reg_277_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(2),
      D => canonize_tree_U0_codeword_length_histogram_V_address0(3),
      Q => length_V_reg_277(3),
      R => '0'
    );
\length_V_reg_277_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(2),
      D => \^length_v_1_fu_58_reg[4]_0\(0),
      Q => length_V_reg_277(4),
      R => '0'
    );
\length_V_reg_277_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[4]_0\(2),
      D => \^length_v_1_fu_58_reg[4]_0\(1),
      Q => length_V_reg_277(5),
      R => '0'
    );
\p_066_0_i_i_reg_127[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_5_reg_151(0),
      O => count_V_2_fu_239_p2(0)
    );
\p_066_0_i_i_reg_127[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t_V_5_reg_151(0),
      I1 => t_V_5_reg_151(1),
      O => \p_066_0_i_i_reg_127[1]_i_1_n_7\
    );
\p_066_0_i_i_reg_127[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => t_V_5_reg_151(1),
      I1 => t_V_5_reg_151(0),
      I2 => t_V_5_reg_151(2),
      O => \p_066_0_i_i_reg_127[2]_i_1_n_7\
    );
\p_066_0_i_i_reg_127[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => t_V_5_reg_151(2),
      I1 => t_V_5_reg_151(0),
      I2 => t_V_5_reg_151(1),
      I3 => t_V_5_reg_151(3),
      O => \p_066_0_i_i_reg_127[3]_i_1_n_7\
    );
\p_066_0_i_i_reg_127[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => t_V_5_reg_151(3),
      I1 => t_V_5_reg_151(1),
      I2 => t_V_5_reg_151(0),
      I3 => t_V_5_reg_151(2),
      I4 => t_V_5_reg_151(4),
      O => \p_066_0_i_i_reg_127[4]_i_1_n_7\
    );
\p_066_0_i_i_reg_127[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => t_V_5_reg_151(4),
      I1 => t_V_5_reg_151(2),
      I2 => t_V_5_reg_151(0),
      I3 => t_V_5_reg_151(1),
      I4 => t_V_5_reg_151(3),
      I5 => t_V_5_reg_151(5),
      O => \p_066_0_i_i_reg_127[5]_i_1_n_7\
    );
\p_066_0_i_i_reg_127[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \p_066_0_i_i_reg_127[8]_i_2_n_7\,
      I1 => t_V_5_reg_151(6),
      O => \p_066_0_i_i_reg_127[6]_i_1_n_7\
    );
\p_066_0_i_i_reg_127[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => t_V_5_reg_151(6),
      I1 => \p_066_0_i_i_reg_127[8]_i_2_n_7\,
      I2 => t_V_5_reg_151(7),
      O => \p_066_0_i_i_reg_127[7]_i_1_n_7\
    );
\p_066_0_i_i_reg_127[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => t_V_5_reg_151(7),
      I1 => \p_066_0_i_i_reg_127[8]_i_2_n_7\,
      I2 => t_V_5_reg_151(6),
      I3 => t_V_5_reg_151(8),
      O => \p_066_0_i_i_reg_127[8]_i_1_n_7\
    );
\p_066_0_i_i_reg_127[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => t_V_5_reg_151(4),
      I1 => t_V_5_reg_151(2),
      I2 => t_V_5_reg_151(0),
      I3 => t_V_5_reg_151(1),
      I4 => t_V_5_reg_151(3),
      I5 => t_V_5_reg_151(5),
      O => \p_066_0_i_i_reg_127[8]_i_2_n_7\
    );
\p_066_0_i_i_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => count_V_2_fu_239_p2(0),
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(0),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \p_066_0_i_i_reg_127[1]_i_1_n_7\,
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(1),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \p_066_0_i_i_reg_127[2]_i_1_n_7\,
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(2),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \p_066_0_i_i_reg_127[3]_i_1_n_7\,
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(3),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \p_066_0_i_i_reg_127[4]_i_1_n_7\,
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(4),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \p_066_0_i_i_reg_127[5]_i_1_n_7\,
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(5),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \p_066_0_i_i_reg_127[6]_i_1_n_7\,
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(6),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \p_066_0_i_i_reg_127[7]_i_1_n_7\,
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(7),
      R => ap_NS_fsm13_out
    );
\p_066_0_i_i_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => \p_066_0_i_i_reg_127[8]_i_1_n_7\,
      Q => \^p_066_0_i_i_reg_127_reg[8]_0\(8),
      R => ap_NS_fsm13_out
    );
\ram_reg_i_10__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \length_V_1_fu_58_reg_n_7_[4]\,
      O => DIADI(4)
    );
\ram_reg_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^length_v_1_fu_58_reg[4]_0\(0),
      I1 => truncate_tree_U0_output_length_histogram1_V_address0(4),
      I2 => iptr,
      O => \iptr_reg[0]\(4)
    );
ram_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACCCCCCC3"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address0(3),
      I1 => \length_V_1_fu_58_reg_n_7_[3]\,
      I2 => \length_V_1_fu_58_reg_n_7_[1]\,
      I3 => \^q\(0),
      I4 => \length_V_1_fu_58_reg_n_7_[2]\,
      I5 => iptr,
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9AAA9FFFF0000"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[3]\,
      I1 => \length_V_1_fu_58_reg_n_7_[1]\,
      I2 => \^q\(0),
      I3 => \length_V_1_fu_58_reg_n_7_[2]\,
      I4 => truncate_tree_U0_output_length_histogram1_V_address0(3),
      I5 => iptr,
      O => \iptr_reg[0]\(3)
    );
\ram_reg_i_11__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \length_V_1_fu_58_reg_n_7_[3]\,
      O => DIADI(3)
    );
ram_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACCC3"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address0(2),
      I1 => \length_V_1_fu_58_reg_n_7_[2]\,
      I2 => \^q\(0),
      I3 => \length_V_1_fu_58_reg_n_7_[1]\,
      I4 => iptr,
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A9FF00"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[2]\,
      I1 => \^q\(0),
      I2 => \length_V_1_fu_58_reg_n_7_[1]\,
      I3 => truncate_tree_U0_output_length_histogram1_V_address0(2),
      I4 => iptr,
      O => \iptr_reg[0]\(2)
    );
\ram_reg_i_12__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \length_V_1_fu_58_reg_n_7_[2]\,
      O => DIADI(2)
    );
ram_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC3"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address0(1),
      I1 => \length_V_1_fu_58_reg_n_7_[1]\,
      I2 => \^q\(0),
      I3 => iptr,
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"99F0"
    )
        port map (
      I0 => \length_V_1_fu_58_reg_n_7_[1]\,
      I1 => \^q\(0),
      I2 => truncate_tree_U0_output_length_histogram1_V_address0(1),
      I3 => iptr,
      O => \iptr_reg[0]\(1)
    );
\ram_reg_i_13__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \length_V_1_fu_58_reg_n_7_[1]\,
      O => DIADI(1)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \^q\(0),
      I1 => truncate_tree_U0_output_length_histogram1_V_address0(0),
      I2 => iptr,
      O => \iptr_reg[0]\(0)
    );
\ram_reg_i_14__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^q\(0),
      O => DIADI(0)
    );
\ram_reg_i_15__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state6,
      O => WEA(0)
    );
\ram_reg_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i_0_i_i_reg_116[8]_i_1_n_7\,
      I1 => ap_CS_fsm_state6,
      O => canonize_tree_U0_symbol_bits_V_we0
    );
\ram_reg_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(7),
      I1 => ap_CS_fsm_state6,
      I2 => i_0_i_i_reg_116_reg(7),
      O => ADDRARDADDR(7)
    );
\ram_reg_i_3__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(6),
      I1 => ap_CS_fsm_state6,
      I2 => i_0_i_i_reg_116_reg(6),
      O => ADDRARDADDR(6)
    );
\ram_reg_i_4__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(5),
      I1 => ap_CS_fsm_state6,
      I2 => i_0_i_i_reg_116_reg(5),
      O => ADDRARDADDR(5)
    );
\ram_reg_i_5__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(4),
      I1 => ap_CS_fsm_state6,
      I2 => i_0_i_i_reg_116_reg(4),
      O => ADDRARDADDR(4)
    );
\ram_reg_i_6__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(3),
      I1 => ap_CS_fsm_state6,
      I2 => i_0_i_i_reg_116_reg(3),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_7__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(2),
      I1 => ap_CS_fsm_state6,
      I2 => i_0_i_i_reg_116_reg(2),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_8__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(1),
      I1 => ap_CS_fsm_state6,
      I2 => i_0_i_i_reg_116_reg(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_9__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOBDO(0),
      I1 => ap_CS_fsm_state6,
      I2 => i_0_i_i_reg_116_reg(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^length_v_1_fu_58_reg[4]_0\(1),
      I1 => truncate_tree_U0_output_length_histogram1_V_address0(5),
      I2 => iptr,
      O => \iptr_reg[0]\(5)
    );
\t_V_5_reg_151[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF20FF20FF2020"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(1),
      I1 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I2 => \ap_CS_fsm[4]_i_2_n_7\,
      I3 => \^icmp_ln879_reg_273_reg[0]_0\,
      I4 => \ap_CS_fsm_reg[3]_0\,
      I5 => \ap_CS_fsm_reg[3]_1\,
      O => \t_V_5_reg_151[8]_i_1_n_7\
    );
\t_V_5_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(0),
      Q => t_V_5_reg_151(0),
      R => '0'
    );
\t_V_5_reg_151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(1),
      Q => t_V_5_reg_151(1),
      R => '0'
    );
\t_V_5_reg_151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(2),
      Q => t_V_5_reg_151(2),
      R => '0'
    );
\t_V_5_reg_151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(3),
      Q => t_V_5_reg_151(3),
      R => '0'
    );
\t_V_5_reg_151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(4),
      Q => t_V_5_reg_151(4),
      R => '0'
    );
\t_V_5_reg_151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(5),
      Q => t_V_5_reg_151(5),
      R => '0'
    );
\t_V_5_reg_151_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(6),
      Q => t_V_5_reg_151(6),
      R => '0'
    );
\t_V_5_reg_151_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(7),
      Q => t_V_5_reg_151(7),
      R => '0'
    );
\t_V_5_reg_151_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \t_V_5_reg_151[8]_i_1_n_7\,
      D => \t_V_5_reg_151_reg[8]_0\(8),
      Q => t_V_5_reg_151(8),
      R => '0'
    );
\tptr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^val_assign6_loc_read_reg_245_reg[8]_0\(0),
      I1 => \^ap_cs_fsm_reg[4]_0\(1),
      I2 => truncated_length_his_t_empty_n,
      I3 => tptr,
      O => \ap_CS_fsm_reg[2]_0\
    );
\val_assign6_loc_read_reg_245[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\(0),
      I1 => \^ap_done_reg\,
      I2 => val_assign6_loc_c_empty_n,
      I3 => sorted_copy2_value_V_t_empty_n,
      I4 => truncated_length_his_t_empty_n,
      O => \^canonize_tree_u0_val_assign6_loc_read\
    );
\val_assign6_loc_read_reg_245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign6_loc_read\,
      D => if_dout(0),
      Q => val_assign6_loc_read_reg_245(0),
      R => '0'
    );
\val_assign6_loc_read_reg_245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign6_loc_read\,
      D => if_dout(1),
      Q => val_assign6_loc_read_reg_245(1),
      R => '0'
    );
\val_assign6_loc_read_reg_245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign6_loc_read\,
      D => if_dout(2),
      Q => val_assign6_loc_read_reg_245(2),
      R => '0'
    );
\val_assign6_loc_read_reg_245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign6_loc_read\,
      D => if_dout(3),
      Q => val_assign6_loc_read_reg_245(3),
      R => '0'
    );
\val_assign6_loc_read_reg_245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign6_loc_read\,
      D => if_dout(4),
      Q => val_assign6_loc_read_reg_245(4),
      R => '0'
    );
\val_assign6_loc_read_reg_245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign6_loc_read\,
      D => if_dout(5),
      Q => val_assign6_loc_read_reg_245(5),
      R => '0'
    );
\val_assign6_loc_read_reg_245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign6_loc_read\,
      D => if_dout(6),
      Q => val_assign6_loc_read_reg_245(6),
      R => '0'
    );
\val_assign6_loc_read_reg_245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign6_loc_read\,
      D => if_dout(7),
      Q => val_assign6_loc_read_reg_245(7),
      R => '0'
    );
\val_assign6_loc_read_reg_245_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^canonize_tree_u0_val_assign6_loc_read\,
      D => if_dout(8),
      Q => val_assign6_loc_read_reg_245(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_compute_bit_lengtjbC_ram is
  port (
    \p_0106_0_i_i_reg_351_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_tptr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_fu_452_p3 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_097_0_i_i_reg_293_reg[5]\ : in STD_LOGIC;
    \p_0106_0_i_i_reg_351_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_compute_bit_lengtjbC_ram : entity is "compute_bit_lengtjbC_ram";
end design_1_huffman_encoding_0_1_compute_bit_lengtjbC_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_compute_bit_lengtjbC_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal child_depth_V_address0 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal child_depth_V_ce0 : STD_LOGIC;
  signal child_depth_V_ce1 : STD_LOGIC;
  signal child_depth_V_q0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal child_depth_V_q1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p_0106_0_i_i_reg_351_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ram_reg_i_26__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_27__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_28__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_29__6_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_351[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_351[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_351[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_351[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_351[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_0106_0_i_i_reg_351[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \p_097_0_i_i_reg_293[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_097_0_i_i_reg_293[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_097_0_i_i_reg_293[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \p_097_0_i_i_reg_293[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_097_0_i_i_reg_293[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \p_097_0_i_i_reg_293[5]_i_1\ : label is "soft_lutpair58";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1530;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "child_depth_V_U/compute_bit_lengtjbC_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 5;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 5;
  attribute SOFT_HLUTNM of \ram_reg_i_28__6\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ram_reg_i_29__6\ : label is "soft_lutpair60";
begin
  E(0) <= \^e\(0);
  \p_0106_0_i_i_reg_351_reg[1]\(1 downto 0) <= \^p_0106_0_i_i_reg_351_reg[1]\(1 downto 0);
\p_0106_0_i_i_reg_351[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => \p_0106_0_i_i_reg_351_reg[5]\(0),
      I3 => child_depth_V_q0(0),
      O => \ap_CS_fsm_reg[7]\(0)
    );
\p_0106_0_i_i_reg_351[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => \p_0106_0_i_i_reg_351_reg[5]\(1),
      I3 => child_depth_V_q0(1),
      O => \ap_CS_fsm_reg[7]\(1)
    );
\p_0106_0_i_i_reg_351[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => \p_0106_0_i_i_reg_351_reg[5]\(2),
      I3 => child_depth_V_q0(2),
      O => \ap_CS_fsm_reg[7]\(2)
    );
\p_0106_0_i_i_reg_351[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => \p_0106_0_i_i_reg_351_reg[5]\(3),
      I3 => child_depth_V_q0(3),
      O => \ap_CS_fsm_reg[7]\(3)
    );
\p_0106_0_i_i_reg_351[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => \p_0106_0_i_i_reg_351_reg[5]\(4),
      I3 => child_depth_V_q0(4),
      O => \ap_CS_fsm_reg[7]\(4)
    );
\p_0106_0_i_i_reg_351[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => \p_0106_0_i_i_reg_351_reg[5]\(5),
      I3 => child_depth_V_q0(5),
      O => \ap_CS_fsm_reg[7]\(5)
    );
\p_097_0_i_i_reg_293[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => child_depth_V_q0(0),
      I3 => child_depth_V_q1(0),
      O => \ap_CS_fsm_reg[7]_0\(0)
    );
\p_097_0_i_i_reg_293[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => child_depth_V_q0(1),
      I3 => child_depth_V_q1(1),
      O => \ap_CS_fsm_reg[7]_0\(1)
    );
\p_097_0_i_i_reg_293[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => child_depth_V_q0(2),
      I3 => child_depth_V_q1(2),
      O => \ap_CS_fsm_reg[7]_0\(2)
    );
\p_097_0_i_i_reg_293[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => child_depth_V_q0(3),
      I3 => child_depth_V_q1(3),
      O => \ap_CS_fsm_reg[7]_0\(3)
    );
\p_097_0_i_i_reg_293[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => child_depth_V_q0(4),
      I3 => child_depth_V_q1(4),
      O => \ap_CS_fsm_reg[7]_0\(4)
    );
\p_097_0_i_i_reg_293[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => Q(4),
      I1 => \p_097_0_i_i_reg_293_reg[5]\,
      I2 => child_depth_V_q0(5),
      I3 => child_depth_V_q1(5),
      O => \ap_CS_fsm_reg[7]_0\(5)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 6) => child_depth_V_address0(7 downto 2),
      ADDRBWRADDR(5 downto 4) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 6) => B"0000000000",
      DIADI(5 downto 2) => DIADI(3 downto 0),
      DIADI(1 downto 0) => \^p_0106_0_i_i_reg_351_reg[1]\(1 downto 0),
      DIBDI(15 downto 0) => B"0000000000000001",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 6) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 6),
      DOADO(5 downto 0) => child_depth_V_q1(5 downto 0),
      DOBDO(15 downto 6) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 6),
      DOBDO(5 downto 0) => child_depth_V_q0(5 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => child_depth_V_ce1,
      ENBWREN => child_depth_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^e\(0),
      WEA(0) => \^e\(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => Q(0),
      WEBWE(0) => Q(0)
    );
\ram_reg_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FF0099999999"
    )
        port map (
      I0 => ram_reg_0(6),
      I1 => \ram_reg_i_26__2_n_7\,
      I2 => DOADO(3),
      I3 => ram_reg_1(3),
      I4 => prev_tptr,
      I5 => \ram_reg_i_27__2_n_7\,
      O => child_depth_V_address0(7)
    );
\ram_reg_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00A9A9"
    )
        port map (
      I0 => ram_reg_0(5),
      I1 => ram_reg_0(4),
      I2 => \ram_reg_i_28__6_n_7\,
      I3 => D(1),
      I4 => Q(1),
      I5 => Q(3),
      O => child_depth_V_address0(6)
    );
\ram_reg_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FF0099999999"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => \ram_reg_i_28__6_n_7\,
      I2 => DOADO(2),
      I3 => ram_reg_1(2),
      I4 => prev_tptr,
      I5 => \ram_reg_i_27__2_n_7\,
      O => child_depth_V_address0(5)
    );
\ram_reg_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FF0099999999"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => \ram_reg_i_29__6_n_7\,
      I2 => DOADO(1),
      I3 => ram_reg_1(1),
      I4 => prev_tptr,
      I5 => \ram_reg_i_27__2_n_7\,
      O => child_depth_V_address0(4)
    );
\ram_reg_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00C9C9"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_0(2),
      I2 => ram_reg_0(1),
      I3 => D(0),
      I4 => Q(1),
      I5 => Q(3),
      O => child_depth_V_address0(3)
    );
\ram_reg_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FF0099999999"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_0(1),
      I2 => DOADO(0),
      I3 => ram_reg_1(0),
      I4 => prev_tptr,
      I5 => \ram_reg_i_27__2_n_7\,
      O => child_depth_V_address0(2)
    );
\ram_reg_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => child_depth_V_ce1
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_2(1),
      I1 => ram_reg_2(0),
      O => \^p_0106_0_i_i_reg_351_reg[1]\(1)
    );
\ram_reg_i_24__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_2(0),
      O => \^p_0106_0_i_i_reg_351_reg[1]\(0)
    );
\ram_reg_i_25__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => tmp_fu_452_p3,
      O => \^e\(0)
    );
\ram_reg_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => ram_reg_0(1),
      I2 => ram_reg_0(2),
      I3 => ram_reg_0(0),
      I4 => ram_reg_0(4),
      I5 => ram_reg_0(5),
      O => \ram_reg_i_26__2_n_7\
    );
\ram_reg_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => \ram_reg_i_27__2_n_7\
    );
\ram_reg_i_28__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_0(2),
      I2 => ram_reg_0(1),
      I3 => ram_reg_0(3),
      O => \ram_reg_i_28__6_n_7\
    );
\ram_reg_i_29__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => ram_reg_0(2),
      I2 => ram_reg_0(0),
      O => \ram_reg_i_29__6_n_7\
    );
\ram_reg_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      O => child_depth_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram is
  port (
    \i_0_i_i_reg_282_reg[2]\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    length_histogram_V_d0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    icmp_ln883_1_reg_651 : in STD_LOGIC;
    icmp_ln883_reg_647 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram : entity is "compute_bit_lengtkbM_ram";
end design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram is
  signal \^diadi\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^i_0_i_i_reg_282_reg[2]\ : STD_LOGIC;
  signal internal_length_hist_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal internal_length_hist_ce0 : STD_LOGIC;
  signal \^length_histogram_v_d0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ram_reg_i_19__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_20__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_21__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_22__2_n_7\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "internal_length_hist_U/compute_bit_lengtkbM_ram_U/ram";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
begin
  DIADI(3 downto 0) <= \^diadi\(3 downto 0);
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  \i_0_i_i_reg_282_reg[2]\ <= \^i_0_i_i_reg_282_reg[2]\;
  length_histogram_V_d0(8 downto 0) <= \^length_histogram_v_d0\(8 downto 0);
\q0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_0\(1),
      I2 => \q0_reg[0]_0\(0),
      O => internal_length_hist_ce0
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_ce0,
      D => q00(8),
      Q => q0(8),
      R => '0'
    );
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \^ap_cs_fsm_reg[1]\
    );
ram_reg_0_63_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2E002E"
    )
        port map (
      I0 => Q(0),
      I1 => \q0_reg[0]_0\(1),
      I2 => ram_reg(0),
      I3 => \q0_reg[0]_0\(2),
      I4 => \q0_reg[0]_1\,
      O => internal_length_hist_address0(0)
    );
ram_reg_0_63_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2EE200002EE2"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg[0]_0\(1),
      I2 => ram_reg(0),
      I3 => ram_reg(1),
      I4 => \q0_reg[0]_0\(2),
      I5 => \q0_reg[0]_2\,
      O => internal_length_hist_address0(1)
    );
ram_reg_0_63_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_0\(1),
      I3 => \q0_reg[0]_0\(2),
      I4 => \^diadi\(0),
      O => internal_length_hist_address0(2)
    );
ram_reg_0_63_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => Q(3),
      I1 => \q0_reg[0]_4\,
      I2 => \q0_reg[0]_0\(1),
      I3 => \q0_reg[0]_0\(2),
      I4 => \^diadi\(1),
      O => internal_length_hist_address0(3)
    );
ram_reg_0_63_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => Q(4),
      I1 => \q0_reg[0]_5\,
      I2 => \q0_reg[0]_0\(1),
      I3 => \q0_reg[0]_0\(2),
      I4 => \^diadi\(2),
      O => internal_length_hist_address0(4)
    );
ram_reg_0_63_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFACC0A"
    )
        port map (
      I0 => Q(5),
      I1 => \q0_reg[0]_6\,
      I2 => \q0_reg[0]_0\(1),
      I3 => \q0_reg[0]_0\(2),
      I4 => \^diadi\(3),
      O => internal_length_hist_address0(5)
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \^ap_cs_fsm_reg[1]\
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \^ap_cs_fsm_reg[1]\
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \^ap_cs_fsm_reg[1]\
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \^ap_cs_fsm_reg[1]\
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \^ap_cs_fsm_reg[1]\
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \^ap_cs_fsm_reg[1]\
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \^ap_cs_fsm_reg[1]\
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => internal_length_hist_address0(0),
      A1 => internal_length_hist_address0(1),
      A2 => internal_length_hist_address0(2),
      A3 => internal_length_hist_address0(3),
      A4 => internal_length_hist_address0(4),
      A5 => internal_length_hist_address0(5),
      D => \^length_histogram_v_d0\(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => \^ap_cs_fsm_reg[1]\
    );
\ram_reg_i_10__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000800"
    )
        port map (
      I0 => q0(5),
      I1 => q0(4),
      I2 => \ram_reg_i_20__4_n_7\,
      I3 => \q0_reg[0]_0\(2),
      I4 => q0(6),
      O => \^length_histogram_v_d0\(6)
    );
\ram_reg_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \ram_reg_i_20__4_n_7\,
      I1 => q0(4),
      I2 => \q0_reg[0]_0\(2),
      I3 => q0(5),
      O => \^length_histogram_v_d0\(5)
    );
\ram_reg_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \ram_reg_i_20__4_n_7\,
      I1 => \q0_reg[0]_0\(2),
      I2 => q0(4),
      O => \^length_histogram_v_d0\(4)
    );
\ram_reg_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \ram_reg_i_21__3_n_7\,
      I1 => \q0_reg[0]_0\(2),
      I2 => q0(3),
      O => \^length_histogram_v_d0\(3)
    );
\ram_reg_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077F0000F8800000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => q0(0),
      I2 => ram_reg_1,
      I3 => q0(1),
      I4 => \q0_reg[0]_0\(2),
      I5 => q0(2),
      O => \^length_histogram_v_d0\(2)
    );
\ram_reg_i_15__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87780000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => q0(0),
      I2 => ram_reg_1,
      I3 => q0(1),
      I4 => \q0_reg[0]_0\(2),
      O => \^length_histogram_v_d0\(1)
    );
\ram_reg_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => q0(0),
      I1 => \q0_reg[0]_0\(2),
      I2 => ram_reg_0,
      O => \^length_histogram_v_d0\(0)
    );
\ram_reg_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ram_reg_i_22__2_n_7\,
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(0),
      O => \^i_0_i_i_reg_282_reg[2]\
    );
\ram_reg_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ram_reg(4),
      I1 => ram_reg(3),
      I2 => ram_reg(1),
      I3 => ram_reg(0),
      I4 => ram_reg(2),
      I5 => ram_reg(5),
      O => \^diadi\(3)
    );
\ram_reg_i_19__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => q0(6),
      I1 => \ram_reg_i_20__4_n_7\,
      I2 => q0(4),
      I3 => q0(5),
      O => \ram_reg_i_19__3_n_7\
    );
\ram_reg_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888FFF8888"
    )
        port map (
      I0 => \^i_0_i_i_reg_282_reg[2]\,
      I1 => \q0_reg[0]_0\(0),
      I2 => icmp_ln883_1_reg_651,
      I3 => icmp_ln883_reg_647,
      I4 => \q0_reg[0]_0\(2),
      I5 => ram_reg_2,
      O => \^ap_cs_fsm_reg[1]\
    );
\ram_reg_i_20__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ram_reg(2),
      I1 => ram_reg(0),
      I2 => ram_reg(1),
      I3 => ram_reg(3),
      I4 => ram_reg(4),
      O => \^diadi\(2)
    );
\ram_reg_i_20__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_0,
      I1 => q0(0),
      I2 => ram_reg_1,
      I3 => q0(1),
      I4 => q0(2),
      I5 => q0(3),
      O => \ram_reg_i_20__4_n_7\
    );
\ram_reg_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => ram_reg(3),
      I1 => ram_reg(1),
      I2 => ram_reg(0),
      I3 => ram_reg(2),
      O => \^diadi\(1)
    );
\ram_reg_i_21__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"577F7F7F"
    )
        port map (
      I0 => q0(2),
      I1 => q0(1),
      I2 => ram_reg_1,
      I3 => q0(0),
      I4 => ram_reg_0,
      O => \ram_reg_i_21__3_n_7\
    );
\ram_reg_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(6),
      I3 => Q(3),
      O => \ram_reg_i_22__2_n_7\
    );
\ram_reg_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ram_reg(0),
      I1 => ram_reg(1),
      I2 => ram_reg(2),
      O => \^diadi\(0)
    );
\ram_reg_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \ram_reg_i_19__3_n_7\,
      I1 => q0(7),
      I2 => \q0_reg[0]_0\(2),
      I3 => q0(8),
      O => \^length_histogram_v_d0\(8)
    );
\ram_reg_i_9__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => q0(6),
      I1 => \ram_reg_i_20__4_n_7\,
      I2 => q0(4),
      I3 => q0(5),
      I4 => \q0_reg[0]_0\(2),
      I5 => q0(7),
      O => \^length_histogram_v_d0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_codeword_flbW_ram is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln18_reg_428 : in STD_LOGIC;
    \q0_reg[26]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[26]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_15_0_0__52_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \tmp_data_V_fu_102_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_15_0_0__0_0\ : in STD_LOGIC;
    icmp_ln883_reg_498 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_codeword_flbW_ram : entity is "create_codeword_flbW_ram";
end design_1_huffman_encoding_0_1_create_codeword_flbW_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_codeword_flbW_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln700_fu_412_p2 : STD_LOGIC_VECTOR ( 26 downto 1 );
  signal d0 : STD_LOGIC_VECTOR ( 26 downto 1 );
  signal first_codeword_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal first_codeword_V_ce0 : STD_LOGIC;
  signal p_Result_s_fu_328_p40 : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \q0_reg_n_7_[0]\ : STD_LOGIC;
  signal \q0_reg_n_7_[10]\ : STD_LOGIC;
  signal \q0_reg_n_7_[11]\ : STD_LOGIC;
  signal \q0_reg_n_7_[12]\ : STD_LOGIC;
  signal \q0_reg_n_7_[13]\ : STD_LOGIC;
  signal \q0_reg_n_7_[14]\ : STD_LOGIC;
  signal \q0_reg_n_7_[15]\ : STD_LOGIC;
  signal \q0_reg_n_7_[16]\ : STD_LOGIC;
  signal \q0_reg_n_7_[17]\ : STD_LOGIC;
  signal \q0_reg_n_7_[18]\ : STD_LOGIC;
  signal \q0_reg_n_7_[19]\ : STD_LOGIC;
  signal \q0_reg_n_7_[1]\ : STD_LOGIC;
  signal \q0_reg_n_7_[20]\ : STD_LOGIC;
  signal \q0_reg_n_7_[21]\ : STD_LOGIC;
  signal \q0_reg_n_7_[22]\ : STD_LOGIC;
  signal \q0_reg_n_7_[23]\ : STD_LOGIC;
  signal \q0_reg_n_7_[24]\ : STD_LOGIC;
  signal \q0_reg_n_7_[25]\ : STD_LOGIC;
  signal \q0_reg_n_7_[2]\ : STD_LOGIC;
  signal \q0_reg_n_7_[3]\ : STD_LOGIC;
  signal \q0_reg_n_7_[4]\ : STD_LOGIC;
  signal \q0_reg_n_7_[5]\ : STD_LOGIC;
  signal \q0_reg_n_7_[6]\ : STD_LOGIC;
  signal \q0_reg_n_7_[7]\ : STD_LOGIC;
  signal \q0_reg_n_7_[8]\ : STD_LOGIC;
  signal \q0_reg_n_7_[9]\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_i_1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__0_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__10_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__11_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__12_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__13_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__14_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__15_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__16_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__17_i_2_n_10\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__17_i_2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__17_i_2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__17_i_2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__17_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__18_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__19_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_i_2_n_10\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_i_2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_i_2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_i_2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__20_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__21_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__22_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__23_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__24_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__25_i_2_n_10\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__25_i_2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__25_i_2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__25_i_2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__25_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__26_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__27_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__28_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__29_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__30_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__31_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__32_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__33_i_2_n_10\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__33_i_2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__33_i_2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__33_i_2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__33_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__34_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__35_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__36_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__37_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__38_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__39_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__40_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__41_i_2_n_10\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__41_i_2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__41_i_2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__41_i_2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__41_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__42_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__43_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__44_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__45_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__46_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__47_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__48_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__49_i_2_n_10\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__49_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__50_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__51_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__52_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__7_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__8_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__9_i_2_n_10\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__9_i_2_n_7\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__9_i_2_n_8\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__9_i_2_n_9\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__9_n_7\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_1_n_7 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_2_n_7 : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_7 : STD_LOGIC;
  signal \tmp_data_V_fu_102[10]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[10]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[11]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[11]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[12]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[12]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[13]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[13]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[14]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[14]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[15]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[15]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[16]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[16]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[17]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[17]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[18]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[18]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[19]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[19]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[20]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[20]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[21]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[21]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[22]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[22]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[23]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[23]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[24]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[25]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[26]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[26]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[26]_i_5_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[26]_i_6_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[5]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[5]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[6]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[6]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[7]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[7]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[7]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[8]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[8]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[8]_i_4_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[9]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_data_V_fu_102[9]_i_3_n_7\ : STD_LOGIC;
  signal \NLW_ram_reg_0_15_0_0__49_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_0_15_0_0__49_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \q0[10]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \q0[11]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \q0[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \q0[13]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \q0[14]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \q0[15]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \q0[16]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \q0[17]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \q0[18]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \q0[19]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \q0[20]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \q0[22]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \q0[23]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \q0[24]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \q0[25]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \q0[26]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \q0[8]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \q0[9]_i_1\ : label is "soft_lutpair95";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 729;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__10\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__10\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__10\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__10\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__10\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__10\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__10\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__10\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__11\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__11\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__11\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__11\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__11\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__11\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__11\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__11\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__12\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__12\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__12\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__12\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__12\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__12\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__12\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__12\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__13\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__13\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__13\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__13\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__13\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__13\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__13\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__13\ : label is 7;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__14\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__14\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__14\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__14\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__14\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__14\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__14\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__14\ : label is 7;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__15\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__15\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__15\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__15\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__15\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__15\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__15\ : label is 8;
  attribute ram_slice_end of \ram_reg_0_15_0_0__15\ : label is 8;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__16\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__16\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__16\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__16\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__16\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__16\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__16\ : label is 8;
  attribute ram_slice_end of \ram_reg_0_15_0_0__16\ : label is 8;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__17\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__17\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__17\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__17\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__17\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__17\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__17\ : label is 9;
  attribute ram_slice_end of \ram_reg_0_15_0_0__17\ : label is 9;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__18\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__18\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__18\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__18\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__18\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__18\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__18\ : label is 9;
  attribute ram_slice_end of \ram_reg_0_15_0_0__18\ : label is 9;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__19\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__19\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__19\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__19\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__19\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__19\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__19\ : label is 10;
  attribute ram_slice_end of \ram_reg_0_15_0_0__19\ : label is 10;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__20\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__20\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__20\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__20\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__20\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__20\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__20\ : label is 10;
  attribute ram_slice_end of \ram_reg_0_15_0_0__20\ : label is 10;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__21\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__21\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__21\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__21\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__21\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__21\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__21\ : label is 11;
  attribute ram_slice_end of \ram_reg_0_15_0_0__21\ : label is 11;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__22\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__22\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__22\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__22\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__22\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__22\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__22\ : label is 11;
  attribute ram_slice_end of \ram_reg_0_15_0_0__22\ : label is 11;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__23\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__23\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__23\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__23\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__23\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__23\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__23\ : label is 12;
  attribute ram_slice_end of \ram_reg_0_15_0_0__23\ : label is 12;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__24\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__24\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__24\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__24\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__24\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__24\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__24\ : label is 12;
  attribute ram_slice_end of \ram_reg_0_15_0_0__24\ : label is 12;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__25\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__25\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__25\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__25\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__25\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__25\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__25\ : label is 13;
  attribute ram_slice_end of \ram_reg_0_15_0_0__25\ : label is 13;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__26\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__26\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__26\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__26\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__26\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__26\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__26\ : label is 13;
  attribute ram_slice_end of \ram_reg_0_15_0_0__26\ : label is 13;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__27\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__27\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__27\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__27\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__27\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__27\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__27\ : label is 14;
  attribute ram_slice_end of \ram_reg_0_15_0_0__27\ : label is 14;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__28\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__28\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__28\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__28\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__28\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__28\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__28\ : label is 14;
  attribute ram_slice_end of \ram_reg_0_15_0_0__28\ : label is 14;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__29\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__29\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__29\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__29\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__29\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__29\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__29\ : label is 15;
  attribute ram_slice_end of \ram_reg_0_15_0_0__29\ : label is 15;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__30\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__30\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__30\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__30\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__30\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__30\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__30\ : label is 15;
  attribute ram_slice_end of \ram_reg_0_15_0_0__30\ : label is 15;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__31\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__31\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__31\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__31\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__31\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__31\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__31\ : label is 16;
  attribute ram_slice_end of \ram_reg_0_15_0_0__31\ : label is 16;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__32\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__32\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__32\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__32\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__32\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__32\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__32\ : label is 16;
  attribute ram_slice_end of \ram_reg_0_15_0_0__32\ : label is 16;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__33\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__33\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__33\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__33\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__33\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__33\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__33\ : label is 17;
  attribute ram_slice_end of \ram_reg_0_15_0_0__33\ : label is 17;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__34\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__34\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__34\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__34\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__34\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__34\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__34\ : label is 17;
  attribute ram_slice_end of \ram_reg_0_15_0_0__34\ : label is 17;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__35\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__35\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__35\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__35\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__35\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__35\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__35\ : label is 18;
  attribute ram_slice_end of \ram_reg_0_15_0_0__35\ : label is 18;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__36\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__36\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__36\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__36\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__36\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__36\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__36\ : label is 18;
  attribute ram_slice_end of \ram_reg_0_15_0_0__36\ : label is 18;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__37\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__37\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__37\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__37\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__37\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__37\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__37\ : label is 19;
  attribute ram_slice_end of \ram_reg_0_15_0_0__37\ : label is 19;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__38\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__38\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__38\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__38\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__38\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__38\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__38\ : label is 19;
  attribute ram_slice_end of \ram_reg_0_15_0_0__38\ : label is 19;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__39\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__39\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__39\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__39\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__39\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__39\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__39\ : label is 20;
  attribute ram_slice_end of \ram_reg_0_15_0_0__39\ : label is 20;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__40\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__40\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__40\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__40\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__40\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__40\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__40\ : label is 20;
  attribute ram_slice_end of \ram_reg_0_15_0_0__40\ : label is 20;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__41\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__41\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__41\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__41\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__41\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__41\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__41\ : label is 21;
  attribute ram_slice_end of \ram_reg_0_15_0_0__41\ : label is 21;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__42\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__42\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__42\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__42\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__42\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__42\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__42\ : label is 21;
  attribute ram_slice_end of \ram_reg_0_15_0_0__42\ : label is 21;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__43\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__43\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__43\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__43\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__43\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__43\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__43\ : label is 22;
  attribute ram_slice_end of \ram_reg_0_15_0_0__43\ : label is 22;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__44\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__44\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__44\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__44\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__44\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__44\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__44\ : label is 22;
  attribute ram_slice_end of \ram_reg_0_15_0_0__44\ : label is 22;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__45\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__45\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__45\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__45\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__45\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__45\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__45\ : label is 23;
  attribute ram_slice_end of \ram_reg_0_15_0_0__45\ : label is 23;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__46\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__46\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__46\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__46\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__46\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__46\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__46\ : label is 23;
  attribute ram_slice_end of \ram_reg_0_15_0_0__46\ : label is 23;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__47\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__47\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__47\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__47\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__47\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__47\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__47\ : label is 24;
  attribute ram_slice_end of \ram_reg_0_15_0_0__47\ : label is 24;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__48\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__48\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__48\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__48\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__48\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__48\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__48\ : label is 24;
  attribute ram_slice_end of \ram_reg_0_15_0_0__48\ : label is 24;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__49\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__49\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__49\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__49\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__49\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__49\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__49\ : label is 25;
  attribute ram_slice_end of \ram_reg_0_15_0_0__49\ : label is 25;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__50\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__50\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__50\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__50\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__50\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__50\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__50\ : label is 25;
  attribute ram_slice_end of \ram_reg_0_15_0_0__50\ : label is 25;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__51\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__51\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__51\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__51\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__51\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__51\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__51\ : label is 26;
  attribute ram_slice_end of \ram_reg_0_15_0_0__51\ : label is 26;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__52\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__52\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__52\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__52\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__52\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__52\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__52\ : label is 26;
  attribute ram_slice_end of \ram_reg_0_15_0_0__52\ : label is 26;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__7\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__7\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__7\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__7\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__7\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__7\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__7\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__7\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__8\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__8\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__8\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__8\ : label is 16;
  attribute ram_addr_end of \ram_reg_0_15_0_0__8\ : label is 26;
  attribute ram_offset of \ram_reg_0_15_0_0__8\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__8\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__8\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__9\ : label is 729;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__9\ : label is "first_codeword_V_U/create_codeword_flbW_ram_U/ram";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__9\ : label is "RAM16X1S";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__9\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_15_0_0__9\ : label is 15;
  attribute ram_offset of \ram_reg_0_15_0_0__9\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__9\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__9\ : label is 5;
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[11]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[12]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[13]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[14]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[14]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[15]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[15]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[16]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[17]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[18]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[19]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[20]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[21]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[22]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[23]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[5]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[6]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[7]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[7]_i_4\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[8]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_data_V_fu_102[9]_i_1\ : label is "soft_lutpair82";
begin
  E(0) <= \^e\(0);
\p_0199_0_reg_217[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(0),
      I2 => icmp_ln18_reg_428,
      O => \^e\(0)
    );
\q0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__0_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => ram_reg_0_15_0_0_n_7,
      O => q00(0)
    );
\q0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__20_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__19_n_7\,
      O => q00(10)
    );
\q0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__22_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__21_n_7\,
      O => q00(11)
    );
\q0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__24_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__23_n_7\,
      O => q00(12)
    );
\q0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__26_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__25_n_7\,
      O => q00(13)
    );
\q0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__28_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__27_n_7\,
      O => q00(14)
    );
\q0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__30_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__29_n_7\,
      O => q00(15)
    );
\q0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__32_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__31_n_7\,
      O => q00(16)
    );
\q0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__34_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__33_n_7\,
      O => q00(17)
    );
\q0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__36_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__35_n_7\,
      O => q00(18)
    );
\q0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__38_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__37_n_7\,
      O => q00(19)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__2_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__1_n_7\,
      O => q00(1)
    );
\q0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__40_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__39_n_7\,
      O => q00(20)
    );
\q0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__42_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__41_n_7\,
      O => q00(21)
    );
\q0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__44_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__43_n_7\,
      O => q00(22)
    );
\q0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__46_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__45_n_7\,
      O => q00(23)
    );
\q0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__48_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__47_n_7\,
      O => q00(24)
    );
\q0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__50_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__49_n_7\,
      O => q00(25)
    );
\q0[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(2),
      O => first_codeword_V_ce0
    );
\q0[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__52_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__51_n_7\,
      O => q00(26)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__4_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__3_n_7\,
      O => q00(2)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__5_n_7\,
      O => q00(3)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__8_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__7_n_7\,
      O => q00(4)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__10_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__9_n_7\,
      O => q00(5)
    );
\q0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__12_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__11_n_7\,
      O => q00(6)
    );
\q0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__14_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__13_n_7\,
      O => q00(7)
    );
\q0[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__16_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__15_n_7\,
      O => q00(8)
    );
\q0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__18_n_7\,
      I1 => first_codeword_V_address0(4),
      I2 => \ram_reg_0_15_0_0__17_n_7\,
      O => q00(9)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(0),
      Q => \q0_reg_n_7_[0]\,
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(10),
      Q => \q0_reg_n_7_[10]\,
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(11),
      Q => \q0_reg_n_7_[11]\,
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(12),
      Q => \q0_reg_n_7_[12]\,
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(13),
      Q => \q0_reg_n_7_[13]\,
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(14),
      Q => \q0_reg_n_7_[14]\,
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(15),
      Q => \q0_reg_n_7_[15]\,
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(16),
      Q => \q0_reg_n_7_[16]\,
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(17),
      Q => \q0_reg_n_7_[17]\,
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(18),
      Q => \q0_reg_n_7_[18]\,
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(19),
      Q => \q0_reg_n_7_[19]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(1),
      Q => \q0_reg_n_7_[1]\,
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(20),
      Q => \q0_reg_n_7_[20]\,
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(21),
      Q => \q0_reg_n_7_[21]\,
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(22),
      Q => \q0_reg_n_7_[22]\,
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(23),
      Q => \q0_reg_n_7_[23]\,
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(24),
      Q => \q0_reg_n_7_[24]\,
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(25),
      Q => \q0_reg_n_7_[25]\,
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(26),
      Q => p_Result_s_fu_328_p40,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(2),
      Q => \q0_reg_n_7_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(3),
      Q => \q0_reg_n_7_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(4),
      Q => \q0_reg_n_7_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(5),
      Q => \q0_reg_n_7_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(6),
      Q => \q0_reg_n_7_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(7),
      Q => \q0_reg_n_7_[7]\,
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(8),
      Q => \q0_reg_n_7_[8]\,
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_codeword_V_ce0,
      D => q00(9),
      Q => \q0_reg_n_7_[9]\,
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => ram_reg_0_15_0_0_i_1_n_7,
      O => ram_reg_0_15_0_0_n_7,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => ram_reg_0_15_0_0_i_1_n_7,
      O => \ram_reg_0_15_0_0__0_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE0000"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__0_0\,
      I3 => icmp_ln883_reg_498,
      I4 => first_codeword_V_address0(4),
      O => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(1),
      O => \ram_reg_0_15_0_0__1_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__10\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(5),
      O => \ram_reg_0_15_0_0__10_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__11\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(6),
      O => \ram_reg_0_15_0_0__11_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(6),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(5),
      O => d0(6)
    );
\ram_reg_0_15_0_0__12\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(6),
      O => \ram_reg_0_15_0_0__12_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__13\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(7),
      O => \ram_reg_0_15_0_0__13_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__13_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(7),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(6),
      O => d0(7)
    );
\ram_reg_0_15_0_0__14\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(7),
      O => \ram_reg_0_15_0_0__14_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__15\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(8),
      O => \ram_reg_0_15_0_0__15_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(8),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(7),
      O => d0(8)
    );
\ram_reg_0_15_0_0__16\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(8),
      O => \ram_reg_0_15_0_0__16_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__17\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(9),
      O => \ram_reg_0_15_0_0__17_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__17_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(9),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(8),
      O => d0(9)
    );
\ram_reg_0_15_0_0__17_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_0_0__9_i_2_n_7\,
      CO(3) => \ram_reg_0_15_0_0__17_i_2_n_7\,
      CO(2) => \ram_reg_0_15_0_0__17_i_2_n_8\,
      CO(1) => \ram_reg_0_15_0_0__17_i_2_n_9\,
      CO(0) => \ram_reg_0_15_0_0__17_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_412_p2(12 downto 9),
      S(3) => \q0_reg_n_7_[12]\,
      S(2) => \q0_reg_n_7_[11]\,
      S(1) => \q0_reg_n_7_[10]\,
      S(0) => \q0_reg_n_7_[9]\
    );
\ram_reg_0_15_0_0__18\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(9),
      O => \ram_reg_0_15_0_0__18_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__19\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(10),
      O => \ram_reg_0_15_0_0__19_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__19_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(10),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(9),
      O => d0(10)
    );
\ram_reg_0_15_0_0__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(1),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(0),
      O => d0(1)
    );
\ram_reg_0_15_0_0__1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_15_0_0__1_i_2_n_7\,
      CO(2) => \ram_reg_0_15_0_0__1_i_2_n_8\,
      CO(1) => \ram_reg_0_15_0_0__1_i_2_n_9\,
      CO(0) => \ram_reg_0_15_0_0__1_i_2_n_10\,
      CYINIT => \q0_reg_n_7_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_412_p2(4 downto 1),
      S(3) => \q0_reg_n_7_[4]\,
      S(2) => \q0_reg_n_7_[3]\,
      S(1) => \q0_reg_n_7_[2]\,
      S(0) => \q0_reg_n_7_[1]\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(1),
      O => \ram_reg_0_15_0_0__2_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__20\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(10),
      O => \ram_reg_0_15_0_0__20_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__21\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(11),
      O => \ram_reg_0_15_0_0__21_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__21_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(11),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(10),
      O => d0(11)
    );
\ram_reg_0_15_0_0__22\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(11),
      O => \ram_reg_0_15_0_0__22_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__23\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(12),
      O => \ram_reg_0_15_0_0__23_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__23_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(12),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(11),
      O => d0(12)
    );
\ram_reg_0_15_0_0__24\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(12),
      O => \ram_reg_0_15_0_0__24_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__25\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(13),
      O => \ram_reg_0_15_0_0__25_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__25_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(13),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(12),
      O => d0(13)
    );
\ram_reg_0_15_0_0__25_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_0_0__17_i_2_n_7\,
      CO(3) => \ram_reg_0_15_0_0__25_i_2_n_7\,
      CO(2) => \ram_reg_0_15_0_0__25_i_2_n_8\,
      CO(1) => \ram_reg_0_15_0_0__25_i_2_n_9\,
      CO(0) => \ram_reg_0_15_0_0__25_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_412_p2(16 downto 13),
      S(3) => \q0_reg_n_7_[16]\,
      S(2) => \q0_reg_n_7_[15]\,
      S(1) => \q0_reg_n_7_[14]\,
      S(0) => \q0_reg_n_7_[13]\
    );
\ram_reg_0_15_0_0__26\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(13),
      O => \ram_reg_0_15_0_0__26_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__27\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(14),
      O => \ram_reg_0_15_0_0__27_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__27_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(14),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(13),
      O => d0(14)
    );
\ram_reg_0_15_0_0__28\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(14),
      O => \ram_reg_0_15_0_0__28_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__29\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(15),
      O => \ram_reg_0_15_0_0__29_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__29_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(15),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(14),
      O => d0(15)
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(2),
      O => \ram_reg_0_15_0_0__3_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__30\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(15),
      O => \ram_reg_0_15_0_0__30_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__31\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(16),
      O => \ram_reg_0_15_0_0__31_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__31_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(16),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(15),
      O => d0(16)
    );
\ram_reg_0_15_0_0__32\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(16),
      O => \ram_reg_0_15_0_0__32_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__33\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(17),
      O => \ram_reg_0_15_0_0__33_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__33_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(17),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(16),
      O => d0(17)
    );
\ram_reg_0_15_0_0__33_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_0_0__25_i_2_n_7\,
      CO(3) => \ram_reg_0_15_0_0__33_i_2_n_7\,
      CO(2) => \ram_reg_0_15_0_0__33_i_2_n_8\,
      CO(1) => \ram_reg_0_15_0_0__33_i_2_n_9\,
      CO(0) => \ram_reg_0_15_0_0__33_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_412_p2(20 downto 17),
      S(3) => \q0_reg_n_7_[20]\,
      S(2) => \q0_reg_n_7_[19]\,
      S(1) => \q0_reg_n_7_[18]\,
      S(0) => \q0_reg_n_7_[17]\
    );
\ram_reg_0_15_0_0__34\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(17),
      O => \ram_reg_0_15_0_0__34_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__35\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(18),
      O => \ram_reg_0_15_0_0__35_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__35_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(18),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(17),
      O => d0(18)
    );
\ram_reg_0_15_0_0__36\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(18),
      O => \ram_reg_0_15_0_0__36_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__37\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(19),
      O => \ram_reg_0_15_0_0__37_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__37_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(19),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(18),
      O => d0(19)
    );
\ram_reg_0_15_0_0__38\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(19),
      O => \ram_reg_0_15_0_0__38_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__39\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(20),
      O => \ram_reg_0_15_0_0__39_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__39_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(20),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(19),
      O => d0(20)
    );
\ram_reg_0_15_0_0__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(2),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(1),
      O => d0(2)
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(2),
      O => \ram_reg_0_15_0_0__4_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__40\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(20),
      O => \ram_reg_0_15_0_0__40_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__41\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(21),
      O => \ram_reg_0_15_0_0__41_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__41_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(21),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(20),
      O => d0(21)
    );
\ram_reg_0_15_0_0__41_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_0_0__33_i_2_n_7\,
      CO(3) => \ram_reg_0_15_0_0__41_i_2_n_7\,
      CO(2) => \ram_reg_0_15_0_0__41_i_2_n_8\,
      CO(1) => \ram_reg_0_15_0_0__41_i_2_n_9\,
      CO(0) => \ram_reg_0_15_0_0__41_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_412_p2(24 downto 21),
      S(3) => \q0_reg_n_7_[24]\,
      S(2) => \q0_reg_n_7_[23]\,
      S(1) => \q0_reg_n_7_[22]\,
      S(0) => \q0_reg_n_7_[21]\
    );
\ram_reg_0_15_0_0__42\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(21),
      O => \ram_reg_0_15_0_0__42_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__43\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(22),
      O => \ram_reg_0_15_0_0__43_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__43_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(22),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(21),
      O => d0(22)
    );
\ram_reg_0_15_0_0__44\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(22),
      O => \ram_reg_0_15_0_0__44_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__45\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(23),
      O => \ram_reg_0_15_0_0__45_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__45_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(23),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(22),
      O => d0(23)
    );
\ram_reg_0_15_0_0__46\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(23),
      O => \ram_reg_0_15_0_0__46_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__47\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(24),
      O => \ram_reg_0_15_0_0__47_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__47_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(24),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(23),
      O => d0(24)
    );
\ram_reg_0_15_0_0__48\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(24),
      O => \ram_reg_0_15_0_0__48_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__49\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(25),
      O => \ram_reg_0_15_0_0__49_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__49_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(25),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(24),
      O => d0(25)
    );
\ram_reg_0_15_0_0__49_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_0_0__41_i_2_n_7\,
      CO(3 downto 1) => \NLW_ram_reg_0_15_0_0__49_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ram_reg_0_15_0_0__49_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ram_reg_0_15_0_0__49_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln700_fu_412_p2(26 downto 25),
      S(3 downto 2) => B"00",
      S(1) => p_Result_s_fu_328_p40,
      S(0) => \q0_reg_n_7_[25]\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(3),
      O => \ram_reg_0_15_0_0__5_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__50\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(25),
      O => \ram_reg_0_15_0_0__50_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__51\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(26),
      O => \ram_reg_0_15_0_0__51_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__51_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(26),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(25),
      O => d0(26)
    );
\ram_reg_0_15_0_0__52\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(26),
      O => \ram_reg_0_15_0_0__52_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(3),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(2),
      O => d0(3)
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(3),
      O => \ram_reg_0_15_0_0__6_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__7\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(4),
      O => \ram_reg_0_15_0_0__7_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(4),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(3),
      O => d0(4)
    );
\ram_reg_0_15_0_0__8\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(4),
      O => \ram_reg_0_15_0_0__8_n_7\,
      WCLK => ap_clk,
      WE => \ram_reg_0_15_0_0__0_i_1_n_7\
    );
\ram_reg_0_15_0_0__9\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => first_codeword_V_address0(0),
      A1 => first_codeword_V_address0(1),
      A2 => first_codeword_V_address0(2),
      A3 => first_codeword_V_address0(3),
      A4 => '0',
      D => d0(5),
      O => \ram_reg_0_15_0_0__9_n_7\,
      WCLK => ap_clk,
      WE => ram_reg_0_15_0_0_i_2_n_7
    );
\ram_reg_0_15_0_0__9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln700_fu_412_p2(5),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__52_0\(4),
      O => d0(5)
    );
\ram_reg_0_15_0_0__9_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_15_0_0__1_i_2_n_7\,
      CO(3) => \ram_reg_0_15_0_0__9_i_2_n_7\,
      CO(2) => \ram_reg_0_15_0_0__9_i_2_n_8\,
      CO(1) => \ram_reg_0_15_0_0__9_i_2_n_9\,
      CO(0) => \ram_reg_0_15_0_0__9_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln700_fu_412_p2(8 downto 5),
      S(3) => \q0_reg_n_7_[8]\,
      S(2) => \q0_reg_n_7_[7]\,
      S(1) => \q0_reg_n_7_[6]\,
      S(0) => \q0_reg_n_7_[5]\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \q0_reg_n_7_[0]\,
      O => ram_reg_0_15_0_0_i_1_n_7
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAAE"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(2),
      I2 => \ram_reg_0_15_0_0__0_0\,
      I3 => icmp_ln883_reg_498,
      I4 => first_codeword_V_address0(4),
      O => ram_reg_0_15_0_0_i_2_n_7
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[26]_0\(0),
      I1 => Q(2),
      I2 => DOBDO(0),
      I3 => Q(1),
      I4 => \q0_reg[26]_1\(0),
      O => first_codeword_V_address0(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[26]_0\(1),
      I1 => Q(2),
      I2 => DOBDO(1),
      I3 => Q(1),
      I4 => \q0_reg[26]_1\(1),
      O => first_codeword_V_address0(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[26]_0\(2),
      I1 => Q(2),
      I2 => DOBDO(2),
      I3 => Q(1),
      I4 => \q0_reg[26]_1\(2),
      O => first_codeword_V_address0(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[26]_0\(3),
      I1 => Q(2),
      I2 => DOBDO(3),
      I3 => Q(1),
      I4 => \q0_reg[26]_1\(3),
      O => first_codeword_V_address0(3)
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[26]_0\(4),
      I1 => Q(2),
      I2 => DOBDO(4),
      I3 => Q(1),
      I4 => \q0_reg[26]_1\(4),
      O => first_codeword_V_address0(4)
    );
\tmp_data_V_fu_102[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[10]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(0),
      I2 => \tmp_data_V_fu_102[11]_i_2_n_7\,
      O => D(5)
    );
\tmp_data_V_fu_102[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_data_V_fu_102[10]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102[14]_i_3_n_7\,
      I2 => \tmp_data_V_fu_102_reg[5]\(1),
      I3 => \tmp_data_V_fu_102[12]_i_3_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[16]_i_3_n_7\,
      O => \tmp_data_V_fu_102[10]_i_2_n_7\
    );
\tmp_data_V_fu_102[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg_n_7_[25]\,
      I1 => \q0_reg_n_7_[9]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \q0_reg_n_7_[17]\,
      I4 => \tmp_data_V_fu_102_reg[5]\(4),
      I5 => \q0_reg_n_7_[1]\,
      O => \tmp_data_V_fu_102[10]_i_3_n_7\
    );
\tmp_data_V_fu_102[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[11]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(0),
      I2 => \tmp_data_V_fu_102[12]_i_2_n_7\,
      O => D(6)
    );
\tmp_data_V_fu_102[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_data_V_fu_102[11]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102[15]_i_3_n_7\,
      I2 => \tmp_data_V_fu_102_reg[5]\(1),
      I3 => \tmp_data_V_fu_102[13]_i_3_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[17]_i_3_n_7\,
      O => \tmp_data_V_fu_102[11]_i_2_n_7\
    );
\tmp_data_V_fu_102[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \q0_reg_n_7_[24]\,
      I1 => \q0_reg_n_7_[8]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \q0_reg_n_7_[16]\,
      I4 => \tmp_data_V_fu_102_reg[5]\(4),
      I5 => \q0_reg_n_7_[0]\,
      O => \tmp_data_V_fu_102[11]_i_3_n_7\
    );
\tmp_data_V_fu_102[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[12]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(0),
      I2 => \tmp_data_V_fu_102[13]_i_2_n_7\,
      O => D(7)
    );
\tmp_data_V_fu_102[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_data_V_fu_102[12]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102[16]_i_3_n_7\,
      I2 => \tmp_data_V_fu_102_reg[5]\(1),
      I3 => \tmp_data_V_fu_102[14]_i_3_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[18]_i_3_n_7\,
      O => \tmp_data_V_fu_102[12]_i_2_n_7\
    );
\tmp_data_V_fu_102[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \q0_reg_n_7_[23]\,
      I1 => \q0_reg_n_7_[7]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \q0_reg_n_7_[15]\,
      O => \tmp_data_V_fu_102[12]_i_3_n_7\
    );
\tmp_data_V_fu_102[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[14]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[16]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[13]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(8)
    );
\tmp_data_V_fu_102[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_data_V_fu_102[13]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102[17]_i_3_n_7\,
      I2 => \tmp_data_V_fu_102_reg[5]\(1),
      I3 => \tmp_data_V_fu_102[15]_i_3_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[19]_i_3_n_7\,
      O => \tmp_data_V_fu_102[13]_i_2_n_7\
    );
\tmp_data_V_fu_102[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \q0_reg_n_7_[22]\,
      I1 => \q0_reg_n_7_[6]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \q0_reg_n_7_[14]\,
      O => \tmp_data_V_fu_102[13]_i_3_n_7\
    );
\tmp_data_V_fu_102[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[15]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[17]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[14]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[16]_i_2_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(9)
    );
\tmp_data_V_fu_102[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[14]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \tmp_data_V_fu_102[18]_i_3_n_7\,
      O => \tmp_data_V_fu_102[14]_i_2_n_7\
    );
\tmp_data_V_fu_102[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \q0_reg_n_7_[21]\,
      I1 => \q0_reg_n_7_[5]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \q0_reg_n_7_[13]\,
      O => \tmp_data_V_fu_102[14]_i_3_n_7\
    );
\tmp_data_V_fu_102[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp_data_V_fu_102[15]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[17]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[16]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[18]_i_2_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(10)
    );
\tmp_data_V_fu_102[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[15]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \tmp_data_V_fu_102[19]_i_3_n_7\,
      O => \tmp_data_V_fu_102[15]_i_2_n_7\
    );
\tmp_data_V_fu_102[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \q0_reg_n_7_[20]\,
      I1 => \q0_reg_n_7_[4]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \q0_reg_n_7_[12]\,
      O => \tmp_data_V_fu_102[15]_i_3_n_7\
    );
\tmp_data_V_fu_102[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[17]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[19]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[16]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[18]_i_2_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(11)
    );
\tmp_data_V_fu_102[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \tmp_data_V_fu_102[16]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \q0_reg_n_7_[15]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(3),
      I4 => \q0_reg_n_7_[7]\,
      I5 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[16]_i_2_n_7\
    );
\tmp_data_V_fu_102[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \q0_reg_n_7_[19]\,
      I1 => \q0_reg_n_7_[3]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \q0_reg_n_7_[11]\,
      O => \tmp_data_V_fu_102[16]_i_3_n_7\
    );
\tmp_data_V_fu_102[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp_data_V_fu_102[17]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[19]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[18]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[20]_i_2_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(12)
    );
\tmp_data_V_fu_102[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \tmp_data_V_fu_102[17]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \q0_reg_n_7_[14]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(3),
      I4 => \q0_reg_n_7_[6]\,
      I5 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[17]_i_2_n_7\
    );
\tmp_data_V_fu_102[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \q0_reg_n_7_[18]\,
      I1 => \q0_reg_n_7_[2]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \q0_reg_n_7_[10]\,
      I4 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[17]_i_3_n_7\
    );
\tmp_data_V_fu_102[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[19]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[21]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[18]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[20]_i_2_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(13)
    );
\tmp_data_V_fu_102[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88888888888"
    )
        port map (
      I0 => \tmp_data_V_fu_102[18]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \q0_reg_n_7_[13]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(3),
      I4 => \q0_reg_n_7_[5]\,
      I5 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[18]_i_2_n_7\
    );
\tmp_data_V_fu_102[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \q0_reg_n_7_[17]\,
      I1 => \q0_reg_n_7_[1]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \q0_reg_n_7_[9]\,
      I4 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[18]_i_3_n_7\
    );
\tmp_data_V_fu_102[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp_data_V_fu_102[19]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[21]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[20]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[22]_i_2_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(14)
    );
\tmp_data_V_fu_102[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB8888B8888888"
    )
        port map (
      I0 => \tmp_data_V_fu_102[19]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \q0_reg_n_7_[12]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(3),
      I4 => \tmp_data_V_fu_102_reg[5]\(4),
      I5 => \q0_reg_n_7_[4]\,
      O => \tmp_data_V_fu_102[19]_i_2_n_7\
    );
\tmp_data_V_fu_102[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \q0_reg_n_7_[16]\,
      I1 => \q0_reg_n_7_[0]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \q0_reg_n_7_[8]\,
      I4 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[19]_i_3_n_7\
    );
\tmp_data_V_fu_102[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[21]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[23]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[20]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[22]_i_2_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(15)
    );
\tmp_data_V_fu_102[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \q0_reg_n_7_[15]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(3),
      I2 => \q0_reg_n_7_[7]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[20]_i_3_n_7\,
      O => \tmp_data_V_fu_102[20]_i_2_n_7\
    );
\tmp_data_V_fu_102[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \q0_reg_n_7_[11]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(3),
      I2 => \q0_reg_n_7_[3]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[20]_i_3_n_7\
    );
\tmp_data_V_fu_102[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp_data_V_fu_102[21]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[23]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[22]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[24]_i_2_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(16)
    );
\tmp_data_V_fu_102[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \q0_reg_n_7_[14]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(3),
      I2 => \q0_reg_n_7_[6]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[21]_i_3_n_7\,
      O => \tmp_data_V_fu_102[21]_i_2_n_7\
    );
\tmp_data_V_fu_102[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \q0_reg_n_7_[10]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(3),
      I2 => \q0_reg_n_7_[2]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[21]_i_3_n_7\
    );
\tmp_data_V_fu_102[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[23]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[25]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[22]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[24]_i_2_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(17)
    );
\tmp_data_V_fu_102[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \q0_reg_n_7_[13]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(3),
      I2 => \q0_reg_n_7_[5]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[22]_i_3_n_7\,
      O => \tmp_data_V_fu_102[22]_i_2_n_7\
    );
\tmp_data_V_fu_102[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \q0_reg_n_7_[9]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(3),
      I2 => \q0_reg_n_7_[1]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[22]_i_3_n_7\
    );
\tmp_data_V_fu_102[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp_data_V_fu_102[23]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[25]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102[24]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[26]_i_3_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(18)
    );
\tmp_data_V_fu_102[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \q0_reg_n_7_[12]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(3),
      I2 => \tmp_data_V_fu_102_reg[5]\(4),
      I3 => \q0_reg_n_7_[4]\,
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[23]_i_3_n_7\,
      O => \tmp_data_V_fu_102[23]_i_2_n_7\
    );
\tmp_data_V_fu_102[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \q0_reg_n_7_[8]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(3),
      I2 => \q0_reg_n_7_[0]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[23]_i_3_n_7\
    );
\tmp_data_V_fu_102[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_data_V_fu_102[24]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102[26]_i_3_n_7\,
      I2 => \tmp_data_V_fu_102_reg[5]\(0),
      I3 => \tmp_data_V_fu_102[25]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(1),
      I5 => \tmp_data_V_fu_102[26]_i_5_n_7\,
      O => D(19)
    );
\tmp_data_V_fu_102[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000C000C000"
    )
        port map (
      I0 => \q0_reg_n_7_[11]\,
      I1 => \q0_reg_n_7_[3]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(2),
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \q0_reg_n_7_[7]\,
      I5 => \tmp_data_V_fu_102_reg[5]\(3),
      O => \tmp_data_V_fu_102[24]_i_2_n_7\
    );
\tmp_data_V_fu_102[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp_data_V_fu_102[25]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[26]_i_5_n_7\,
      I3 => \tmp_data_V_fu_102[26]_i_3_n_7\,
      I4 => \tmp_data_V_fu_102[26]_i_4_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(20)
    );
\tmp_data_V_fu_102[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000C000C000"
    )
        port map (
      I0 => \q0_reg_n_7_[10]\,
      I1 => \q0_reg_n_7_[2]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(2),
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \q0_reg_n_7_[6]\,
      I5 => \tmp_data_V_fu_102_reg[5]\(3),
      O => \tmp_data_V_fu_102[25]_i_2_n_7\
    );
\tmp_data_V_fu_102[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \tmp_data_V_fu_102[26]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[26]_i_4_n_7\,
      I3 => \tmp_data_V_fu_102_reg[5]\(0),
      I4 => \tmp_data_V_fu_102[26]_i_5_n_7\,
      I5 => \tmp_data_V_fu_102[26]_i_6_n_7\,
      O => D(21)
    );
\tmp_data_V_fu_102[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF00A000C000C000"
    )
        port map (
      I0 => \q0_reg_n_7_[9]\,
      I1 => \q0_reg_n_7_[1]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(2),
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \q0_reg_n_7_[5]\,
      I5 => \tmp_data_V_fu_102_reg[5]\(3),
      O => \tmp_data_V_fu_102[26]_i_3_n_7\
    );
\tmp_data_V_fu_102[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \q0_reg_n_7_[7]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \tmp_data_V_fu_102_reg[5]\(4),
      I3 => \q0_reg_n_7_[3]\,
      I4 => \tmp_data_V_fu_102_reg[5]\(3),
      O => \tmp_data_V_fu_102[26]_i_4_n_7\
    );
\tmp_data_V_fu_102[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA00000C0C00000"
    )
        port map (
      I0 => \q0_reg_n_7_[8]\,
      I1 => \q0_reg_n_7_[0]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(2),
      I3 => \q0_reg_n_7_[4]\,
      I4 => \tmp_data_V_fu_102_reg[5]\(4),
      I5 => \tmp_data_V_fu_102_reg[5]\(3),
      O => \tmp_data_V_fu_102[26]_i_5_n_7\
    );
\tmp_data_V_fu_102[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800000"
    )
        port map (
      I0 => \q0_reg_n_7_[6]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \tmp_data_V_fu_102_reg[5]\(4),
      I3 => \q0_reg_n_7_[2]\,
      I4 => \tmp_data_V_fu_102_reg[5]\(3),
      O => \tmp_data_V_fu_102[26]_i_6_n_7\
    );
\tmp_data_V_fu_102[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_data_V_fu_102[5]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[7]_i_2_n_7\,
      I3 => \tmp_data_V_fu_102_reg[5]\(0),
      I4 => \tmp_data_V_fu_102[6]_i_2_n_7\,
      O => D(0)
    );
\tmp_data_V_fu_102[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \q0_reg_n_7_[14]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(4),
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \tmp_data_V_fu_102[5]_i_3_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[9]_i_3_n_7\,
      O => \tmp_data_V_fu_102[5]_i_2_n_7\
    );
\tmp_data_V_fu_102[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_7_[22]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(4),
      I2 => \q0_reg_n_7_[6]\,
      O => \tmp_data_V_fu_102[5]_i_3_n_7\
    );
\tmp_data_V_fu_102[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[7]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[7]_i_3_n_7\,
      I3 => \tmp_data_V_fu_102[6]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(1)
    );
\tmp_data_V_fu_102[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_data_V_fu_102[6]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \tmp_data_V_fu_102[10]_i_3_n_7\,
      I3 => \tmp_data_V_fu_102_reg[5]\(1),
      I4 => \tmp_data_V_fu_102[8]_i_2_n_7\,
      O => \tmp_data_V_fu_102[6]_i_2_n_7\
    );
\tmp_data_V_fu_102[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \q0_reg_n_7_[13]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(3),
      I2 => \q0_reg_n_7_[21]\,
      I3 => \tmp_data_V_fu_102_reg[5]\(4),
      I4 => \q0_reg_n_7_[5]\,
      O => \tmp_data_V_fu_102[6]_i_3_n_7\
    );
\tmp_data_V_fu_102[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => \tmp_data_V_fu_102[7]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[7]_i_3_n_7\,
      I3 => \tmp_data_V_fu_102[8]_i_2_n_7\,
      I4 => \tmp_data_V_fu_102[8]_i_3_n_7\,
      I5 => \tmp_data_V_fu_102_reg[5]\(0),
      O => D(2)
    );
\tmp_data_V_fu_102[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \q0_reg_n_7_[12]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(4),
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \tmp_data_V_fu_102[7]_i_4_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[11]_i_3_n_7\,
      O => \tmp_data_V_fu_102[7]_i_2_n_7\
    );
\tmp_data_V_fu_102[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[9]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \tmp_data_V_fu_102[13]_i_3_n_7\,
      O => \tmp_data_V_fu_102[7]_i_3_n_7\
    );
\tmp_data_V_fu_102[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q0_reg_n_7_[20]\,
      I1 => \q0_reg_n_7_[4]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(4),
      O => \tmp_data_V_fu_102[7]_i_4_n_7\
    );
\tmp_data_V_fu_102[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \tmp_data_V_fu_102[8]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(1),
      I2 => \tmp_data_V_fu_102[8]_i_3_n_7\,
      I3 => \tmp_data_V_fu_102_reg[5]\(0),
      I4 => \tmp_data_V_fu_102[9]_i_2_n_7\,
      O => D(3)
    );
\tmp_data_V_fu_102[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \q0_reg_n_7_[11]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(4),
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \tmp_data_V_fu_102[8]_i_4_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[12]_i_3_n_7\,
      O => \tmp_data_V_fu_102[8]_i_2_n_7\
    );
\tmp_data_V_fu_102[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[10]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(2),
      I2 => \tmp_data_V_fu_102[14]_i_3_n_7\,
      O => \tmp_data_V_fu_102[8]_i_3_n_7\
    );
\tmp_data_V_fu_102[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg_n_7_[19]\,
      I1 => \tmp_data_V_fu_102_reg[5]\(4),
      I2 => \q0_reg_n_7_[3]\,
      O => \tmp_data_V_fu_102[8]_i_4_n_7\
    );
\tmp_data_V_fu_102[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_fu_102[9]_i_2_n_7\,
      I1 => \tmp_data_V_fu_102_reg[5]\(0),
      I2 => \tmp_data_V_fu_102[10]_i_2_n_7\,
      O => D(4)
    );
\tmp_data_V_fu_102[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \tmp_data_V_fu_102[9]_i_3_n_7\,
      I1 => \tmp_data_V_fu_102[13]_i_3_n_7\,
      I2 => \tmp_data_V_fu_102_reg[5]\(1),
      I3 => \tmp_data_V_fu_102[11]_i_3_n_7\,
      I4 => \tmp_data_V_fu_102_reg[5]\(2),
      I5 => \tmp_data_V_fu_102[15]_i_3_n_7\,
      O => \tmp_data_V_fu_102[9]_i_2_n_7\
    );
\tmp_data_V_fu_102[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_Result_s_fu_328_p40,
      I1 => \q0_reg_n_7_[10]\,
      I2 => \tmp_data_V_fu_102_reg[5]\(3),
      I3 => \q0_reg_n_7_[18]\,
      I4 => \tmp_data_V_fu_102_reg[5]\(4),
      I5 => \q0_reg_n_7_[2]\,
      O => \tmp_data_V_fu_102[9]_i_3_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_tree_frequhbi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    add_ln209_fu_704_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    add_ln209_1_fu_675_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    left_V_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_52__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_52__1_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_51__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_tree_frequhbi_ram : entity is "create_tree_frequhbi_ram";
end design_1_huffman_encoding_0_1_create_tree_frequhbi_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_tree_frequhbi_ram is
  signal \^add_ln209_1_fu_675_p2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^add_ln209_fu_704_p2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal frequency_0_V_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal frequency_0_V_ce0 : STD_LOGIC;
  signal frequency_0_V_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal frequency_0_V_we0 : STD_LOGIC;
  signal or_ln52_fu_669_p2 : STD_LOGIC;
  signal ram_reg_i_100_n_7 : STD_LOGIC;
  signal ram_reg_i_101_n_7 : STD_LOGIC;
  signal ram_reg_i_102_n_7 : STD_LOGIC;
  signal ram_reg_i_103_n_7 : STD_LOGIC;
  signal ram_reg_i_104_n_7 : STD_LOGIC;
  signal ram_reg_i_105_n_7 : STD_LOGIC;
  signal ram_reg_i_106_n_7 : STD_LOGIC;
  signal ram_reg_i_107_n_7 : STD_LOGIC;
  signal ram_reg_i_108_n_7 : STD_LOGIC;
  signal ram_reg_i_109_n_7 : STD_LOGIC;
  signal ram_reg_i_110_n_7 : STD_LOGIC;
  signal ram_reg_i_111_n_7 : STD_LOGIC;
  signal ram_reg_i_112_n_7 : STD_LOGIC;
  signal ram_reg_i_113_n_7 : STD_LOGIC;
  signal ram_reg_i_114_n_7 : STD_LOGIC;
  signal ram_reg_i_115_n_7 : STD_LOGIC;
  signal ram_reg_i_116_n_7 : STD_LOGIC;
  signal ram_reg_i_117_n_7 : STD_LOGIC;
  signal ram_reg_i_118_n_7 : STD_LOGIC;
  signal ram_reg_i_119_n_7 : STD_LOGIC;
  signal ram_reg_i_120_n_7 : STD_LOGIC;
  signal ram_reg_i_121_n_7 : STD_LOGIC;
  signal ram_reg_i_122_n_7 : STD_LOGIC;
  signal ram_reg_i_123_n_7 : STD_LOGIC;
  signal ram_reg_i_124_n_7 : STD_LOGIC;
  signal ram_reg_i_125_n_7 : STD_LOGIC;
  signal ram_reg_i_126_n_7 : STD_LOGIC;
  signal ram_reg_i_127_n_7 : STD_LOGIC;
  signal ram_reg_i_128_n_7 : STD_LOGIC;
  signal ram_reg_i_129_n_7 : STD_LOGIC;
  signal ram_reg_i_130_n_7 : STD_LOGIC;
  signal \ram_reg_i_16__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_17__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_18__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_19__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_20__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_21__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_22__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_23__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_24__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_25__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_26__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_27__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_28__5_n_7\ : STD_LOGIC;
  signal \ram_reg_i_29__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_30__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_31__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_32__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_33__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_34__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_35__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_36__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_37__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_38__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_39__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_40__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_41__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_42__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_43__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_44__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_45_n_7 : STD_LOGIC;
  signal ram_reg_i_46_n_7 : STD_LOGIC;
  signal ram_reg_i_47_n_7 : STD_LOGIC;
  signal \ram_reg_i_51__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_51__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_51__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_52__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_52__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_52__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_53__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_53__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_53__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_53__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_54__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_54__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_54__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_54__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_55__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_55__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_55__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_55__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_56__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_56__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_56__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_56__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_57__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_57__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_57__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_57__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_58__2_n_10\ : STD_LOGIC;
  signal \ram_reg_i_58__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_58__2_n_8\ : STD_LOGIC;
  signal \ram_reg_i_58__2_n_9\ : STD_LOGIC;
  signal \ram_reg_i_59__2_n_10\ : STD_LOGIC;
  signal \ram_reg_i_59__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_59__2_n_8\ : STD_LOGIC;
  signal \ram_reg_i_59__2_n_9\ : STD_LOGIC;
  signal \ram_reg_i_60__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_60__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_60__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_60__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_61__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_61__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_61__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_61__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_62__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_62__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_62__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_62__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_63__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_63__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_63__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_63__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_64__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_64__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_64__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_64__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_65__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_65__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_65__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_65__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_66__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_66__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_66__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_66__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_67__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_68__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_69__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_70__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_71__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_72__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_73__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_74__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_75__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_76__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_77__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_78__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_79__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_80__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_81__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_82_n_7 : STD_LOGIC;
  signal ram_reg_i_83_n_7 : STD_LOGIC;
  signal ram_reg_i_84_n_7 : STD_LOGIC;
  signal ram_reg_i_85_n_7 : STD_LOGIC;
  signal ram_reg_i_86_n_7 : STD_LOGIC;
  signal ram_reg_i_87_n_7 : STD_LOGIC;
  signal ram_reg_i_88_n_7 : STD_LOGIC;
  signal ram_reg_i_89_n_7 : STD_LOGIC;
  signal ram_reg_i_90_n_7 : STD_LOGIC;
  signal ram_reg_i_91_n_7 : STD_LOGIC;
  signal ram_reg_i_92_n_7 : STD_LOGIC;
  signal ram_reg_i_93_n_7 : STD_LOGIC;
  signal ram_reg_i_94_n_7 : STD_LOGIC;
  signal ram_reg_i_95_n_7 : STD_LOGIC;
  signal ram_reg_i_96_n_7 : STD_LOGIC;
  signal ram_reg_i_97_n_7 : STD_LOGIC;
  signal ram_reg_i_98_n_7 : STD_LOGIC;
  signal ram_reg_i_99_n_7 : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ram_reg_i_51__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_i_52__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[10]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[12]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[13]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[14]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[15]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[16]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[17]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[18]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[19]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[20]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[21]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[22]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[23]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[24]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[25]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[26]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[27]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[28]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[29]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[30]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[31]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[4]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[6]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[7]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[8]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \intermediate_freq_ne_reg_801[9]_i_1\ : label is "soft_lutpair128";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "frequency_0_V_U/create_tree_frequhbi_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
  add_ln209_1_fu_675_p2(31 downto 0) <= \^add_ln209_1_fu_675_p2\(31 downto 0);
  add_ln209_fu_704_p2(31 downto 0) <= \^add_ln209_fu_704_p2\(31 downto 0);
\intermediate_freq_ne_reg_801[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(0),
      I1 => DOBDO(0),
      I2 => ram_reg_3(0),
      O => D(0)
    );
\intermediate_freq_ne_reg_801[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(10),
      I1 => DOBDO(10),
      I2 => ram_reg_3(0),
      O => D(10)
    );
\intermediate_freq_ne_reg_801[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(11),
      I1 => DOBDO(11),
      I2 => ram_reg_3(0),
      O => D(11)
    );
\intermediate_freq_ne_reg_801[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(12),
      I1 => DOBDO(12),
      I2 => ram_reg_3(0),
      O => D(12)
    );
\intermediate_freq_ne_reg_801[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(13),
      I1 => DOBDO(13),
      I2 => ram_reg_3(0),
      O => D(13)
    );
\intermediate_freq_ne_reg_801[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(14),
      I1 => DOBDO(14),
      I2 => ram_reg_3(0),
      O => D(14)
    );
\intermediate_freq_ne_reg_801[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(15),
      I1 => DOBDO(15),
      I2 => ram_reg_3(0),
      O => D(15)
    );
\intermediate_freq_ne_reg_801[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(16),
      I1 => DOBDO(16),
      I2 => ram_reg_3(0),
      O => D(16)
    );
\intermediate_freq_ne_reg_801[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(17),
      I1 => DOBDO(17),
      I2 => ram_reg_3(0),
      O => D(17)
    );
\intermediate_freq_ne_reg_801[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(18),
      I1 => DOBDO(18),
      I2 => ram_reg_3(0),
      O => D(18)
    );
\intermediate_freq_ne_reg_801[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(19),
      I1 => DOBDO(19),
      I2 => ram_reg_3(0),
      O => D(19)
    );
\intermediate_freq_ne_reg_801[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(1),
      I1 => DOBDO(1),
      I2 => ram_reg_3(0),
      O => D(1)
    );
\intermediate_freq_ne_reg_801[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(20),
      I1 => DOBDO(20),
      I2 => ram_reg_3(0),
      O => D(20)
    );
\intermediate_freq_ne_reg_801[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(21),
      I1 => DOBDO(21),
      I2 => ram_reg_3(0),
      O => D(21)
    );
\intermediate_freq_ne_reg_801[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(22),
      I1 => DOBDO(22),
      I2 => ram_reg_3(0),
      O => D(22)
    );
\intermediate_freq_ne_reg_801[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(23),
      I1 => DOBDO(23),
      I2 => ram_reg_3(0),
      O => D(23)
    );
\intermediate_freq_ne_reg_801[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(24),
      I1 => DOBDO(24),
      I2 => ram_reg_3(0),
      O => D(24)
    );
\intermediate_freq_ne_reg_801[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(25),
      I1 => DOBDO(25),
      I2 => ram_reg_3(0),
      O => D(25)
    );
\intermediate_freq_ne_reg_801[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(26),
      I1 => DOBDO(26),
      I2 => ram_reg_3(0),
      O => D(26)
    );
\intermediate_freq_ne_reg_801[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(27),
      I1 => DOBDO(27),
      I2 => ram_reg_3(0),
      O => D(27)
    );
\intermediate_freq_ne_reg_801[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(28),
      I1 => DOBDO(28),
      I2 => ram_reg_3(0),
      O => D(28)
    );
\intermediate_freq_ne_reg_801[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(29),
      I1 => DOBDO(29),
      I2 => ram_reg_3(0),
      O => D(29)
    );
\intermediate_freq_ne_reg_801[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(2),
      I1 => DOBDO(2),
      I2 => ram_reg_3(0),
      O => D(2)
    );
\intermediate_freq_ne_reg_801[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(30),
      I1 => DOBDO(30),
      I2 => ram_reg_3(0),
      O => D(30)
    );
\intermediate_freq_ne_reg_801[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(31),
      I1 => DOBDO(31),
      I2 => ram_reg_3(0),
      O => D(31)
    );
\intermediate_freq_ne_reg_801[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(3),
      I1 => DOBDO(3),
      I2 => ram_reg_3(0),
      O => D(3)
    );
\intermediate_freq_ne_reg_801[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(4),
      I1 => DOBDO(4),
      I2 => ram_reg_3(0),
      O => D(4)
    );
\intermediate_freq_ne_reg_801[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(5),
      I1 => DOBDO(5),
      I2 => ram_reg_3(0),
      O => D(5)
    );
\intermediate_freq_ne_reg_801[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(6),
      I1 => DOBDO(6),
      I2 => ram_reg_3(0),
      O => D(6)
    );
\intermediate_freq_ne_reg_801[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(7),
      I1 => DOBDO(7),
      I2 => ram_reg_3(0),
      O => D(7)
    );
\intermediate_freq_ne_reg_801[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(8),
      I1 => DOBDO(8),
      I2 => ram_reg_3(0),
      O => D(8)
    );
\intermediate_freq_ne_reg_801[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_0_V_q1(9),
      I1 => DOBDO(9),
      I2 => ram_reg_3(0),
      O => D(9)
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1111",
      ADDRARDADDR(11 downto 5) => frequency_0_V_address0(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 12) => B"1111",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => \ram_reg_i_16__2_n_7\,
      DIADI(30) => \ram_reg_i_17__2_n_7\,
      DIADI(29) => \ram_reg_i_18__2_n_7\,
      DIADI(28) => \ram_reg_i_19__1_n_7\,
      DIADI(27) => \ram_reg_i_20__2_n_7\,
      DIADI(26) => \ram_reg_i_21__1_n_7\,
      DIADI(25) => \ram_reg_i_22__1_n_7\,
      DIADI(24) => \ram_reg_i_23__1_n_7\,
      DIADI(23) => \ram_reg_i_24__1_n_7\,
      DIADI(22) => \ram_reg_i_25__1_n_7\,
      DIADI(21) => \ram_reg_i_26__1_n_7\,
      DIADI(20) => \ram_reg_i_27__1_n_7\,
      DIADI(19) => \ram_reg_i_28__5_n_7\,
      DIADI(18) => \ram_reg_i_29__3_n_7\,
      DIADI(17) => \ram_reg_i_30__1_n_7\,
      DIADI(16) => \ram_reg_i_31__1_n_7\,
      DIADI(15) => \ram_reg_i_32__2_n_7\,
      DIADI(14) => \ram_reg_i_33__2_n_7\,
      DIADI(13) => \ram_reg_i_34__2_n_7\,
      DIADI(12) => \ram_reg_i_35__1_n_7\,
      DIADI(11) => \ram_reg_i_36__1_n_7\,
      DIADI(10) => \ram_reg_i_37__2_n_7\,
      DIADI(9) => \ram_reg_i_38__2_n_7\,
      DIADI(8) => \ram_reg_i_39__2_n_7\,
      DIADI(7) => \ram_reg_i_40__2_n_7\,
      DIADI(6) => \ram_reg_i_41__2_n_7\,
      DIADI(5) => \ram_reg_i_42__2_n_7\,
      DIADI(4) => \ram_reg_i_43__1_n_7\,
      DIADI(3) => \ram_reg_i_44__0_n_7\,
      DIADI(2) => ram_reg_i_45_n_7,
      DIADI(1) => ram_reg_i_46_n_7,
      DIADI(0) => ram_reg_i_47_n_7,
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => frequency_0_V_q1(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => frequency_0_V_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => frequency_0_V_we0,
      WEA(2) => frequency_0_V_we0,
      WEA(1) => frequency_0_V_we0,
      WEA(0) => frequency_0_V_we0,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(14),
      I1 => \ram_reg_i_51__1_0\(14),
      O => ram_reg_i_100_n_7
    );
ram_reg_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(13),
      I1 => \ram_reg_i_51__1_0\(13),
      O => ram_reg_i_101_n_7
    );
ram_reg_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(12),
      I1 => \ram_reg_i_51__1_0\(12),
      O => ram_reg_i_102_n_7
    );
ram_reg_i_103: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(15),
      I1 => \ram_reg_i_52__1_1\(15),
      O => ram_reg_i_103_n_7
    );
ram_reg_i_104: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(14),
      I1 => \ram_reg_i_52__1_1\(14),
      O => ram_reg_i_104_n_7
    );
ram_reg_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(13),
      I1 => \ram_reg_i_52__1_1\(13),
      O => ram_reg_i_105_n_7
    );
ram_reg_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(12),
      I1 => \ram_reg_i_52__1_1\(12),
      O => ram_reg_i_106_n_7
    );
ram_reg_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(11),
      I1 => \ram_reg_i_51__1_0\(11),
      O => ram_reg_i_107_n_7
    );
ram_reg_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(10),
      I1 => \ram_reg_i_51__1_0\(10),
      O => ram_reg_i_108_n_7
    );
ram_reg_i_109: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(9),
      I1 => \ram_reg_i_51__1_0\(9),
      O => ram_reg_i_109_n_7
    );
ram_reg_i_110: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(8),
      I1 => \ram_reg_i_51__1_0\(8),
      O => ram_reg_i_110_n_7
    );
ram_reg_i_111: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(11),
      I1 => \ram_reg_i_52__1_1\(11),
      O => ram_reg_i_111_n_7
    );
ram_reg_i_112: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(10),
      I1 => \ram_reg_i_52__1_1\(10),
      O => ram_reg_i_112_n_7
    );
ram_reg_i_113: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(9),
      I1 => \ram_reg_i_52__1_1\(9),
      O => ram_reg_i_113_n_7
    );
ram_reg_i_114: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(8),
      I1 => \ram_reg_i_52__1_1\(8),
      O => ram_reg_i_114_n_7
    );
ram_reg_i_115: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(7),
      I1 => \ram_reg_i_51__1_0\(7),
      O => ram_reg_i_115_n_7
    );
ram_reg_i_116: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(6),
      I1 => \ram_reg_i_51__1_0\(6),
      O => ram_reg_i_116_n_7
    );
ram_reg_i_117: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(5),
      I1 => \ram_reg_i_51__1_0\(5),
      O => ram_reg_i_117_n_7
    );
ram_reg_i_118: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(4),
      I1 => \ram_reg_i_51__1_0\(4),
      O => ram_reg_i_118_n_7
    );
ram_reg_i_119: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(7),
      I1 => \ram_reg_i_52__1_1\(7),
      O => ram_reg_i_119_n_7
    );
ram_reg_i_120: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(6),
      I1 => \ram_reg_i_52__1_1\(6),
      O => ram_reg_i_120_n_7
    );
ram_reg_i_121: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(5),
      I1 => \ram_reg_i_52__1_1\(5),
      O => ram_reg_i_121_n_7
    );
ram_reg_i_122: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(4),
      I1 => \ram_reg_i_52__1_1\(4),
      O => ram_reg_i_122_n_7
    );
ram_reg_i_123: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(3),
      I1 => \ram_reg_i_51__1_0\(3),
      O => ram_reg_i_123_n_7
    );
ram_reg_i_124: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(2),
      I1 => \ram_reg_i_51__1_0\(2),
      O => ram_reg_i_124_n_7
    );
ram_reg_i_125: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(1),
      I1 => \ram_reg_i_51__1_0\(1),
      O => ram_reg_i_125_n_7
    );
ram_reg_i_126: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(0),
      I1 => \ram_reg_i_51__1_0\(0),
      O => ram_reg_i_126_n_7
    );
ram_reg_i_127: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(3),
      I1 => \ram_reg_i_52__1_1\(3),
      O => ram_reg_i_127_n_7
    );
ram_reg_i_128: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(2),
      I1 => \ram_reg_i_52__1_1\(2),
      O => ram_reg_i_128_n_7
    );
ram_reg_i_129: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(1),
      I1 => \ram_reg_i_52__1_1\(1),
      O => ram_reg_i_129_n_7
    );
ram_reg_i_130: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(0),
      I1 => \ram_reg_i_52__1_1\(0),
      O => ram_reg_i_130_n_7
    );
\ram_reg_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(31),
      I1 => \^add_ln209_1_fu_675_p2\(31),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_16__2_n_7\
    );
\ram_reg_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(30),
      I1 => \^add_ln209_1_fu_675_p2\(30),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_17__2_n_7\
    );
\ram_reg_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(29),
      I1 => \^add_ln209_1_fu_675_p2\(29),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_18__2_n_7\
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(28),
      I1 => \^add_ln209_1_fu_675_p2\(28),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_19__1_n_7\
    );
\ram_reg_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0F08"
    )
        port map (
      I0 => or_ln52_fu_669_p2,
      I1 => Q(1),
      I2 => left_V_address0(0),
      I3 => ram_reg_0,
      I4 => Q(0),
      O => frequency_0_V_ce0
    );
\ram_reg_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(27),
      I1 => \^add_ln209_1_fu_675_p2\(27),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_20__2_n_7\
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(26),
      I1 => \^add_ln209_1_fu_675_p2\(26),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_21__1_n_7\
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(25),
      I1 => \^add_ln209_1_fu_675_p2\(25),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_22__1_n_7\
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(24),
      I1 => \^add_ln209_1_fu_675_p2\(24),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_23__1_n_7\
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(23),
      I1 => \^add_ln209_1_fu_675_p2\(23),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_24__1_n_7\
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(22),
      I1 => \^add_ln209_1_fu_675_p2\(22),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_25__1_n_7\
    );
\ram_reg_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(21),
      I1 => \^add_ln209_1_fu_675_p2\(21),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_26__1_n_7\
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(20),
      I1 => \^add_ln209_1_fu_675_p2\(20),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_27__1_n_7\
    );
\ram_reg_i_28__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(19),
      I1 => \^add_ln209_1_fu_675_p2\(19),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_28__5_n_7\
    );
\ram_reg_i_29__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(18),
      I1 => \^add_ln209_1_fu_675_p2\(18),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_29__3_n_7\
    );
\ram_reg_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF70F000800"
    )
        port map (
      I0 => or_ln52_fu_669_p2,
      I1 => Q(1),
      I2 => left_V_address0(0),
      I3 => left_V_address0(7),
      I4 => ram_reg_0,
      I5 => ram_reg_3(7),
      O => frequency_0_V_address0(6)
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(17),
      I1 => \^add_ln209_1_fu_675_p2\(17),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_30__1_n_7\
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(16),
      I1 => \^add_ln209_1_fu_675_p2\(16),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_31__1_n_7\
    );
\ram_reg_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(15),
      I1 => \^add_ln209_1_fu_675_p2\(15),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_32__2_n_7\
    );
\ram_reg_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(14),
      I1 => \^add_ln209_1_fu_675_p2\(14),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_33__2_n_7\
    );
\ram_reg_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(13),
      I1 => \^add_ln209_1_fu_675_p2\(13),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_34__2_n_7\
    );
\ram_reg_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(12),
      I1 => \^add_ln209_1_fu_675_p2\(12),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_35__1_n_7\
    );
\ram_reg_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(11),
      I1 => \^add_ln209_1_fu_675_p2\(11),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_36__1_n_7\
    );
\ram_reg_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(10),
      I1 => \^add_ln209_1_fu_675_p2\(10),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_37__2_n_7\
    );
\ram_reg_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(9),
      I1 => \^add_ln209_1_fu_675_p2\(9),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_38__2_n_7\
    );
\ram_reg_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(8),
      I1 => \^add_ln209_1_fu_675_p2\(8),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_39__2_n_7\
    );
\ram_reg_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF70F000800"
    )
        port map (
      I0 => or_ln52_fu_669_p2,
      I1 => Q(1),
      I2 => left_V_address0(0),
      I3 => left_V_address0(6),
      I4 => ram_reg_0,
      I5 => ram_reg_3(6),
      O => frequency_0_V_address0(5)
    );
\ram_reg_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(7),
      I1 => \^add_ln209_1_fu_675_p2\(7),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_40__2_n_7\
    );
\ram_reg_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(6),
      I1 => \^add_ln209_1_fu_675_p2\(6),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_41__2_n_7\
    );
\ram_reg_i_42__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(5),
      I1 => \^add_ln209_1_fu_675_p2\(5),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_42__2_n_7\
    );
\ram_reg_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(4),
      I1 => \^add_ln209_1_fu_675_p2\(4),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_43__1_n_7\
    );
\ram_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(3),
      I1 => \^add_ln209_1_fu_675_p2\(3),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => \ram_reg_i_44__0_n_7\
    );
ram_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(2),
      I1 => \^add_ln209_1_fu_675_p2\(2),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => ram_reg_i_45_n_7
    );
ram_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(1),
      I1 => \^add_ln209_1_fu_675_p2\(1),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => ram_reg_i_46_n_7
    );
ram_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCAAAACCAC"
    )
        port map (
      I0 => \^add_ln209_fu_704_p2\(0),
      I1 => \^add_ln209_1_fu_675_p2\(0),
      I2 => CO(0),
      I3 => ram_reg_1(0),
      I4 => ram_reg_2(0),
      I5 => left_V_address0(0),
      O => ram_reg_i_47_n_7
    );
ram_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3232323222223222"
    )
        port map (
      I0 => ram_reg_0,
      I1 => left_V_address0(0),
      I2 => Q(1),
      I3 => CO(0),
      I4 => ram_reg_1(0),
      I5 => ram_reg_2(0),
      O => frequency_0_V_we0
    );
\ram_reg_i_49__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => ram_reg_1(0),
      I2 => CO(0),
      O => or_ln52_fu_669_p2
    );
\ram_reg_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF70F000800"
    )
        port map (
      I0 => or_ln52_fu_669_p2,
      I1 => Q(1),
      I2 => left_V_address0(0),
      I3 => left_V_address0(5),
      I4 => ram_reg_0,
      I5 => ram_reg_3(5),
      O => frequency_0_V_address0(4)
    );
\ram_reg_i_51__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_53__1_n_7\,
      CO(3) => \NLW_ram_reg_i_51__1_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_i_51__1_n_8\,
      CO(1) => \ram_reg_i_51__1_n_9\,
      CO(0) => \ram_reg_i_51__1_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \ram_reg_i_52__1_0\(30 downto 28),
      O(3 downto 0) => \^add_ln209_fu_704_p2\(31 downto 28),
      S(3) => \ram_reg_i_67__1_n_7\,
      S(2) => \ram_reg_i_68__1_n_7\,
      S(1) => \ram_reg_i_69__1_n_7\,
      S(0) => \ram_reg_i_70__1_n_7\
    );
\ram_reg_i_52__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_54__1_n_7\,
      CO(3) => \NLW_ram_reg_i_52__1_CO_UNCONNECTED\(3),
      CO(2) => \ram_reg_i_52__1_n_8\,
      CO(1) => \ram_reg_i_52__1_n_9\,
      CO(0) => \ram_reg_i_52__1_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \ram_reg_i_52__1_0\(30 downto 28),
      O(3 downto 0) => \^add_ln209_1_fu_675_p2\(31 downto 28),
      S(3) => \ram_reg_i_71__1_n_7\,
      S(2) => \ram_reg_i_72__1_n_7\,
      S(1) => \ram_reg_i_73__1_n_7\,
      S(0) => \ram_reg_i_74__1_n_7\
    );
\ram_reg_i_53__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_55__1_n_7\,
      CO(3) => \ram_reg_i_53__1_n_7\,
      CO(2) => \ram_reg_i_53__1_n_8\,
      CO(1) => \ram_reg_i_53__1_n_9\,
      CO(0) => \ram_reg_i_53__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(27 downto 24),
      O(3 downto 0) => \^add_ln209_fu_704_p2\(27 downto 24),
      S(3) => \ram_reg_i_75__1_n_7\,
      S(2) => \ram_reg_i_76__1_n_7\,
      S(1) => \ram_reg_i_77__1_n_7\,
      S(0) => \ram_reg_i_78__1_n_7\
    );
\ram_reg_i_54__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_56__1_n_7\,
      CO(3) => \ram_reg_i_54__1_n_7\,
      CO(2) => \ram_reg_i_54__1_n_8\,
      CO(1) => \ram_reg_i_54__1_n_9\,
      CO(0) => \ram_reg_i_54__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(27 downto 24),
      O(3 downto 0) => \^add_ln209_1_fu_675_p2\(27 downto 24),
      S(3) => \ram_reg_i_79__1_n_7\,
      S(2) => \ram_reg_i_80__1_n_7\,
      S(1) => \ram_reg_i_81__0_n_7\,
      S(0) => ram_reg_i_82_n_7
    );
\ram_reg_i_55__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_57__1_n_7\,
      CO(3) => \ram_reg_i_55__1_n_7\,
      CO(2) => \ram_reg_i_55__1_n_8\,
      CO(1) => \ram_reg_i_55__1_n_9\,
      CO(0) => \ram_reg_i_55__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(23 downto 20),
      O(3 downto 0) => \^add_ln209_fu_704_p2\(23 downto 20),
      S(3) => ram_reg_i_83_n_7,
      S(2) => ram_reg_i_84_n_7,
      S(1) => ram_reg_i_85_n_7,
      S(0) => ram_reg_i_86_n_7
    );
\ram_reg_i_56__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_58__2_n_7\,
      CO(3) => \ram_reg_i_56__1_n_7\,
      CO(2) => \ram_reg_i_56__1_n_8\,
      CO(1) => \ram_reg_i_56__1_n_9\,
      CO(0) => \ram_reg_i_56__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(23 downto 20),
      O(3 downto 0) => \^add_ln209_1_fu_675_p2\(23 downto 20),
      S(3) => ram_reg_i_87_n_7,
      S(2) => ram_reg_i_88_n_7,
      S(1) => ram_reg_i_89_n_7,
      S(0) => ram_reg_i_90_n_7
    );
\ram_reg_i_57__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_59__2_n_7\,
      CO(3) => \ram_reg_i_57__1_n_7\,
      CO(2) => \ram_reg_i_57__1_n_8\,
      CO(1) => \ram_reg_i_57__1_n_9\,
      CO(0) => \ram_reg_i_57__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(19 downto 16),
      O(3 downto 0) => \^add_ln209_fu_704_p2\(19 downto 16),
      S(3) => ram_reg_i_91_n_7,
      S(2) => ram_reg_i_92_n_7,
      S(1) => ram_reg_i_93_n_7,
      S(0) => ram_reg_i_94_n_7
    );
\ram_reg_i_58__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_60__1_n_7\,
      CO(3) => \ram_reg_i_58__2_n_7\,
      CO(2) => \ram_reg_i_58__2_n_8\,
      CO(1) => \ram_reg_i_58__2_n_9\,
      CO(0) => \ram_reg_i_58__2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(19 downto 16),
      O(3 downto 0) => \^add_ln209_1_fu_675_p2\(19 downto 16),
      S(3) => ram_reg_i_95_n_7,
      S(2) => ram_reg_i_96_n_7,
      S(1) => ram_reg_i_97_n_7,
      S(0) => ram_reg_i_98_n_7
    );
\ram_reg_i_59__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_61__1_n_7\,
      CO(3) => \ram_reg_i_59__2_n_7\,
      CO(2) => \ram_reg_i_59__2_n_8\,
      CO(1) => \ram_reg_i_59__2_n_9\,
      CO(0) => \ram_reg_i_59__2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(15 downto 12),
      O(3 downto 0) => \^add_ln209_fu_704_p2\(15 downto 12),
      S(3) => ram_reg_i_99_n_7,
      S(2) => ram_reg_i_100_n_7,
      S(1) => ram_reg_i_101_n_7,
      S(0) => ram_reg_i_102_n_7
    );
\ram_reg_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF70F000800"
    )
        port map (
      I0 => or_ln52_fu_669_p2,
      I1 => Q(1),
      I2 => left_V_address0(0),
      I3 => left_V_address0(4),
      I4 => ram_reg_0,
      I5 => ram_reg_3(4),
      O => frequency_0_V_address0(3)
    );
\ram_reg_i_60__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_62__1_n_7\,
      CO(3) => \ram_reg_i_60__1_n_7\,
      CO(2) => \ram_reg_i_60__1_n_8\,
      CO(1) => \ram_reg_i_60__1_n_9\,
      CO(0) => \ram_reg_i_60__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(15 downto 12),
      O(3 downto 0) => \^add_ln209_1_fu_675_p2\(15 downto 12),
      S(3) => ram_reg_i_103_n_7,
      S(2) => ram_reg_i_104_n_7,
      S(1) => ram_reg_i_105_n_7,
      S(0) => ram_reg_i_106_n_7
    );
\ram_reg_i_61__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_63__1_n_7\,
      CO(3) => \ram_reg_i_61__1_n_7\,
      CO(2) => \ram_reg_i_61__1_n_8\,
      CO(1) => \ram_reg_i_61__1_n_9\,
      CO(0) => \ram_reg_i_61__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(11 downto 8),
      O(3 downto 0) => \^add_ln209_fu_704_p2\(11 downto 8),
      S(3) => ram_reg_i_107_n_7,
      S(2) => ram_reg_i_108_n_7,
      S(1) => ram_reg_i_109_n_7,
      S(0) => ram_reg_i_110_n_7
    );
\ram_reg_i_62__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_64__1_n_7\,
      CO(3) => \ram_reg_i_62__1_n_7\,
      CO(2) => \ram_reg_i_62__1_n_8\,
      CO(1) => \ram_reg_i_62__1_n_9\,
      CO(0) => \ram_reg_i_62__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(11 downto 8),
      O(3 downto 0) => \^add_ln209_1_fu_675_p2\(11 downto 8),
      S(3) => ram_reg_i_111_n_7,
      S(2) => ram_reg_i_112_n_7,
      S(1) => ram_reg_i_113_n_7,
      S(0) => ram_reg_i_114_n_7
    );
\ram_reg_i_63__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_65__1_n_7\,
      CO(3) => \ram_reg_i_63__1_n_7\,
      CO(2) => \ram_reg_i_63__1_n_8\,
      CO(1) => \ram_reg_i_63__1_n_9\,
      CO(0) => \ram_reg_i_63__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(7 downto 4),
      O(3 downto 0) => \^add_ln209_fu_704_p2\(7 downto 4),
      S(3) => ram_reg_i_115_n_7,
      S(2) => ram_reg_i_116_n_7,
      S(1) => ram_reg_i_117_n_7,
      S(0) => ram_reg_i_118_n_7
    );
\ram_reg_i_64__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_66__1_n_7\,
      CO(3) => \ram_reg_i_64__1_n_7\,
      CO(2) => \ram_reg_i_64__1_n_8\,
      CO(1) => \ram_reg_i_64__1_n_9\,
      CO(0) => \ram_reg_i_64__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(7 downto 4),
      O(3 downto 0) => \^add_ln209_1_fu_675_p2\(7 downto 4),
      S(3) => ram_reg_i_119_n_7,
      S(2) => ram_reg_i_120_n_7,
      S(1) => ram_reg_i_121_n_7,
      S(0) => ram_reg_i_122_n_7
    );
\ram_reg_i_65__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_65__1_n_7\,
      CO(2) => \ram_reg_i_65__1_n_8\,
      CO(1) => \ram_reg_i_65__1_n_9\,
      CO(0) => \ram_reg_i_65__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(3 downto 0),
      O(3 downto 0) => \^add_ln209_fu_704_p2\(3 downto 0),
      S(3) => ram_reg_i_123_n_7,
      S(2) => ram_reg_i_124_n_7,
      S(1) => ram_reg_i_125_n_7,
      S(0) => ram_reg_i_126_n_7
    );
\ram_reg_i_66__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_66__1_n_7\,
      CO(2) => \ram_reg_i_66__1_n_8\,
      CO(1) => \ram_reg_i_66__1_n_9\,
      CO(0) => \ram_reg_i_66__1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \ram_reg_i_52__1_0\(3 downto 0),
      O(3 downto 0) => \^add_ln209_1_fu_675_p2\(3 downto 0),
      S(3) => ram_reg_i_127_n_7,
      S(2) => ram_reg_i_128_n_7,
      S(1) => ram_reg_i_129_n_7,
      S(0) => ram_reg_i_130_n_7
    );
\ram_reg_i_67__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(31),
      I1 => \ram_reg_i_51__1_0\(31),
      O => \ram_reg_i_67__1_n_7\
    );
\ram_reg_i_68__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(30),
      I1 => \ram_reg_i_51__1_0\(30),
      O => \ram_reg_i_68__1_n_7\
    );
\ram_reg_i_69__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(29),
      I1 => \ram_reg_i_51__1_0\(29),
      O => \ram_reg_i_69__1_n_7\
    );
\ram_reg_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF70F000800"
    )
        port map (
      I0 => or_ln52_fu_669_p2,
      I1 => Q(1),
      I2 => left_V_address0(0),
      I3 => left_V_address0(3),
      I4 => ram_reg_0,
      I5 => ram_reg_3(3),
      O => frequency_0_V_address0(2)
    );
\ram_reg_i_70__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(28),
      I1 => \ram_reg_i_51__1_0\(28),
      O => \ram_reg_i_70__1_n_7\
    );
\ram_reg_i_71__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(31),
      I1 => \ram_reg_i_52__1_1\(31),
      O => \ram_reg_i_71__1_n_7\
    );
\ram_reg_i_72__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(30),
      I1 => \ram_reg_i_52__1_1\(30),
      O => \ram_reg_i_72__1_n_7\
    );
\ram_reg_i_73__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(29),
      I1 => \ram_reg_i_52__1_1\(29),
      O => \ram_reg_i_73__1_n_7\
    );
\ram_reg_i_74__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(28),
      I1 => \ram_reg_i_52__1_1\(28),
      O => \ram_reg_i_74__1_n_7\
    );
\ram_reg_i_75__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(27),
      I1 => \ram_reg_i_51__1_0\(27),
      O => \ram_reg_i_75__1_n_7\
    );
\ram_reg_i_76__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(26),
      I1 => \ram_reg_i_51__1_0\(26),
      O => \ram_reg_i_76__1_n_7\
    );
\ram_reg_i_77__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(25),
      I1 => \ram_reg_i_51__1_0\(25),
      O => \ram_reg_i_77__1_n_7\
    );
\ram_reg_i_78__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(24),
      I1 => \ram_reg_i_51__1_0\(24),
      O => \ram_reg_i_78__1_n_7\
    );
\ram_reg_i_79__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(27),
      I1 => \ram_reg_i_52__1_1\(27),
      O => \ram_reg_i_79__1_n_7\
    );
\ram_reg_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF70F000800"
    )
        port map (
      I0 => or_ln52_fu_669_p2,
      I1 => Q(1),
      I2 => left_V_address0(0),
      I3 => left_V_address0(2),
      I4 => ram_reg_0,
      I5 => ram_reg_3(2),
      O => frequency_0_V_address0(1)
    );
\ram_reg_i_80__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(26),
      I1 => \ram_reg_i_52__1_1\(26),
      O => \ram_reg_i_80__1_n_7\
    );
\ram_reg_i_81__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(25),
      I1 => \ram_reg_i_52__1_1\(25),
      O => \ram_reg_i_81__0_n_7\
    );
ram_reg_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(24),
      I1 => \ram_reg_i_52__1_1\(24),
      O => ram_reg_i_82_n_7
    );
ram_reg_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(23),
      I1 => \ram_reg_i_51__1_0\(23),
      O => ram_reg_i_83_n_7
    );
ram_reg_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(22),
      I1 => \ram_reg_i_51__1_0\(22),
      O => ram_reg_i_84_n_7
    );
ram_reg_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(21),
      I1 => \ram_reg_i_51__1_0\(21),
      O => ram_reg_i_85_n_7
    );
ram_reg_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(20),
      I1 => \ram_reg_i_51__1_0\(20),
      O => ram_reg_i_86_n_7
    );
ram_reg_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(23),
      I1 => \ram_reg_i_52__1_1\(23),
      O => ram_reg_i_87_n_7
    );
ram_reg_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(22),
      I1 => \ram_reg_i_52__1_1\(22),
      O => ram_reg_i_88_n_7
    );
ram_reg_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(21),
      I1 => \ram_reg_i_52__1_1\(21),
      O => ram_reg_i_89_n_7
    );
\ram_reg_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF70F000800"
    )
        port map (
      I0 => or_ln52_fu_669_p2,
      I1 => Q(1),
      I2 => left_V_address0(0),
      I3 => left_V_address0(1),
      I4 => ram_reg_0,
      I5 => ram_reg_3(1),
      O => frequency_0_V_address0(0)
    );
ram_reg_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(20),
      I1 => \ram_reg_i_52__1_1\(20),
      O => ram_reg_i_90_n_7
    );
ram_reg_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(19),
      I1 => \ram_reg_i_51__1_0\(19),
      O => ram_reg_i_91_n_7
    );
ram_reg_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(18),
      I1 => \ram_reg_i_51__1_0\(18),
      O => ram_reg_i_92_n_7
    );
ram_reg_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(17),
      I1 => \ram_reg_i_51__1_0\(17),
      O => ram_reg_i_93_n_7
    );
ram_reg_i_94: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(16),
      I1 => \ram_reg_i_51__1_0\(16),
      O => ram_reg_i_94_n_7
    );
ram_reg_i_95: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(19),
      I1 => \ram_reg_i_52__1_1\(19),
      O => ram_reg_i_95_n_7
    );
ram_reg_i_96: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(18),
      I1 => \ram_reg_i_52__1_1\(18),
      O => ram_reg_i_96_n_7
    );
ram_reg_i_97: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(17),
      I1 => \ram_reg_i_52__1_1\(17),
      O => ram_reg_i_97_n_7
    );
ram_reg_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(16),
      I1 => \ram_reg_i_52__1_1\(16),
      O => ram_reg_i_98_n_7
    );
ram_reg_i_99: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_52__1_0\(15),
      I1 => \ram_reg_i_51__1_0\(15),
      O => ram_reg_i_99_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_tree_frequibs_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    or_ln34_fu_617_p2 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_0_0_i_i_reg_275_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \extLd_loc_read_reg_734_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_1_1_i_i_reg_345_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_4_reg_370_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iptr : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln34_reg_806_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iptr_2 : in STD_LOGIC;
    \ram_reg_i_32__3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_i_32__3_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_i_30__3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln209_fu_704_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    add_ln209_1_fu_675_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_30__2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_31__3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_31__3_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_30__3_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_tree_frequibs_ram : entity is "create_tree_frequibs_ram";
end design_1_huffman_encoding_0_1_create_tree_frequibs_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_tree_frequibs_ram is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^extld_loc_read_reg_734_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal frequency_1_V_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal frequency_1_V_ce0 : STD_LOGIC;
  signal frequency_1_V_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal frequency_1_V_we0 : STD_LOGIC;
  signal icmp_ln34_1_fu_593_p2 : STD_LOGIC;
  signal \^or_ln34_fu_617_p2\ : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal \ram_reg_i_10__13_n_7\ : STD_LOGIC;
  signal \ram_reg_i_11__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_12__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_13__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_14__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_15__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_16__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_17__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_18__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_19__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_20__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_21__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_22__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_23__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_24__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_25__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_26__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_27__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_28__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_29__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_30__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_30__2_n_10\ : STD_LOGIC;
  signal \ram_reg_i_30__2_n_8\ : STD_LOGIC;
  signal \ram_reg_i_30__2_n_9\ : STD_LOGIC;
  signal \ram_reg_i_30__3_n_10\ : STD_LOGIC;
  signal \ram_reg_i_30__3_n_9\ : STD_LOGIC;
  signal \ram_reg_i_31__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_31__3_n_10\ : STD_LOGIC;
  signal \ram_reg_i_31__3_n_8\ : STD_LOGIC;
  signal \ram_reg_i_31__3_n_9\ : STD_LOGIC;
  signal \ram_reg_i_32__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_33__1_n_7\ : STD_LOGIC;
  signal ram_reg_i_33_n_7 : STD_LOGIC;
  signal \ram_reg_i_34__1_n_7\ : STD_LOGIC;
  signal ram_reg_i_34_n_7 : STD_LOGIC;
  signal \ram_reg_i_35__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_35__2_n_10\ : STD_LOGIC;
  signal \ram_reg_i_35__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_35__2_n_8\ : STD_LOGIC;
  signal \ram_reg_i_35__2_n_9\ : STD_LOGIC;
  signal ram_reg_i_35_n_7 : STD_LOGIC;
  signal \ram_reg_i_36__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_36__2_n_10\ : STD_LOGIC;
  signal \ram_reg_i_36__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_36__2_n_8\ : STD_LOGIC;
  signal \ram_reg_i_36__2_n_9\ : STD_LOGIC;
  signal ram_reg_i_36_n_7 : STD_LOGIC;
  signal \ram_reg_i_37__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_37__1_n_7\ : STD_LOGIC;
  signal ram_reg_i_37_n_7 : STD_LOGIC;
  signal \ram_reg_i_38__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_38__1_n_7\ : STD_LOGIC;
  signal ram_reg_i_38_n_7 : STD_LOGIC;
  signal \ram_reg_i_39__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_39__1_n_7\ : STD_LOGIC;
  signal ram_reg_i_39_n_7 : STD_LOGIC;
  signal \ram_reg_i_40__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_40__1_n_7\ : STD_LOGIC;
  signal ram_reg_i_40_n_7 : STD_LOGIC;
  signal \ram_reg_i_41__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_41__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_42__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_42__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_43__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_43_n_7 : STD_LOGIC;
  signal ram_reg_i_44_n_7 : STD_LOGIC;
  signal \ram_reg_i_45__0_n_10\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_9\ : STD_LOGIC;
  signal \ram_reg_i_46__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_10\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_47__0_n_9\ : STD_LOGIC;
  signal \ram_reg_i_47__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_48__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_49__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_49_n_7 : STD_LOGIC;
  signal \ram_reg_i_50__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_50__1_n_7\ : STD_LOGIC;
  signal ram_reg_i_50_n_7 : STD_LOGIC;
  signal \ram_reg_i_51__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_51_n_7 : STD_LOGIC;
  signal \ram_reg_i_52__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_52_n_7 : STD_LOGIC;
  signal \ram_reg_i_53__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_53_n_7 : STD_LOGIC;
  signal \ram_reg_i_54__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_54_n_7 : STD_LOGIC;
  signal \ram_reg_i_55__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_55_n_7 : STD_LOGIC;
  signal \ram_reg_i_56__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_57__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_58__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_59__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_60__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_61__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_62__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_63__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_10\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_9\ : STD_LOGIC;
  signal ram_reg_i_64_n_7 : STD_LOGIC;
  signal \ram_reg_i_65__0_n_10\ : STD_LOGIC;
  signal \ram_reg_i_65__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_65__0_n_8\ : STD_LOGIC;
  signal \ram_reg_i_65__0_n_9\ : STD_LOGIC;
  signal ram_reg_i_65_n_7 : STD_LOGIC;
  signal \ram_reg_i_66__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_66_n_7 : STD_LOGIC;
  signal \ram_reg_i_67__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_67_n_7 : STD_LOGIC;
  signal \ram_reg_i_68__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_68_n_7 : STD_LOGIC;
  signal \ram_reg_i_69__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_69_n_7 : STD_LOGIC;
  signal \ram_reg_i_70__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_70_n_7 : STD_LOGIC;
  signal \ram_reg_i_71__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_71_n_7 : STD_LOGIC;
  signal \ram_reg_i_72__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_72_n_7 : STD_LOGIC;
  signal \ram_reg_i_73__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_73_n_7 : STD_LOGIC;
  signal \ram_reg_i_74__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_74_n_7 : STD_LOGIC;
  signal \ram_reg_i_75__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_75_n_7 : STD_LOGIC;
  signal \ram_reg_i_76__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_76_n_7 : STD_LOGIC;
  signal \ram_reg_i_77__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_77_n_7 : STD_LOGIC;
  signal \ram_reg_i_78__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_78_n_7 : STD_LOGIC;
  signal \ram_reg_i_79__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_79_n_7 : STD_LOGIC;
  signal \ram_reg_i_80__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_80_n_7 : STD_LOGIC;
  signal ram_reg_i_81_n_7 : STD_LOGIC;
  signal \ram_reg_i_9__13_n_7\ : STD_LOGIC;
  signal \^s_1_1_i_i_reg_345_reg[30]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^t_v_4_reg_370_reg[6]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_ram_reg_i_30__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_30__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_i_30__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_31__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_32__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_32__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_35__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_36__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_45__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_47__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_48__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_64__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_65__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[10]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[11]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[13]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[14]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[16]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[17]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[18]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[19]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[20]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[21]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[22]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[23]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[24]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[25]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[26]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[27]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[28]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[29]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[30]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[31]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[8]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \intermediate_freq_V_1_reg_795[9]_i_1\ : label is "soft_lutpair143";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4064;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "frequency_1_V_U/create_tree_frequibs_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
  attribute SOFT_HLUTNM of \ram_reg_i_39__4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of ram_reg_i_42 : label is "soft_lutpair140";
begin
  ADDRBWRADDR(6 downto 0) <= \^addrbwraddr\(6 downto 0);
  D(31 downto 0) <= \^d\(31 downto 0);
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  \extLd_loc_read_reg_734_reg[8]\(0) <= \^extld_loc_read_reg_734_reg[8]\(0);
  or_ln34_fu_617_p2 <= \^or_ln34_fu_617_p2\;
  \s_1_1_i_i_reg_345_reg[30]\(0) <= \^s_1_1_i_i_reg_345_reg[30]\(0);
  \t_V_4_reg_370_reg[6]\(0) <= \^t_v_4_reg_370_reg[6]\(0);
\intermediate_freq_V_1_reg_795[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(0),
      I1 => DOADO(0),
      I2 => ram_reg_1(0),
      O => \^d\(0)
    );
\intermediate_freq_V_1_reg_795[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(10),
      I1 => DOADO(10),
      I2 => ram_reg_1(0),
      O => \^d\(10)
    );
\intermediate_freq_V_1_reg_795[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(11),
      I1 => DOADO(11),
      I2 => ram_reg_1(0),
      O => \^d\(11)
    );
\intermediate_freq_V_1_reg_795[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(12),
      I1 => DOADO(12),
      I2 => ram_reg_1(0),
      O => \^d\(12)
    );
\intermediate_freq_V_1_reg_795[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(13),
      I1 => DOADO(13),
      I2 => ram_reg_1(0),
      O => \^d\(13)
    );
\intermediate_freq_V_1_reg_795[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(14),
      I1 => DOADO(14),
      I2 => ram_reg_1(0),
      O => \^d\(14)
    );
\intermediate_freq_V_1_reg_795[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(15),
      I1 => DOADO(15),
      I2 => ram_reg_1(0),
      O => \^d\(15)
    );
\intermediate_freq_V_1_reg_795[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(16),
      I1 => DOADO(16),
      I2 => ram_reg_1(0),
      O => \^d\(16)
    );
\intermediate_freq_V_1_reg_795[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(17),
      I1 => DOADO(17),
      I2 => ram_reg_1(0),
      O => \^d\(17)
    );
\intermediate_freq_V_1_reg_795[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(18),
      I1 => DOADO(18),
      I2 => ram_reg_1(0),
      O => \^d\(18)
    );
\intermediate_freq_V_1_reg_795[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(19),
      I1 => DOADO(19),
      I2 => ram_reg_1(0),
      O => \^d\(19)
    );
\intermediate_freq_V_1_reg_795[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(1),
      I1 => DOADO(1),
      I2 => ram_reg_1(0),
      O => \^d\(1)
    );
\intermediate_freq_V_1_reg_795[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(20),
      I1 => DOADO(20),
      I2 => ram_reg_1(0),
      O => \^d\(20)
    );
\intermediate_freq_V_1_reg_795[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(21),
      I1 => DOADO(21),
      I2 => ram_reg_1(0),
      O => \^d\(21)
    );
\intermediate_freq_V_1_reg_795[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(22),
      I1 => DOADO(22),
      I2 => ram_reg_1(0),
      O => \^d\(22)
    );
\intermediate_freq_V_1_reg_795[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(23),
      I1 => DOADO(23),
      I2 => ram_reg_1(0),
      O => \^d\(23)
    );
\intermediate_freq_V_1_reg_795[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(24),
      I1 => DOADO(24),
      I2 => ram_reg_1(0),
      O => \^d\(24)
    );
\intermediate_freq_V_1_reg_795[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(25),
      I1 => DOADO(25),
      I2 => ram_reg_1(0),
      O => \^d\(25)
    );
\intermediate_freq_V_1_reg_795[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(26),
      I1 => DOADO(26),
      I2 => ram_reg_1(0),
      O => \^d\(26)
    );
\intermediate_freq_V_1_reg_795[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(27),
      I1 => DOADO(27),
      I2 => ram_reg_1(0),
      O => \^d\(27)
    );
\intermediate_freq_V_1_reg_795[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(28),
      I1 => DOADO(28),
      I2 => ram_reg_1(0),
      O => \^d\(28)
    );
\intermediate_freq_V_1_reg_795[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(29),
      I1 => DOADO(29),
      I2 => ram_reg_1(0),
      O => \^d\(29)
    );
\intermediate_freq_V_1_reg_795[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(2),
      I1 => DOADO(2),
      I2 => ram_reg_1(0),
      O => \^d\(2)
    );
\intermediate_freq_V_1_reg_795[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(30),
      I1 => DOADO(30),
      I2 => ram_reg_1(0),
      O => \^d\(30)
    );
\intermediate_freq_V_1_reg_795[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(31),
      I1 => DOADO(31),
      I2 => ram_reg_1(0),
      O => \^d\(31)
    );
\intermediate_freq_V_1_reg_795[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(3),
      I1 => DOADO(3),
      I2 => ram_reg_1(0),
      O => \^d\(3)
    );
\intermediate_freq_V_1_reg_795[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(4),
      I1 => DOADO(4),
      I2 => ram_reg_1(0),
      O => \^d\(4)
    );
\intermediate_freq_V_1_reg_795[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(5),
      I1 => DOADO(5),
      I2 => ram_reg_1(0),
      O => \^d\(5)
    );
\intermediate_freq_V_1_reg_795[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(6),
      I1 => DOADO(6),
      I2 => ram_reg_1(0),
      O => \^d\(6)
    );
\intermediate_freq_V_1_reg_795[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(7),
      I1 => DOADO(7),
      I2 => ram_reg_1(0),
      O => \^d\(7)
    );
\intermediate_freq_V_1_reg_795[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(8),
      I1 => DOADO(8),
      I2 => ram_reg_1(0),
      O => \^d\(8)
    );
\intermediate_freq_V_1_reg_795[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => frequency_1_V_q0(9),
      I1 => DOADO(9),
      I2 => ram_reg_1(0),
      O => \^d\(9)
    );
\or_ln34_reg_806[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      O => \^or_ln34_fu_617_p2\
    );
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1111",
      ADDRARDADDR(11 downto 5) => frequency_1_V_address0(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 12) => B"1111",
      ADDRBWRADDR(11 downto 5) => \^addrbwraddr\(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31) => \ram_reg_i_9__13_n_7\,
      DIADI(30) => \ram_reg_i_10__13_n_7\,
      DIADI(29) => \ram_reg_i_11__3_n_7\,
      DIADI(28) => \ram_reg_i_12__3_n_7\,
      DIADI(27) => \ram_reg_i_13__3_n_7\,
      DIADI(26) => \ram_reg_i_14__3_n_7\,
      DIADI(25) => \ram_reg_i_15__1_n_7\,
      DIADI(24) => \ram_reg_i_16__1_n_7\,
      DIADI(23) => \ram_reg_i_17__1_n_7\,
      DIADI(22) => \ram_reg_i_18__1_n_7\,
      DIADI(21) => \ram_reg_i_19__0_n_7\,
      DIADI(20) => \ram_reg_i_20__1_n_7\,
      DIADI(19) => \ram_reg_i_21__0_n_7\,
      DIADI(18) => \ram_reg_i_22__0_n_7\,
      DIADI(17) => \ram_reg_i_23__0_n_7\,
      DIADI(16) => \ram_reg_i_24__0_n_7\,
      DIADI(15) => \ram_reg_i_25__0_n_7\,
      DIADI(14) => \ram_reg_i_26__0_n_7\,
      DIADI(13) => \ram_reg_i_27__0_n_7\,
      DIADI(12) => \ram_reg_i_28__4_n_7\,
      DIADI(11) => \ram_reg_i_29__2_n_7\,
      DIADI(10) => \ram_reg_i_30__0_n_7\,
      DIADI(9) => \ram_reg_i_31__0_n_7\,
      DIADI(8) => \ram_reg_i_32__0_n_7\,
      DIADI(7) => ram_reg_i_33_n_7,
      DIADI(6) => ram_reg_i_34_n_7,
      DIADI(5) => ram_reg_i_35_n_7,
      DIADI(4) => ram_reg_i_36_n_7,
      DIADI(3) => ram_reg_i_37_n_7,
      DIADI(2) => ram_reg_i_38_n_7,
      DIADI(1) => ram_reg_i_39_n_7,
      DIADI(0) => ram_reg_i_40_n_7,
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => frequency_1_V_q0(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => frequency_1_V_ce0,
      ENBWREN => Q(0),
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => frequency_1_V_we0,
      WEA(2) => frequency_1_V_we0,
      WEA(1) => frequency_1_V_we0,
      WEA(0) => frequency_1_V_we0,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_10__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(30),
      I1 => add_ln209_1_fu_675_p2(30),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_10__13_n_7\
    );
\ram_reg_i_10__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ram_reg_i_50__1_n_7\,
      I1 => ram_reg_1(6),
      O => \^addrbwraddr\(5)
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(29),
      I1 => add_ln209_1_fu_675_p2(29),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_11__3_n_7\
    );
\ram_reg_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => ram_reg_1(1),
      I2 => ram_reg_1(0),
      I3 => ram_reg_1(2),
      I4 => ram_reg_1(4),
      I5 => ram_reg_1(5),
      O => \^addrbwraddr\(4)
    );
\ram_reg_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(28),
      I1 => add_ln209_1_fu_675_p2(28),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_12__3_n_7\
    );
\ram_reg_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => ram_reg_1(0),
      I2 => ram_reg_1(1),
      I3 => ram_reg_1(3),
      I4 => ram_reg_1(4),
      O => \^addrbwraddr\(3)
    );
\ram_reg_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(27),
      I1 => add_ln209_1_fu_675_p2(27),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_13__3_n_7\
    );
\ram_reg_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => ram_reg_1(0),
      I2 => ram_reg_1(2),
      I3 => ram_reg_1(3),
      O => \^addrbwraddr\(2)
    );
\ram_reg_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(26),
      I1 => add_ln209_1_fu_675_p2(26),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_14__3_n_7\
    );
\ram_reg_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => ram_reg_1(1),
      I2 => ram_reg_1(2),
      O => \^addrbwraddr\(1)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(25),
      I1 => add_ln209_1_fu_675_p2(25),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_15__1_n_7\
    );
\ram_reg_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => ram_reg_1(1),
      O => \^addrbwraddr\(0)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(24),
      I1 => add_ln209_1_fu_675_p2(24),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_16__1_n_7\
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(23),
      I1 => add_ln209_1_fu_675_p2(23),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_17__1_n_7\
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(22),
      I1 => add_ln209_1_fu_675_p2(22),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_18__1_n_7\
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(21),
      I1 => add_ln209_1_fu_675_p2(21),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_19__0_n_7\
    );
\ram_reg_i_19__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(8),
      I4 => iptr_2,
      O => DIADI(8)
    );
\ram_reg_i_19__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(8),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_275_reg[8]\(8)
    );
\ram_reg_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => \ram_reg_i_30__3_0\(0),
      I2 => p_7_in,
      I3 => Q(2),
      I4 => Q(0),
      O => frequency_1_V_ce0
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(20),
      I1 => add_ln209_1_fu_675_p2(20),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_20__1_n_7\
    );
\ram_reg_i_20__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(7),
      I4 => iptr_2,
      O => DIADI(7)
    );
\ram_reg_i_20__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(7),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_275_reg[8]\(7)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(19),
      I1 => add_ln209_1_fu_675_p2(19),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_21__0_n_7\
    );
\ram_reg_i_21__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(6),
      I4 => iptr_2,
      O => DIADI(6)
    );
\ram_reg_i_21__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(6),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_275_reg[8]\(6)
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(18),
      I1 => add_ln209_1_fu_675_p2(18),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_22__0_n_7\
    );
\ram_reg_i_22__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(5),
      I4 => iptr_2,
      O => DIADI(5)
    );
\ram_reg_i_22__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(5),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_275_reg[8]\(5)
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(17),
      I1 => add_ln209_1_fu_675_p2(17),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_23__0_n_7\
    );
\ram_reg_i_23__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(4),
      I4 => iptr_2,
      O => DIADI(4)
    );
\ram_reg_i_23__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(4),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_275_reg[8]\(4)
    );
\ram_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(16),
      I1 => add_ln209_1_fu_675_p2(16),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_24__0_n_7\
    );
\ram_reg_i_24__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(3),
      I4 => iptr_2,
      O => DIADI(3)
    );
\ram_reg_i_24__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(3),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_275_reg[8]\(3)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(15),
      I1 => add_ln209_1_fu_675_p2(15),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_25__0_n_7\
    );
\ram_reg_i_25__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(2),
      I4 => iptr_2,
      O => DIADI(2)
    );
\ram_reg_i_25__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(2),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_275_reg[8]\(2)
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(14),
      I1 => add_ln209_1_fu_675_p2(14),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_26__0_n_7\
    );
\ram_reg_i_26__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(1),
      I4 => iptr_2,
      O => DIADI(1)
    );
\ram_reg_i_26__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(1),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_275_reg[8]\(1)
    );
\ram_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(13),
      I1 => add_ln209_1_fu_675_p2(13),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_27__0_n_7\
    );
\ram_reg_i_27__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(0),
      I4 => iptr_2,
      O => DIADI(0)
    );
\ram_reg_i_27__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => CO(0),
      I1 => icmp_ln34_1_fu_593_p2,
      I2 => \or_ln34_reg_806_reg[0]\(0),
      I3 => ram_reg_0(0),
      I4 => iptr_2,
      O => \s_0_0_i_i_reg_275_reg[8]\(0)
    );
\ram_reg_i_28__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBA0000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => \^or_ln34_fu_617_p2\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => iptr,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ram_reg_i_28__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(12),
      I1 => add_ln209_1_fu_675_p2(12),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_28__4_n_7\
    );
\ram_reg_i_28__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFBA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => \^or_ln34_fu_617_p2\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => iptr,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\ram_reg_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(11),
      I1 => add_ln209_1_fu_675_p2(11),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_29__2_n_7\
    );
\ram_reg_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F7F7F7F0808080"
    )
        port map (
      I0 => p_7_in,
      I1 => Q(2),
      I2 => \ram_reg_i_30__3_0\(7),
      I3 => \^ap_cs_fsm_reg[5]\,
      I4 => \ram_reg_i_30__3_0\(0),
      I5 => ram_reg_1(7),
      O => frequency_1_V_address0(6)
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(10),
      I1 => add_ln209_1_fu_675_p2(10),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_30__0_n_7\
    );
\ram_reg_i_30__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_35__2_n_7\,
      CO(3) => icmp_ln34_1_fu_593_p2,
      CO(2) => \ram_reg_i_30__2_n_8\,
      CO(1) => \ram_reg_i_30__2_n_9\,
      CO(0) => \ram_reg_i_30__2_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_36__0_n_7\,
      DI(2) => \ram_reg_i_37__0_n_7\,
      DI(1) => \ram_reg_i_38__0_n_7\,
      DI(0) => \ram_reg_i_39__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_30__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_40__0_n_7\,
      S(2) => \ram_reg_i_41__0_n_7\,
      S(1) => \ram_reg_i_42__0_n_7\,
      S(0) => ram_reg_i_43_n_7
    );
\ram_reg_i_30__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_ram_reg_i_30__3_CO_UNCONNECTED\(3),
      CO(2) => \^t_v_4_reg_370_reg[6]\(0),
      CO(1) => \ram_reg_i_30__3_n_9\,
      CO(0) => \ram_reg_i_30__3_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ram_reg_i_30__3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ram_reg_i_33__1_n_7\,
      S(1) => \ram_reg_i_34__1_n_7\,
      S(0) => \ram_reg_i_35__0_n_7\
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(9),
      I1 => add_ln209_1_fu_675_p2(9),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_31__0_n_7\
    );
\ram_reg_i_31__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_36__2_n_7\,
      CO(3) => \^s_1_1_i_i_reg_345_reg[30]\(0),
      CO(2) => \ram_reg_i_31__3_n_8\,
      CO(1) => \ram_reg_i_31__3_n_9\,
      CO(0) => \ram_reg_i_31__3_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_37__1_n_7\,
      DI(2) => \ram_reg_i_38__1_n_7\,
      DI(1) => \ram_reg_i_39__1_n_7\,
      DI(0) => \ram_reg_i_40__1_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_31__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_41__1_n_7\,
      S(2) => \ram_reg_i_42__1_n_7\,
      S(1) => \ram_reg_i_43__0_n_7\,
      S(0) => ram_reg_i_44_n_7
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(8),
      I1 => add_ln209_1_fu_675_p2(8),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_32__0_n_7\
    );
\ram_reg_i_32__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_45__0_n_7\,
      CO(3 downto 1) => \NLW_ram_reg_i_32__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^extld_loc_read_reg_734_reg[8]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_i_46__2_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_32__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ram_reg_i_47__1_n_7\
    );
ram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(7),
      I1 => add_ln209_1_fu_675_p2(7),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => ram_reg_i_33_n_7
    );
\ram_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_reg_i_30__3_1\(6),
      I1 => \ram_reg_i_30__3_0\(6),
      I2 => \ram_reg_i_30__3_0\(8),
      I3 => \ram_reg_i_30__3_1\(8),
      I4 => \ram_reg_i_30__3_0\(7),
      I5 => \ram_reg_i_30__3_1\(7),
      O => \ram_reg_i_33__1_n_7\
    );
ram_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(6),
      I1 => add_ln209_1_fu_675_p2(6),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => ram_reg_i_34_n_7
    );
\ram_reg_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_reg_i_30__3_1\(3),
      I1 => \ram_reg_i_30__3_0\(3),
      I2 => \ram_reg_i_30__3_0\(5),
      I3 => \ram_reg_i_30__3_1\(5),
      I4 => \ram_reg_i_30__3_0\(4),
      I5 => \ram_reg_i_30__3_1\(4),
      O => \ram_reg_i_34__1_n_7\
    );
ram_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(5),
      I1 => add_ln209_1_fu_675_p2(5),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => ram_reg_i_35_n_7
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ram_reg_i_30__3_1\(0),
      I1 => \ram_reg_i_30__3_0\(0),
      I2 => \ram_reg_i_30__3_0\(2),
      I3 => \ram_reg_i_30__3_1\(2),
      I4 => \ram_reg_i_30__3_0\(1),
      I5 => \ram_reg_i_30__3_1\(1),
      O => \ram_reg_i_35__0_n_7\
    );
\ram_reg_i_35__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_47__0_n_7\,
      CO(3) => \ram_reg_i_35__2_n_7\,
      CO(2) => \ram_reg_i_35__2_n_8\,
      CO(1) => \ram_reg_i_35__2_n_9\,
      CO(0) => \ram_reg_i_35__2_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_48__0_n_7\,
      DI(2) => ram_reg_i_49_n_7,
      DI(1) => ram_reg_i_50_n_7,
      DI(0) => ram_reg_i_51_n_7,
      O(3 downto 0) => \NLW_ram_reg_i_35__2_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_i_52_n_7,
      S(2) => ram_reg_i_53_n_7,
      S(1) => ram_reg_i_54_n_7,
      S(0) => ram_reg_i_55_n_7
    );
ram_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(4),
      I1 => add_ln209_1_fu_675_p2(4),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => ram_reg_i_36_n_7
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(30),
      I1 => ram_reg_1(0),
      I2 => DOADO(30),
      I3 => frequency_1_V_q0(30),
      I4 => \^d\(31),
      I5 => \ram_reg_i_30__2_0\(31),
      O => \ram_reg_i_36__0_n_7\
    );
\ram_reg_i_36__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_48__1_n_7\,
      CO(3) => \ram_reg_i_36__2_n_7\,
      CO(2) => \ram_reg_i_36__2_n_8\,
      CO(1) => \ram_reg_i_36__2_n_9\,
      CO(0) => \ram_reg_i_36__2_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_49__0_n_7\,
      DI(2) => \ram_reg_i_50__0_n_7\,
      DI(1) => \ram_reg_i_51__0_n_7\,
      DI(0) => \ram_reg_i_52__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_36__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_53__0_n_7\,
      S(2) => \ram_reg_i_54__0_n_7\,
      S(1) => \ram_reg_i_55__0_n_7\,
      S(0) => \ram_reg_i_56__0_n_7\
    );
ram_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(3),
      I1 => add_ln209_1_fu_675_p2(3),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => ram_reg_i_37_n_7
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(28),
      I1 => ram_reg_1(0),
      I2 => DOADO(28),
      I3 => frequency_1_V_q0(28),
      I4 => \^d\(29),
      I5 => \ram_reg_i_30__2_0\(29),
      O => \ram_reg_i_37__0_n_7\
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(30),
      I1 => \ram_reg_i_31__3_1\(30),
      I2 => \ram_reg_i_31__3_1\(31),
      I3 => \ram_reg_i_31__3_0\(31),
      O => \ram_reg_i_37__1_n_7\
    );
ram_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(2),
      I1 => add_ln209_1_fu_675_p2(2),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => ram_reg_i_38_n_7
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(26),
      I1 => ram_reg_1(0),
      I2 => DOADO(26),
      I3 => frequency_1_V_q0(26),
      I4 => \^d\(27),
      I5 => \ram_reg_i_30__2_0\(27),
      O => \ram_reg_i_38__0_n_7\
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(28),
      I1 => \ram_reg_i_31__3_1\(28),
      I2 => \ram_reg_i_31__3_1\(29),
      I3 => \ram_reg_i_31__3_0\(29),
      O => \ram_reg_i_38__1_n_7\
    );
ram_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(1),
      I1 => add_ln209_1_fu_675_p2(1),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => ram_reg_i_39_n_7
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(24),
      I1 => ram_reg_1(0),
      I2 => DOADO(24),
      I3 => frequency_1_V_q0(24),
      I4 => \^d\(25),
      I5 => \ram_reg_i_30__2_0\(25),
      O => \ram_reg_i_39__0_n_7\
    );
\ram_reg_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(26),
      I1 => \ram_reg_i_31__3_1\(26),
      I2 => \ram_reg_i_31__3_1\(27),
      I3 => \ram_reg_i_31__3_0\(27),
      O => \ram_reg_i_39__1_n_7\
    );
\ram_reg_i_39__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => Q(2),
      I1 => \^extld_loc_read_reg_734_reg[8]\(0),
      I2 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I3 => \^t_v_4_reg_370_reg[6]\(0),
      O => \^ap_cs_fsm_reg[5]\
    );
\ram_reg_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F7F7F7F0808080"
    )
        port map (
      I0 => p_7_in,
      I1 => Q(2),
      I2 => \ram_reg_i_30__3_0\(6),
      I3 => \^ap_cs_fsm_reg[5]\,
      I4 => \ram_reg_i_30__3_0\(0),
      I5 => ram_reg_1(6),
      O => frequency_1_V_address0(5)
    );
ram_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(0),
      I1 => add_ln209_1_fu_675_p2(0),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => ram_reg_i_40_n_7
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(30),
      I1 => frequency_1_V_q0(30),
      I2 => DOADO(30),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(31),
      I5 => \^d\(31),
      O => \ram_reg_i_40__0_n_7\
    );
\ram_reg_i_40__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(24),
      I1 => \ram_reg_i_31__3_1\(24),
      I2 => \ram_reg_i_31__3_1\(25),
      I3 => \ram_reg_i_31__3_0\(25),
      O => \ram_reg_i_40__1_n_7\
    );
ram_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AA080000"
    )
        port map (
      I0 => Q(2),
      I1 => \^extld_loc_read_reg_734_reg[8]\(0),
      I2 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I3 => \^t_v_4_reg_370_reg[6]\(0),
      I4 => \ram_reg_i_30__3_0\(0),
      I5 => \^ap_cs_fsm_reg[5]\,
      O => frequency_1_V_we0
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(28),
      I1 => frequency_1_V_q0(28),
      I2 => DOADO(28),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(29),
      I5 => \^d\(29),
      O => \ram_reg_i_41__0_n_7\
    );
\ram_reg_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(30),
      I1 => \ram_reg_i_31__3_1\(30),
      I2 => \ram_reg_i_31__3_0\(31),
      I3 => \ram_reg_i_31__3_1\(31),
      O => \ram_reg_i_41__1_n_7\
    );
ram_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \ram_reg_i_30__3_0\(0),
      I1 => \^extld_loc_read_reg_734_reg[8]\(0),
      I2 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I3 => \^t_v_4_reg_370_reg[6]\(0),
      O => p_7_in
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(26),
      I1 => frequency_1_V_q0(26),
      I2 => DOADO(26),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(27),
      I5 => \^d\(27),
      O => \ram_reg_i_42__0_n_7\
    );
\ram_reg_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(28),
      I1 => \ram_reg_i_31__3_1\(28),
      I2 => \ram_reg_i_31__3_0\(29),
      I3 => \ram_reg_i_31__3_1\(29),
      O => \ram_reg_i_42__1_n_7\
    );
ram_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(24),
      I1 => frequency_1_V_q0(24),
      I2 => DOADO(24),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(25),
      I5 => \^d\(25),
      O => ram_reg_i_43_n_7
    );
\ram_reg_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(26),
      I1 => \ram_reg_i_31__3_1\(26),
      I2 => \ram_reg_i_31__3_0\(27),
      I3 => \ram_reg_i_31__3_1\(27),
      O => \ram_reg_i_43__0_n_7\
    );
ram_reg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(24),
      I1 => \ram_reg_i_31__3_1\(24),
      I2 => \ram_reg_i_31__3_0\(25),
      I3 => \ram_reg_i_31__3_1\(25),
      O => ram_reg_i_44_n_7
    );
\ram_reg_i_45__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_45__0_n_7\,
      CO(2) => \ram_reg_i_45__0_n_8\,
      CO(1) => \ram_reg_i_45__0_n_9\,
      CO(0) => \ram_reg_i_45__0_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_57__0_n_7\,
      DI(2) => \ram_reg_i_58__1_n_7\,
      DI(1) => \ram_reg_i_59__1_n_7\,
      DI(0) => \ram_reg_i_60__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_45__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_61__0_n_7\,
      S(2) => \ram_reg_i_62__0_n_7\,
      S(1) => \ram_reg_i_63__0_n_7\,
      S(0) => ram_reg_i_64_n_7
    );
\ram_reg_i_46__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ram_reg_i_32__3_0\(8),
      I1 => \ram_reg_i_32__3_1\(8),
      O => \ram_reg_i_46__2_n_7\
    );
\ram_reg_i_47__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_64__0_n_7\,
      CO(3) => \ram_reg_i_47__0_n_7\,
      CO(2) => \ram_reg_i_47__0_n_8\,
      CO(1) => \ram_reg_i_47__0_n_9\,
      CO(0) => \ram_reg_i_47__0_n_10\,
      CYINIT => '0',
      DI(3) => ram_reg_i_65_n_7,
      DI(2) => ram_reg_i_66_n_7,
      DI(1) => ram_reg_i_67_n_7,
      DI(0) => ram_reg_i_68_n_7,
      O(3 downto 0) => \NLW_ram_reg_i_47__0_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_i_69_n_7,
      S(2) => ram_reg_i_70_n_7,
      S(1) => ram_reg_i_71_n_7,
      S(0) => ram_reg_i_72_n_7
    );
\ram_reg_i_47__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ram_reg_i_32__3_1\(8),
      I1 => \ram_reg_i_32__3_0\(8),
      O => \ram_reg_i_47__1_n_7\
    );
\ram_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(22),
      I1 => ram_reg_1(0),
      I2 => DOADO(22),
      I3 => frequency_1_V_q0(22),
      I4 => \^d\(23),
      I5 => \ram_reg_i_30__2_0\(23),
      O => \ram_reg_i_48__0_n_7\
    );
\ram_reg_i_48__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_65__0_n_7\,
      CO(3) => \ram_reg_i_48__1_n_7\,
      CO(2) => \ram_reg_i_48__1_n_8\,
      CO(1) => \ram_reg_i_48__1_n_9\,
      CO(0) => \ram_reg_i_48__1_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_66__0_n_7\,
      DI(2) => \ram_reg_i_67__0_n_7\,
      DI(1) => \ram_reg_i_68__0_n_7\,
      DI(0) => \ram_reg_i_69__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_48__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_70__0_n_7\,
      S(2) => \ram_reg_i_71__0_n_7\,
      S(1) => \ram_reg_i_72__0_n_7\,
      S(0) => \ram_reg_i_73__0_n_7\
    );
ram_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(20),
      I1 => ram_reg_1(0),
      I2 => DOADO(20),
      I3 => frequency_1_V_q0(20),
      I4 => \^d\(21),
      I5 => \ram_reg_i_30__2_0\(21),
      O => ram_reg_i_49_n_7
    );
\ram_reg_i_49__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(22),
      I1 => \ram_reg_i_31__3_1\(22),
      I2 => \ram_reg_i_31__3_1\(23),
      I3 => \ram_reg_i_31__3_0\(23),
      O => \ram_reg_i_49__0_n_7\
    );
\ram_reg_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F7F7F7F0808080"
    )
        port map (
      I0 => p_7_in,
      I1 => Q(2),
      I2 => \ram_reg_i_30__3_0\(5),
      I3 => \^ap_cs_fsm_reg[5]\,
      I4 => \ram_reg_i_30__3_0\(0),
      I5 => ram_reg_1(5),
      O => frequency_1_V_address0(4)
    );
ram_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(18),
      I1 => ram_reg_1(0),
      I2 => DOADO(18),
      I3 => frequency_1_V_q0(18),
      I4 => \^d\(19),
      I5 => \ram_reg_i_30__2_0\(19),
      O => ram_reg_i_50_n_7
    );
\ram_reg_i_50__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(20),
      I1 => \ram_reg_i_31__3_1\(20),
      I2 => \ram_reg_i_31__3_1\(21),
      I3 => \ram_reg_i_31__3_0\(21),
      O => \ram_reg_i_50__0_n_7\
    );
\ram_reg_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ram_reg_1(5),
      I1 => ram_reg_1(3),
      I2 => ram_reg_1(1),
      I3 => ram_reg_1(0),
      I4 => ram_reg_1(2),
      I5 => ram_reg_1(4),
      O => \ram_reg_i_50__1_n_7\
    );
ram_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(16),
      I1 => ram_reg_1(0),
      I2 => DOADO(16),
      I3 => frequency_1_V_q0(16),
      I4 => \^d\(17),
      I5 => \ram_reg_i_30__2_0\(17),
      O => ram_reg_i_51_n_7
    );
\ram_reg_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(18),
      I1 => \ram_reg_i_31__3_1\(18),
      I2 => \ram_reg_i_31__3_1\(19),
      I3 => \ram_reg_i_31__3_0\(19),
      O => \ram_reg_i_51__0_n_7\
    );
ram_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(22),
      I1 => frequency_1_V_q0(22),
      I2 => DOADO(22),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(23),
      I5 => \^d\(23),
      O => ram_reg_i_52_n_7
    );
\ram_reg_i_52__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(16),
      I1 => \ram_reg_i_31__3_1\(16),
      I2 => \ram_reg_i_31__3_1\(17),
      I3 => \ram_reg_i_31__3_0\(17),
      O => \ram_reg_i_52__0_n_7\
    );
ram_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(20),
      I1 => frequency_1_V_q0(20),
      I2 => DOADO(20),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(21),
      I5 => \^d\(21),
      O => ram_reg_i_53_n_7
    );
\ram_reg_i_53__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(22),
      I1 => \ram_reg_i_31__3_1\(22),
      I2 => \ram_reg_i_31__3_0\(23),
      I3 => \ram_reg_i_31__3_1\(23),
      O => \ram_reg_i_53__0_n_7\
    );
ram_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(18),
      I1 => frequency_1_V_q0(18),
      I2 => DOADO(18),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(19),
      I5 => \^d\(19),
      O => ram_reg_i_54_n_7
    );
\ram_reg_i_54__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(20),
      I1 => \ram_reg_i_31__3_1\(20),
      I2 => \ram_reg_i_31__3_0\(21),
      I3 => \ram_reg_i_31__3_1\(21),
      O => \ram_reg_i_54__0_n_7\
    );
ram_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(16),
      I1 => frequency_1_V_q0(16),
      I2 => DOADO(16),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(17),
      I5 => \^d\(17),
      O => ram_reg_i_55_n_7
    );
\ram_reg_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(18),
      I1 => \ram_reg_i_31__3_1\(18),
      I2 => \ram_reg_i_31__3_0\(19),
      I3 => \ram_reg_i_31__3_1\(19),
      O => \ram_reg_i_55__0_n_7\
    );
\ram_reg_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(16),
      I1 => \ram_reg_i_31__3_1\(16),
      I2 => \ram_reg_i_31__3_0\(17),
      I3 => \ram_reg_i_31__3_1\(17),
      O => \ram_reg_i_56__0_n_7\
    );
\ram_reg_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_32__3_0\(6),
      I1 => \ram_reg_i_32__3_1\(6),
      I2 => \ram_reg_i_32__3_1\(7),
      I3 => \ram_reg_i_32__3_0\(7),
      O => \ram_reg_i_57__0_n_7\
    );
\ram_reg_i_58__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_32__3_0\(4),
      I1 => \ram_reg_i_32__3_1\(4),
      I2 => \ram_reg_i_32__3_1\(5),
      I3 => \ram_reg_i_32__3_0\(5),
      O => \ram_reg_i_58__1_n_7\
    );
\ram_reg_i_59__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_32__3_0\(2),
      I1 => \ram_reg_i_32__3_1\(2),
      I2 => \ram_reg_i_32__3_1\(3),
      I3 => \ram_reg_i_32__3_0\(3),
      O => \ram_reg_i_59__1_n_7\
    );
\ram_reg_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F7F7F7F0808080"
    )
        port map (
      I0 => p_7_in,
      I1 => Q(2),
      I2 => \ram_reg_i_30__3_0\(4),
      I3 => \^ap_cs_fsm_reg[5]\,
      I4 => \ram_reg_i_30__3_0\(0),
      I5 => ram_reg_1(4),
      O => frequency_1_V_address0(3)
    );
\ram_reg_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_32__3_0\(0),
      I1 => \ram_reg_i_32__3_1\(0),
      I2 => \ram_reg_i_32__3_1\(1),
      I3 => \ram_reg_i_32__3_0\(1),
      O => \ram_reg_i_60__0_n_7\
    );
\ram_reg_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_32__3_0\(6),
      I1 => \ram_reg_i_32__3_1\(6),
      I2 => \ram_reg_i_32__3_0\(7),
      I3 => \ram_reg_i_32__3_1\(7),
      O => \ram_reg_i_61__0_n_7\
    );
\ram_reg_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_32__3_0\(4),
      I1 => \ram_reg_i_32__3_1\(4),
      I2 => \ram_reg_i_32__3_0\(5),
      I3 => \ram_reg_i_32__3_1\(5),
      O => \ram_reg_i_62__0_n_7\
    );
\ram_reg_i_63__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_32__3_0\(2),
      I1 => \ram_reg_i_32__3_1\(2),
      I2 => \ram_reg_i_32__3_0\(3),
      I3 => \ram_reg_i_32__3_1\(3),
      O => \ram_reg_i_63__0_n_7\
    );
ram_reg_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_32__3_0\(0),
      I1 => \ram_reg_i_32__3_1\(0),
      I2 => \ram_reg_i_32__3_0\(1),
      I3 => \ram_reg_i_32__3_1\(1),
      O => ram_reg_i_64_n_7
    );
\ram_reg_i_64__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_64__0_n_7\,
      CO(2) => \ram_reg_i_64__0_n_8\,
      CO(1) => \ram_reg_i_64__0_n_9\,
      CO(0) => \ram_reg_i_64__0_n_10\,
      CYINIT => '0',
      DI(3) => ram_reg_i_73_n_7,
      DI(2) => ram_reg_i_74_n_7,
      DI(1) => ram_reg_i_75_n_7,
      DI(0) => ram_reg_i_76_n_7,
      O(3 downto 0) => \NLW_ram_reg_i_64__0_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_i_77_n_7,
      S(2) => ram_reg_i_78_n_7,
      S(1) => ram_reg_i_79_n_7,
      S(0) => ram_reg_i_80_n_7
    );
ram_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(14),
      I1 => ram_reg_1(0),
      I2 => DOADO(14),
      I3 => frequency_1_V_q0(14),
      I4 => \^d\(15),
      I5 => \ram_reg_i_30__2_0\(15),
      O => ram_reg_i_65_n_7
    );
\ram_reg_i_65__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_65__0_n_7\,
      CO(2) => \ram_reg_i_65__0_n_8\,
      CO(1) => \ram_reg_i_65__0_n_9\,
      CO(0) => \ram_reg_i_65__0_n_10\,
      CYINIT => '0',
      DI(3) => \ram_reg_i_74__0_n_7\,
      DI(2) => \ram_reg_i_75__0_n_7\,
      DI(1) => \ram_reg_i_76__0_n_7\,
      DI(0) => \ram_reg_i_77__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_65__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ram_reg_i_78__0_n_7\,
      S(2) => \ram_reg_i_79__0_n_7\,
      S(1) => \ram_reg_i_80__0_n_7\,
      S(0) => ram_reg_i_81_n_7
    );
ram_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(12),
      I1 => ram_reg_1(0),
      I2 => DOADO(12),
      I3 => frequency_1_V_q0(12),
      I4 => \^d\(13),
      I5 => \ram_reg_i_30__2_0\(13),
      O => ram_reg_i_66_n_7
    );
\ram_reg_i_66__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(14),
      I1 => \ram_reg_i_31__3_1\(14),
      I2 => \ram_reg_i_31__3_1\(15),
      I3 => \ram_reg_i_31__3_0\(15),
      O => \ram_reg_i_66__0_n_7\
    );
ram_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(10),
      I1 => ram_reg_1(0),
      I2 => DOADO(10),
      I3 => frequency_1_V_q0(10),
      I4 => \^d\(11),
      I5 => \ram_reg_i_30__2_0\(11),
      O => ram_reg_i_67_n_7
    );
\ram_reg_i_67__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(12),
      I1 => \ram_reg_i_31__3_1\(12),
      I2 => \ram_reg_i_31__3_1\(13),
      I3 => \ram_reg_i_31__3_0\(13),
      O => \ram_reg_i_67__0_n_7\
    );
ram_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(8),
      I1 => ram_reg_1(0),
      I2 => DOADO(8),
      I3 => frequency_1_V_q0(8),
      I4 => \^d\(9),
      I5 => \ram_reg_i_30__2_0\(9),
      O => ram_reg_i_68_n_7
    );
\ram_reg_i_68__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(10),
      I1 => \ram_reg_i_31__3_1\(10),
      I2 => \ram_reg_i_31__3_1\(11),
      I3 => \ram_reg_i_31__3_0\(11),
      O => \ram_reg_i_68__0_n_7\
    );
ram_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(14),
      I1 => frequency_1_V_q0(14),
      I2 => DOADO(14),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(15),
      I5 => \^d\(15),
      O => ram_reg_i_69_n_7
    );
\ram_reg_i_69__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(8),
      I1 => \ram_reg_i_31__3_1\(8),
      I2 => \ram_reg_i_31__3_1\(9),
      I3 => \ram_reg_i_31__3_0\(9),
      O => \ram_reg_i_69__0_n_7\
    );
\ram_reg_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F7F7F7F0808080"
    )
        port map (
      I0 => p_7_in,
      I1 => Q(2),
      I2 => \ram_reg_i_30__3_0\(3),
      I3 => \^ap_cs_fsm_reg[5]\,
      I4 => \ram_reg_i_30__3_0\(0),
      I5 => ram_reg_1(3),
      O => frequency_1_V_address0(2)
    );
ram_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(12),
      I1 => frequency_1_V_q0(12),
      I2 => DOADO(12),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(13),
      I5 => \^d\(13),
      O => ram_reg_i_70_n_7
    );
\ram_reg_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(14),
      I1 => \ram_reg_i_31__3_1\(14),
      I2 => \ram_reg_i_31__3_0\(15),
      I3 => \ram_reg_i_31__3_1\(15),
      O => \ram_reg_i_70__0_n_7\
    );
ram_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(10),
      I1 => frequency_1_V_q0(10),
      I2 => DOADO(10),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(11),
      I5 => \^d\(11),
      O => ram_reg_i_71_n_7
    );
\ram_reg_i_71__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(12),
      I1 => \ram_reg_i_31__3_1\(12),
      I2 => \ram_reg_i_31__3_0\(13),
      I3 => \ram_reg_i_31__3_1\(13),
      O => \ram_reg_i_71__0_n_7\
    );
ram_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(8),
      I1 => frequency_1_V_q0(8),
      I2 => DOADO(8),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(9),
      I5 => \^d\(9),
      O => ram_reg_i_72_n_7
    );
\ram_reg_i_72__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(10),
      I1 => \ram_reg_i_31__3_1\(10),
      I2 => \ram_reg_i_31__3_0\(11),
      I3 => \ram_reg_i_31__3_1\(11),
      O => \ram_reg_i_72__0_n_7\
    );
ram_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(6),
      I1 => ram_reg_1(0),
      I2 => DOADO(6),
      I3 => frequency_1_V_q0(6),
      I4 => \^d\(7),
      I5 => \ram_reg_i_30__2_0\(7),
      O => ram_reg_i_73_n_7
    );
\ram_reg_i_73__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(8),
      I1 => \ram_reg_i_31__3_1\(8),
      I2 => \ram_reg_i_31__3_0\(9),
      I3 => \ram_reg_i_31__3_1\(9),
      O => \ram_reg_i_73__0_n_7\
    );
ram_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(4),
      I1 => ram_reg_1(0),
      I2 => DOADO(4),
      I3 => frequency_1_V_q0(4),
      I4 => \^d\(5),
      I5 => \ram_reg_i_30__2_0\(5),
      O => ram_reg_i_74_n_7
    );
\ram_reg_i_74__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(6),
      I1 => \ram_reg_i_31__3_1\(6),
      I2 => \ram_reg_i_31__3_1\(7),
      I3 => \ram_reg_i_31__3_0\(7),
      O => \ram_reg_i_74__0_n_7\
    );
ram_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(2),
      I1 => ram_reg_1(0),
      I2 => DOADO(2),
      I3 => frequency_1_V_q0(2),
      I4 => \^d\(3),
      I5 => \ram_reg_i_30__2_0\(3),
      O => ram_reg_i_75_n_7
    );
\ram_reg_i_75__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(4),
      I1 => \ram_reg_i_31__3_1\(4),
      I2 => \ram_reg_i_31__3_1\(5),
      I3 => \ram_reg_i_31__3_0\(5),
      O => \ram_reg_i_75__0_n_7\
    );
ram_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(0),
      I1 => ram_reg_1(0),
      I2 => DOADO(0),
      I3 => frequency_1_V_q0(0),
      I4 => \^d\(1),
      I5 => \ram_reg_i_30__2_0\(1),
      O => ram_reg_i_76_n_7
    );
\ram_reg_i_76__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(2),
      I1 => \ram_reg_i_31__3_1\(2),
      I2 => \ram_reg_i_31__3_1\(3),
      I3 => \ram_reg_i_31__3_0\(3),
      O => \ram_reg_i_76__0_n_7\
    );
ram_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(6),
      I1 => frequency_1_V_q0(6),
      I2 => DOADO(6),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(7),
      I5 => \^d\(7),
      O => ram_reg_i_77_n_7
    );
\ram_reg_i_77__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(0),
      I1 => \ram_reg_i_31__3_1\(0),
      I2 => \ram_reg_i_31__3_1\(1),
      I3 => \ram_reg_i_31__3_0\(1),
      O => \ram_reg_i_77__0_n_7\
    );
ram_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(4),
      I1 => frequency_1_V_q0(4),
      I2 => DOADO(4),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(5),
      I5 => \^d\(5),
      O => ram_reg_i_78_n_7
    );
\ram_reg_i_78__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(6),
      I1 => \ram_reg_i_31__3_1\(6),
      I2 => \ram_reg_i_31__3_0\(7),
      I3 => \ram_reg_i_31__3_1\(7),
      O => \ram_reg_i_78__0_n_7\
    );
ram_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(2),
      I1 => frequency_1_V_q0(2),
      I2 => DOADO(2),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(3),
      I5 => \^d\(3),
      O => ram_reg_i_79_n_7
    );
\ram_reg_i_79__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(4),
      I1 => \ram_reg_i_31__3_1\(4),
      I2 => \ram_reg_i_31__3_0\(5),
      I3 => \ram_reg_i_31__3_1\(5),
      O => \ram_reg_i_79__0_n_7\
    );
\ram_reg_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F7F7F7F0808080"
    )
        port map (
      I0 => p_7_in,
      I1 => Q(2),
      I2 => \ram_reg_i_30__3_0\(2),
      I3 => \^ap_cs_fsm_reg[5]\,
      I4 => \ram_reg_i_30__3_0\(0),
      I5 => ram_reg_1(2),
      O => frequency_1_V_address0(1)
    );
ram_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \ram_reg_i_30__2_0\(0),
      I1 => frequency_1_V_q0(0),
      I2 => DOADO(0),
      I3 => ram_reg_1(0),
      I4 => \ram_reg_i_30__2_0\(1),
      I5 => \^d\(1),
      O => ram_reg_i_80_n_7
    );
\ram_reg_i_80__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(2),
      I1 => \ram_reg_i_31__3_1\(2),
      I2 => \ram_reg_i_31__3_0\(3),
      I3 => \ram_reg_i_31__3_1\(3),
      O => \ram_reg_i_80__0_n_7\
    );
ram_reg_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ram_reg_i_31__3_0\(0),
      I1 => \ram_reg_i_31__3_1\(0),
      I2 => \ram_reg_i_31__3_0\(1),
      I3 => \ram_reg_i_31__3_1\(1),
      O => ram_reg_i_81_n_7
    );
\ram_reg_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F7F7F7F0808080"
    )
        port map (
      I0 => p_7_in,
      I1 => Q(2),
      I2 => \ram_reg_i_30__3_0\(1),
      I3 => \^ap_cs_fsm_reg[5]\,
      I4 => \ram_reg_i_30__3_0\(0),
      I5 => ram_reg_1(1),
      O => frequency_1_V_address0(0)
    );
\ram_reg_i_9__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACACCCCCACCC"
    )
        port map (
      I0 => add_ln209_fu_704_p2(31),
      I1 => add_ln209_1_fu_675_p2(31),
      I2 => \ram_reg_i_30__3_0\(0),
      I3 => \^extld_loc_read_reg_734_reg[8]\(0),
      I4 => \^s_1_1_i_i_reg_345_reg[30]\(0),
      I5 => \^t_v_4_reg_370_reg[6]\(0),
      O => \ram_reg_i_9__13_n_7\
    );
\ram_reg_i_9__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ram_reg_i_50__1_n_7\,
      I1 => ram_reg_1(6),
      I2 => ram_reg_1(7),
      O => \^addrbwraddr\(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w32_d256_A is
  port (
    sorted_copy1_1_chann_full_n : out STD_LOGIC;
    if_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sorted_copy1_1_chann_empty_n : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_copy1_0_chann_full_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    create_tree_U0_in_frequency_V_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w32_d256_A : entity is "fifo_w32_d256_A";
end design_1_huffman_encoding_0_1_fifo_w32_d256_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w32_d256_A is
  signal \dout_buf[0]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[31]_i_2_n_7\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_7\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_7\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__5_n_7\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_7\ : STD_LOGIC;
  signal \empty_n_i_4__0_n_7\ : STD_LOGIC;
  signal \full_n_i_1__5_n_7\ : STD_LOGIC;
  signal \full_n_i_3__2_n_7\ : STD_LOGIC;
  signal \mem_reg_i_10__1_n_7\ : STD_LOGIC;
  signal \mem_reg_i_9__1_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__1_n_7\ : STD_LOGIC;
  signal \^sorted_copy1_1_chann_empty_n\ : STD_LOGIC;
  signal \^sorted_copy1_1_chann_full_n\ : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_2__1_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_3__1_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_4__1_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_5__1_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_6__1_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_3__1_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_4__1_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_5__1_n_7\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[4]_i_1__1_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_12\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_13\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_14\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_12\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__1_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \waddr[1]_i_1__1_n_7\ : STD_LOGIC;
  signal \waddr[2]_i_1__1_n_7\ : STD_LOGIC;
  signal \waddr[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \waddr[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_7\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_7\ : STD_LOGIC;
  signal \waddr[6]_i_2__1_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_2__1_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_3__1_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_4__1_n_7\ : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_2\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \empty_n_i_4__0\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair762";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
  attribute SOFT_HLUTNM of \mem_reg_i_10__1\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \show_ahead_i_1__1\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair762";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__1\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__1\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__2\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair763";
begin
  sorted_copy1_1_chann_empty_n <= \^sorted_copy1_1_chann_empty_n\;
  sorted_copy1_1_chann_full_n <= \^sorted_copy1_1_chann_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_7\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_7\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_7\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_7\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_7\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_7\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_7\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_7\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_7\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_7\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_7\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_7\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_7\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_7\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_7\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_7\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_7\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_7\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_7\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_7\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_7\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_7\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_7\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_7\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_reg_i_10__1_n_7\,
      O => pop
    );
\dout_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_2_n_7\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_7\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_7\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_7\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_7\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_7\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_7\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_7\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_7\,
      Q => if_dout(0),
      R => SS(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_7\,
      Q => if_dout(10),
      R => SS(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_7\,
      Q => if_dout(11),
      R => SS(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_7\,
      Q => if_dout(12),
      R => SS(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_7\,
      Q => if_dout(13),
      R => SS(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_7\,
      Q => if_dout(14),
      R => SS(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_7\,
      Q => if_dout(15),
      R => SS(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_7\,
      Q => if_dout(16),
      R => SS(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_7\,
      Q => if_dout(17),
      R => SS(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_7\,
      Q => if_dout(18),
      R => SS(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_7\,
      Q => if_dout(19),
      R => SS(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_7\,
      Q => if_dout(1),
      R => SS(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_7\,
      Q => if_dout(20),
      R => SS(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_7\,
      Q => if_dout(21),
      R => SS(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_7\,
      Q => if_dout(22),
      R => SS(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_7\,
      Q => if_dout(23),
      R => SS(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_7\,
      Q => if_dout(24),
      R => SS(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_7\,
      Q => if_dout(25),
      R => SS(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_7\,
      Q => if_dout(26),
      R => SS(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_7\,
      Q => if_dout(27),
      R => SS(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_7\,
      Q => if_dout(28),
      R => SS(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_7\,
      Q => if_dout(29),
      R => SS(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_7\,
      Q => if_dout(2),
      R => SS(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_7\,
      Q => if_dout(30),
      R => SS(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_2_n_7\,
      Q => if_dout(31),
      R => SS(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_7\,
      Q => if_dout(3),
      R => SS(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_7\,
      Q => if_dout(4),
      R => SS(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_7\,
      Q => if_dout(5),
      R => SS(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_7\,
      Q => if_dout(6),
      R => SS(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_7\,
      Q => if_dout(7),
      R => SS(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_7\,
      Q => if_dout(8),
      R => SS(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_7\,
      Q => if_dout(9),
      R => SS(0)
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sorted_copy1_1_chann_empty_n\,
      I1 => empty_n,
      I2 => create_tree_U0_in_frequency_V_read,
      O => \dout_valid_i_1__1_n_7\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_7\,
      Q => \^sorted_copy1_1_chann_empty_n\,
      R => SS(0)
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \empty_n_i_2__1_n_7\,
      I2 => empty_n_reg_0,
      I3 => \mem_reg_i_10__1_n_7\,
      I4 => empty_n,
      O => \empty_n_i_1__5_n_7\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => \empty_n_i_4__0_n_7\,
      I2 => usedw_reg(3),
      I3 => usedw_reg(4),
      I4 => usedw_reg(2),
      I5 => usedw_reg(1),
      O => \empty_n_i_2__1_n_7\
    );
\empty_n_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => \empty_n_i_4__0_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_7\,
      Q => empty_n,
      R => SS(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF5F5F5F5F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => \mem_reg_i_10__1_n_7\,
      I3 => Q(0),
      I4 => sorted_copy1_0_chann_full_n,
      I5 => \^sorted_copy1_1_chann_full_n\,
      O => \full_n_i_1__5_n_7\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(0),
      I2 => \full_n_i_3__2_n_7\,
      O => p_1_in
    );
\full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => usedw_reg(4),
      I3 => usedw_reg(5),
      I4 => usedw_reg(3),
      I5 => usedw_reg(2),
      O => \full_n_i_3__2_n_7\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_7\,
      Q => \^sorted_copy1_1_chann_full_n\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => if_din(15 downto 0),
      DIBDI(15 downto 0) => if_din(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => \^sorted_copy1_1_chann_full_n\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\mem_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^sorted_copy1_1_chann_empty_n\,
      I1 => create_tree_U0_in_frequency_V_read,
      I2 => empty_n,
      O => \mem_reg_i_10__1_n_7\
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_i_9__1_n_7\,
      I2 => raddr(5),
      I3 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_i_9__1_n_7\,
      I2 => raddr(6),
      O => rnext(6)
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mem_reg_i_9__1_n_7\,
      I1 => raddr(5),
      O => rnext(5)
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => \mem_reg_i_10__1_n_7\,
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => \mem_reg_i_10__1_n_7\,
      I3 => raddr(1),
      I4 => raddr(3),
      O => rnext(3)
    );
\mem_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => raddr(1),
      I1 => \mem_reg_i_10__1_n_7\,
      I2 => raddr(0),
      I3 => raddr(2),
      O => rnext(2)
    );
\mem_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => raddr(0),
      I1 => \mem_reg_i_10__1_n_7\,
      I2 => raddr(1),
      O => rnext(1)
    );
\mem_reg_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mem_reg_i_10__1_n_7\,
      I1 => raddr(0),
      O => rnext(0)
    );
\mem_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => \mem_reg_i_10__1_n_7\,
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \mem_reg_i_9__1_n_7\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => q_tmp(0),
      R => SS(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => q_tmp(10),
      R => SS(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(11),
      Q => q_tmp(11),
      R => SS(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(12),
      Q => q_tmp(12),
      R => SS(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(13),
      Q => q_tmp(13),
      R => SS(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(14),
      Q => q_tmp(14),
      R => SS(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(15),
      Q => q_tmp(15),
      R => SS(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(16),
      Q => q_tmp(16),
      R => SS(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(17),
      Q => q_tmp(17),
      R => SS(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(18),
      Q => q_tmp(18),
      R => SS(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(19),
      Q => q_tmp(19),
      R => SS(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => q_tmp(1),
      R => SS(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(20),
      Q => q_tmp(20),
      R => SS(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(21),
      Q => q_tmp(21),
      R => SS(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(22),
      Q => q_tmp(22),
      R => SS(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(23),
      Q => q_tmp(23),
      R => SS(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(24),
      Q => q_tmp(24),
      R => SS(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(25),
      Q => q_tmp(25),
      R => SS(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(26),
      Q => q_tmp(26),
      R => SS(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(27),
      Q => q_tmp(27),
      R => SS(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(28),
      Q => q_tmp(28),
      R => SS(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(29),
      Q => q_tmp(29),
      R => SS(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => q_tmp(2),
      R => SS(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(30),
      Q => q_tmp(30),
      R => SS(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(31),
      Q => q_tmp(31),
      R => SS(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => q_tmp(3),
      R => SS(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => q_tmp(4),
      R => SS(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => q_tmp(5),
      R => SS(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => q_tmp(6),
      R => SS(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => q_tmp(7),
      R => SS(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => q_tmp(8),
      R => SS(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => q_tmp(9),
      R => SS(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SS(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SS(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SS(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SS(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SS(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SS(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SS(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => SS(0)
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01100000"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => \mem_reg_i_10__1_n_7\,
      I3 => usedw_reg(0),
      I4 => \show_ahead_i_2__1_n_7\,
      O => show_ahead0
    );
\show_ahead_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => usedw_reg(4),
      I2 => usedw_reg(5),
      I3 => usedw_reg(1),
      I4 => usedw_reg(2),
      I5 => usedw_reg(3),
      O => \show_ahead_i_2__1_n_7\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SS(0)
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__1_n_7\
    );
\usedw[4]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[4]_i_2__1_n_7\
    );
\usedw[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[4]_i_3__1_n_7\
    );
\usedw[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[4]_i_4__1_n_7\
    );
\usedw[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[4]_i_5__1_n_7\
    );
\usedw[4]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => Q(0),
      I2 => sorted_copy1_0_chann_full_n,
      I3 => \^sorted_copy1_1_chann_full_n\,
      I4 => \mem_reg_i_10__1_n_7\,
      O => \usedw[4]_i_6__1_n_7\
    );
\usedw[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => \^sorted_copy1_1_chann_full_n\,
      I1 => sorted_copy1_0_chann_full_n,
      I2 => Q(0),
      I3 => \mem_reg_i_10__1_n_7\,
      O => \usedw[7]_i_1__1_n_7\
    );
\usedw[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_3__1_n_7\
    );
\usedw[7]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_4__1_n_7\
    );
\usedw[7]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_5__1_n_7\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_7\,
      D => \usedw[0]_i_1__1_n_7\,
      Q => usedw_reg(0),
      R => SS(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_7\,
      D => \usedw_reg[4]_i_1__1_n_14\,
      Q => usedw_reg(1),
      R => SS(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_7\,
      D => \usedw_reg[4]_i_1__1_n_13\,
      Q => usedw_reg(2),
      R => SS(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_7\,
      D => \usedw_reg[4]_i_1__1_n_12\,
      Q => usedw_reg(3),
      R => SS(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_7\,
      D => \usedw_reg[4]_i_1__1_n_11\,
      Q => usedw_reg(4),
      R => SS(0)
    );
\usedw_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__1_n_7\,
      CO(2) => \usedw_reg[4]_i_1__1_n_8\,
      CO(1) => \usedw_reg[4]_i_1__1_n_9\,
      CO(0) => \usedw_reg[4]_i_1__1_n_10\,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => \usedw[4]_i_2__1_n_7\,
      O(3) => \usedw_reg[4]_i_1__1_n_11\,
      O(2) => \usedw_reg[4]_i_1__1_n_12\,
      O(1) => \usedw_reg[4]_i_1__1_n_13\,
      O(0) => \usedw_reg[4]_i_1__1_n_14\,
      S(3) => \usedw[4]_i_3__1_n_7\,
      S(2) => \usedw[4]_i_4__1_n_7\,
      S(1) => \usedw[4]_i_5__1_n_7\,
      S(0) => \usedw[4]_i_6__1_n_7\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_7\,
      D => \usedw_reg[7]_i_2__1_n_14\,
      Q => usedw_reg(5),
      R => SS(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_7\,
      D => \usedw_reg[7]_i_2__1_n_13\,
      Q => usedw_reg(6),
      R => SS(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_7\,
      D => \usedw_reg[7]_i_2__1_n_12\,
      Q => usedw_reg(7),
      R => SS(0)
    );
\usedw_reg[7]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__1_n_7\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__1_n_9\,
      CO(0) => \usedw_reg[7]_i_2__1_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__1_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__1_n_12\,
      O(1) => \usedw_reg[7]_i_2__1_n_13\,
      O(0) => \usedw_reg[7]_i_2__1_n_14\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__1_n_7\,
      S(1) => \usedw[7]_i_4__1_n_7\,
      S(0) => \usedw[7]_i_5__1_n_7\
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__1_n_7\
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__1_n_7\
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__1_n_7\
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__1_n_7\
    );
\waddr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__2_n_7\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__1_n_7\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__1_n_7\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__1_n_7\
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__1_n_7\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sorted_copy1_1_chann_full_n\,
      I1 => sorted_copy1_0_chann_full_n,
      I2 => Q(0),
      O => push
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__1_n_7\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__1_n_7\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__1_n_7\
    );
\waddr[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__1_n_7\
    );
\waddr[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__1_n_7\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__1_n_7\,
      Q => waddr(0),
      R => SS(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__1_n_7\,
      Q => waddr(1),
      R => SS(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__1_n_7\,
      Q => waddr(2),
      R => SS(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__1_n_7\,
      Q => waddr(3),
      R => SS(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__2_n_7\,
      Q => waddr(4),
      R => SS(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_7\,
      Q => waddr(5),
      R => SS(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__1_n_7\,
      Q => waddr(6),
      R => SS(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__1_n_7\,
      Q => waddr(7),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w41_d256_A is
  port (
    stream_buffer_0_chan_full_n : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_buffer_0_chan_empty_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_buf_reg[40]_0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 40 downto 0 );
    Loop_read_stream_pro_U0_stream_buffer_0_write : in STD_LOGIC;
    \usedw_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    filter_U0_in_data_V_read : in STD_LOGIC;
    \waddr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w41_d256_A : entity is "fifo_w41_d256_A";
end design_1_huffman_encoding_0_1_fifo_w41_d256_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w41_d256_A is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout_buf[0]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[35]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[36]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[37]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[38]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[39]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[40]_i_2_n_7\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_7\ : STD_LOGIC;
  signal \^dout_buf_reg[40]_0\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal dout_valid_i_1_n_7 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__3_n_7\ : STD_LOGIC;
  signal empty_n_i_2_n_7 : STD_LOGIC;
  signal empty_n_i_3_n_7 : STD_LOGIC;
  signal \full_n_i_1__3_n_7\ : STD_LOGIC;
  signal \full_n_i_3__0_n_7\ : STD_LOGIC;
  signal mem_reg_i_10_n_7 : STD_LOGIC;
  signal mem_reg_i_11_n_7 : STD_LOGIC;
  signal mem_reg_i_12_n_7 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_10__8_n_7\ : STD_LOGIC;
  signal \ram_reg_i_4__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_5__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_6__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_7__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_8__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_9__8_n_7\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_7 : STD_LOGIC;
  signal show_ahead_i_3_n_7 : STD_LOGIC;
  signal \^stream_buffer_0_chan_empty_n\ : STD_LOGIC;
  signal \^stream_buffer_0_chan_full_n\ : STD_LOGIC;
  signal \usedw[0]_i_1_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_2_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_3_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_4_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_5_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_6_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_7_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_3_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_4_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_5_n_7\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_7\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_7\ : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_1\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \dout_buf[36]_i_1\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \dout_buf[38]_i_1\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \dout_buf[39]_i_1\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \dout_buf[40]_i_2\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of dout_valid_i_1 : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \full_n_i_1__3\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair791";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d41";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d41";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 10496;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 40;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 40;
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of show_ahead_i_3 : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \usedw[4]_i_7\ : label is "soft_lutpair768";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair792";
begin
  SS(0) <= \^ss\(0);
  \dout_buf_reg[40]_0\(40 downto 0) <= \^dout_buf_reg[40]_0\(40 downto 0);
  stream_buffer_0_chan_empty_n <= \^stream_buffer_0_chan_empty_n\;
  stream_buffer_0_chan_full_n <= \^stream_buffer_0_chan_full_n\;
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_7\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_7\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_7\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_7\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_7\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_7\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_7\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_7\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_7\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_7\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_7\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_7\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_7\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_7\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_7\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_7\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_7\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_7\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_7\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_7\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_7\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_7\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_7\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_7\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_7\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(32),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_7\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(33),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_7\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_7\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_1_n_7\
    );
\dout_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(36),
      I1 => q_buf(36),
      I2 => show_ahead,
      O => \dout_buf[36]_i_1_n_7\
    );
\dout_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(37),
      I1 => q_buf(37),
      I2 => show_ahead,
      O => \dout_buf[37]_i_1_n_7\
    );
\dout_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(38),
      I1 => q_buf(38),
      I2 => show_ahead,
      O => \dout_buf[38]_i_1_n_7\
    );
\dout_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(39),
      I1 => q_buf(39),
      I2 => show_ahead,
      O => \dout_buf[39]_i_1_n_7\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_7\
    );
\dout_buf[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => empty_n,
      I1 => \usedw_reg[0]_0\,
      I2 => Q(0),
      I3 => \^stream_buffer_0_chan_empty_n\,
      O => pop
    );
\dout_buf[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(40),
      I1 => q_buf(40),
      I2 => show_ahead,
      O => \dout_buf[40]_i_2_n_7\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_7\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_7\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_7\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_7\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_7\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_7\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(0),
      R => \^ss\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(10),
      R => \^ss\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(11),
      R => \^ss\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(12),
      R => \^ss\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(13),
      R => \^ss\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(14),
      R => \^ss\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(15),
      R => \^ss\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(16),
      R => \^ss\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(17),
      R => \^ss\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(18),
      R => \^ss\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(19),
      R => \^ss\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(1),
      R => \^ss\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(20),
      R => \^ss\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(21),
      R => \^ss\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(22),
      R => \^ss\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(23),
      R => \^ss\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(24),
      R => \^ss\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(25),
      R => \^ss\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(26),
      R => \^ss\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(27),
      R => \^ss\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(28),
      R => \^ss\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(29),
      R => \^ss\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(2),
      R => \^ss\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(30),
      R => \^ss\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(31),
      R => \^ss\(0)
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(32),
      R => \^ss\(0)
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(33),
      R => \^ss\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(34),
      R => \^ss\(0)
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(35),
      R => \^ss\(0)
    );
\dout_buf_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[36]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(36),
      R => \^ss\(0)
    );
\dout_buf_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[37]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(37),
      R => \^ss\(0)
    );
\dout_buf_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[38]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(38),
      R => \^ss\(0)
    );
\dout_buf_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[39]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(39),
      R => \^ss\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(3),
      R => \^ss\(0)
    );
\dout_buf_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[40]_i_2_n_7\,
      Q => \^dout_buf_reg[40]_0\(40),
      R => \^ss\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(4),
      R => \^ss\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(5),
      R => \^ss\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(6),
      R => \^ss\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(7),
      R => \^ss\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(8),
      R => \^ss\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_7\,
      Q => \^dout_buf_reg[40]_0\(9),
      R => \^ss\(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => empty_n,
      I1 => \usedw_reg[0]_0\,
      I2 => Q(0),
      I3 => \^stream_buffer_0_chan_empty_n\,
      O => dout_valid_i_1_n_7
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_7,
      Q => \^stream_buffer_0_chan_empty_n\,
      R => \^ss\(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDF0000DDD"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => empty_n_i_2_n_7,
      I2 => \^stream_buffer_0_chan_full_n\,
      I3 => Loop_read_stream_pro_U0_stream_buffer_0_write,
      I4 => mem_reg_i_12_n_7,
      I5 => empty_n,
      O => \empty_n_i_1__3_n_7\
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => empty_n_i_3_n_7,
      I2 => usedw_reg(3),
      I3 => usedw_reg(4),
      I4 => usedw_reg(2),
      I5 => usedw_reg(1),
      O => empty_n_i_2_n_7
    );
empty_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => empty_n_i_3_n_7
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_7\,
      Q => empty_n,
      R => \^ss\(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF5FFF5F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => mem_reg_i_12_n_7,
      I3 => \^stream_buffer_0_chan_full_n\,
      I4 => Loop_read_stream_pro_U0_stream_buffer_0_write,
      O => \full_n_i_1__3_n_7\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(0),
      I2 => \full_n_i_3__0_n_7\,
      O => p_1_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => usedw_reg(4),
      I3 => usedw_reg(5),
      I4 => usedw_reg(3),
      I5 => usedw_reg(2),
      O => \full_n_i_3__0_n_7\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_7\,
      Q => \^stream_buffer_0_chan_full_n\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"11",
      ADDRARDADDR(13 downto 6) => rnext(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 14) => B"11",
      ADDRBWRADDR(13 downto 6) => waddr(7 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => D(31 downto 0),
      DIBDI(31 downto 9) => B"11111111111111111111111",
      DIBDI(8 downto 0) => D(40 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => q_buf(31 downto 0),
      DOBDO(31 downto 9) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 9),
      DOBDO(8 downto 0) => q_buf(40 downto 32),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => \^stream_buffer_0_chan_full_n\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => Loop_read_stream_pro_U0_stream_buffer_0_write,
      WEBWE(6) => Loop_read_stream_pro_U0_stream_buffer_0_write,
      WEBWE(5) => Loop_read_stream_pro_U0_stream_buffer_0_write,
      WEBWE(4) => Loop_read_stream_pro_U0_stream_buffer_0_write,
      WEBWE(3) => Loop_read_stream_pro_U0_stream_buffer_0_write,
      WEBWE(2) => Loop_read_stream_pro_U0_stream_buffer_0_write,
      WEBWE(1) => Loop_read_stream_pro_U0_stream_buffer_0_write,
      WEBWE(0) => Loop_read_stream_pro_U0_stream_buffer_0_write
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(6),
      I1 => raddr(4),
      I2 => mem_reg_i_10_n_7,
      I3 => raddr(3),
      I4 => raddr(5),
      I5 => raddr(7),
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77FFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(1),
      I1 => empty_n,
      I2 => filter_U0_in_data_V_read,
      I3 => \^stream_buffer_0_chan_empty_n\,
      I4 => raddr(0),
      I5 => raddr(2),
      O => mem_reg_i_10_n_7
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(0),
      I1 => \^stream_buffer_0_chan_empty_n\,
      I2 => Q(0),
      I3 => \usedw_reg[0]_0\,
      I4 => empty_n,
      I5 => raddr(1),
      O => mem_reg_i_11_n_7
    );
mem_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^stream_buffer_0_chan_empty_n\,
      I1 => Q(0),
      I2 => \usedw_reg[0]_0\,
      I3 => empty_n,
      O => mem_reg_i_12_n_7
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => mem_reg_i_11_n_7,
      I3 => raddr(2),
      I4 => raddr(4),
      I5 => raddr(6),
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => mem_reg_i_11_n_7,
      I3 => raddr(3),
      I4 => raddr(5),
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => mem_reg_i_12_n_7,
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => mem_reg_i_12_n_7,
      I3 => raddr(1),
      I4 => raddr(3),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77FFFF80880000"
    )
        port map (
      I0 => raddr(1),
      I1 => empty_n,
      I2 => filter_U0_in_data_V_read,
      I3 => \^stream_buffer_0_chan_empty_n\,
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDFFFFA2220000"
    )
        port map (
      I0 => raddr(0),
      I1 => \^stream_buffer_0_chan_empty_n\,
      I2 => Q(0),
      I3 => \usedw_reg[0]_0\,
      I4 => empty_n,
      I5 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F5580AA"
    )
        port map (
      I0 => empty_n,
      I1 => \usedw_reg[0]_0\,
      I2 => Q(0),
      I3 => \^stream_buffer_0_chan_empty_n\,
      I4 => raddr(0),
      O => rnext(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(0),
      Q => q_tmp(0),
      R => \^ss\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(10),
      Q => q_tmp(10),
      R => \^ss\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(11),
      Q => q_tmp(11),
      R => \^ss\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(12),
      Q => q_tmp(12),
      R => \^ss\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(13),
      Q => q_tmp(13),
      R => \^ss\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(14),
      Q => q_tmp(14),
      R => \^ss\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(15),
      Q => q_tmp(15),
      R => \^ss\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(16),
      Q => q_tmp(16),
      R => \^ss\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(17),
      Q => q_tmp(17),
      R => \^ss\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(18),
      Q => q_tmp(18),
      R => \^ss\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(19),
      Q => q_tmp(19),
      R => \^ss\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(1),
      Q => q_tmp(1),
      R => \^ss\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(20),
      Q => q_tmp(20),
      R => \^ss\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(21),
      Q => q_tmp(21),
      R => \^ss\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(22),
      Q => q_tmp(22),
      R => \^ss\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(23),
      Q => q_tmp(23),
      R => \^ss\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(24),
      Q => q_tmp(24),
      R => \^ss\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(25),
      Q => q_tmp(25),
      R => \^ss\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(26),
      Q => q_tmp(26),
      R => \^ss\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(27),
      Q => q_tmp(27),
      R => \^ss\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(28),
      Q => q_tmp(28),
      R => \^ss\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(29),
      Q => q_tmp(29),
      R => \^ss\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(2),
      Q => q_tmp(2),
      R => \^ss\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(30),
      Q => q_tmp(30),
      R => \^ss\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(31),
      Q => q_tmp(31),
      R => \^ss\(0)
    );
\q_tmp_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(32),
      Q => q_tmp(32),
      R => \^ss\(0)
    );
\q_tmp_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(33),
      Q => q_tmp(33),
      R => \^ss\(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(34),
      Q => q_tmp(34),
      R => \^ss\(0)
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(35),
      Q => q_tmp(35),
      R => \^ss\(0)
    );
\q_tmp_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(36),
      Q => q_tmp(36),
      R => \^ss\(0)
    );
\q_tmp_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(37),
      Q => q_tmp(37),
      R => \^ss\(0)
    );
\q_tmp_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(38),
      Q => q_tmp(38),
      R => \^ss\(0)
    );
\q_tmp_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(39),
      Q => q_tmp(39),
      R => \^ss\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(3),
      Q => q_tmp(3),
      R => \^ss\(0)
    );
\q_tmp_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(40),
      Q => q_tmp(40),
      R => \^ss\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(4),
      Q => q_tmp(4),
      R => \^ss\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(5),
      Q => q_tmp(5),
      R => \^ss\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(6),
      Q => q_tmp(6),
      R => \^ss\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(7),
      Q => q_tmp(7),
      R => \^ss\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(8),
      Q => q_tmp(8),
      R => \^ss\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => D(9),
      Q => q_tmp(9),
      R => \^ss\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^ss\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^ss\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^ss\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^ss\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^ss\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^ss\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^ss\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^ss\(0)
    );
\ram_reg_i_10__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout_buf_reg[40]_0\(9),
      I1 => \^dout_buf_reg[40]_0\(8),
      I2 => \^dout_buf_reg[40]_0\(11),
      I3 => \^dout_buf_reg[40]_0\(10),
      O => \ram_reg_i_10__8_n_7\
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \usedw_reg[0]_0\,
      I1 => Q(0),
      I2 => \^stream_buffer_0_chan_empty_n\,
      I3 => \ram_reg_i_4__6_n_7\,
      I4 => \ram_reg_i_5__6_n_7\,
      O => E(0)
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dout_buf_reg[40]_0\(26),
      I1 => \^dout_buf_reg[40]_0\(27),
      I2 => \^dout_buf_reg[40]_0\(24),
      I3 => \^dout_buf_reg[40]_0\(25),
      I4 => \ram_reg_i_6__6_n_7\,
      I5 => \^dout_buf_reg[40]_0\(30),
      O => \ram_reg_i_4__6_n_7\
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ram_reg_i_7__6_n_7\,
      I1 => \^dout_buf_reg[40]_0\(22),
      I2 => \^dout_buf_reg[40]_0\(23),
      I3 => \^dout_buf_reg[40]_0\(20),
      I4 => \^dout_buf_reg[40]_0\(21),
      O => \ram_reg_i_5__6_n_7\
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dout_buf_reg[40]_0\(1),
      I1 => \^dout_buf_reg[40]_0\(0),
      I2 => \^dout_buf_reg[40]_0\(3),
      I3 => \^dout_buf_reg[40]_0\(2),
      I4 => \ram_reg_i_8__6_n_7\,
      I5 => \ram_reg_i_9__8_n_7\,
      O => \ram_reg_i_6__6_n_7\
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dout_buf_reg[40]_0\(31),
      I1 => \^dout_buf_reg[40]_0\(28),
      I2 => \^dout_buf_reg[40]_0\(29),
      I3 => \^dout_buf_reg[40]_0\(19),
      I4 => \^dout_buf_reg[40]_0\(18),
      O => \ram_reg_i_7__6_n_7\
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dout_buf_reg[40]_0\(14),
      I1 => \^dout_buf_reg[40]_0\(12),
      I2 => \^dout_buf_reg[40]_0\(13),
      I3 => \^dout_buf_reg[40]_0\(16),
      I4 => \^dout_buf_reg[40]_0\(17),
      I5 => \^dout_buf_reg[40]_0\(15),
      O => \ram_reg_i_8__6_n_7\
    );
\ram_reg_i_9__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^dout_buf_reg[40]_0\(6),
      I1 => \^dout_buf_reg[40]_0\(7),
      I2 => \^dout_buf_reg[40]_0\(4),
      I3 => \^dout_buf_reg[40]_0\(5),
      I4 => \ram_reg_i_10__8_n_7\,
      O => \ram_reg_i_9__8_n_7\
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => show_ahead_i_2_n_7,
      I1 => show_ahead_i_3_n_7,
      I2 => usedw_reg(5),
      I3 => usedw_reg(4),
      I4 => Loop_read_stream_pro_U0_stream_buffer_0_write,
      I5 => \^stream_buffer_0_chan_full_n\,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A655"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \^stream_buffer_0_chan_empty_n\,
      I2 => filter_U0_in_data_V_read,
      I3 => empty_n,
      I4 => usedw_reg(7),
      I5 => usedw_reg(6),
      O => show_ahead_i_2_n_7
    );
show_ahead_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(2),
      I2 => usedw_reg(1),
      O => show_ahead_i_3_n_7
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^ss\(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1_n_7\
    );
\usedw[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[4]_i_2_n_7\
    );
\usedw[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[4]_i_3_n_7\
    );
\usedw[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[4]_i_4_n_7\
    );
\usedw[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[4]_i_5_n_7\
    );
\usedw[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565656566666666"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => \usedw[4]_i_7_n_7\,
      I2 => \^stream_buffer_0_chan_empty_n\,
      I3 => Q(0),
      I4 => \usedw_reg[0]_0\,
      I5 => empty_n,
      O => \usedw[4]_i_6_n_7\
    );
\usedw[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^stream_buffer_0_chan_full_n\,
      I1 => Loop_read_stream_pro_U0_stream_buffer_0_write,
      O => \usedw[4]_i_7_n_7\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888878787878"
    )
        port map (
      I0 => Loop_read_stream_pro_U0_stream_buffer_0_write,
      I1 => \^stream_buffer_0_chan_full_n\,
      I2 => empty_n,
      I3 => \usedw_reg[0]_0\,
      I4 => Q(0),
      I5 => \^stream_buffer_0_chan_empty_n\,
      O => \usedw[7]_i_1_n_7\
    );
\usedw[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_3_n_7\
    );
\usedw[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_4_n_7\
    );
\usedw[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_5_n_7\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw[0]_i_1_n_7\,
      Q => usedw_reg(0),
      R => \^ss\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[4]_i_1_n_14\,
      Q => usedw_reg(1),
      R => \^ss\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[4]_i_1_n_13\,
      Q => usedw_reg(2),
      R => \^ss\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[4]_i_1_n_12\,
      Q => usedw_reg(3),
      R => \^ss\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[4]_i_1_n_11\,
      Q => usedw_reg(4),
      R => \^ss\(0)
    );
\usedw_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1_n_7\,
      CO(2) => \usedw_reg[4]_i_1_n_8\,
      CO(1) => \usedw_reg[4]_i_1_n_9\,
      CO(0) => \usedw_reg[4]_i_1_n_10\,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => \usedw[4]_i_2_n_7\,
      O(3) => \usedw_reg[4]_i_1_n_11\,
      O(2) => \usedw_reg[4]_i_1_n_12\,
      O(1) => \usedw_reg[4]_i_1_n_13\,
      O(0) => \usedw_reg[4]_i_1_n_14\,
      S(3) => \usedw[4]_i_3_n_7\,
      S(2) => \usedw[4]_i_4_n_7\,
      S(1) => \usedw[4]_i_5_n_7\,
      S(0) => \usedw[4]_i_6_n_7\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[7]_i_2_n_14\,
      Q => usedw_reg(5),
      R => \^ss\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[7]_i_2_n_13\,
      Q => usedw_reg(6),
      R => \^ss\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_7\,
      D => \usedw_reg[7]_i_2_n_12\,
      Q => usedw_reg(7),
      R => \^ss\(0)
    );
\usedw_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1_n_7\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2_n_9\,
      CO(0) => \usedw_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2_n_12\,
      O(1) => \usedw_reg[7]_i_2_n_13\,
      O(0) => \usedw_reg[7]_i_2_n_14\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3_n_7\,
      S(1) => \usedw[7]_i_4_n_7\,
      S(0) => \usedw[7]_i_5_n_7\
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_7\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_7\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_7\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_7\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_7\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_7\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_7\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_7\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_7\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_7\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_7\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_7\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_7\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_7\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[0]_i_1_n_7\,
      Q => waddr(0),
      R => \^ss\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[1]_i_1_n_7\,
      Q => waddr(1),
      R => \^ss\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[2]_i_1_n_7\,
      Q => waddr(2),
      R => \^ss\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[3]_i_1_n_7\,
      Q => waddr(3),
      R => \^ss\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[4]_i_1__0_n_7\,
      Q => waddr(4),
      R => \^ss\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[5]_i_1_n_7\,
      Q => waddr(5),
      R => \^ss\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[6]_i_1_n_7\,
      Q => waddr(6),
      R => \^ss\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \waddr_reg[0]_0\(0),
      D => \waddr[7]_i_2_n_7\,
      Q => waddr(7),
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d256_A is
  port (
    sorted_copy1_0_chann_full_n : out STD_LOGIC;
    dout_valid_reg_0 : out STD_LOGIC;
    sorted_copy1_0_chann_empty_n : out STD_LOGIC;
    if_dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_copy1_1_chann_full_n : in STD_LOGIC;
    sorted_copy1_1_chann_empty_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    create_tree_U0_in_frequency_V_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d256_A : entity is "fifo_w9_d256_A";
end design_1_huffman_encoding_0_1_fifo_w9_d256_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d256_A is
  signal \dout_buf[0]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_7\ : STD_LOGIC;
  signal \dout_buf[8]_i_2_n_7\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_7\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__4_n_7\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_7\ : STD_LOGIC;
  signal empty_n_i_4_n_7 : STD_LOGIC;
  signal \full_n_i_1__4_n_7\ : STD_LOGIC;
  signal \full_n_i_3__1_n_7\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_7\ : STD_LOGIC;
  signal \mem_reg_i_9__0_n_7\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__0_n_7\ : STD_LOGIC;
  signal \^sorted_copy1_0_chann_empty_n\ : STD_LOGIC;
  signal \^sorted_copy1_0_chann_full_n\ : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_3__0_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_4__0_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_5__0_n_7\ : STD_LOGIC;
  signal \usedw[4]_i_6__0_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_3__0_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_4__0_n_7\ : STD_LOGIC;
  signal \usedw[7]_i_5__0_n_7\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \usedw_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_14\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_14\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_9\ : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_7\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_7\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_7\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_2\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of empty_n_i_4 : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair739";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 8;
  attribute SOFT_HLUTNM of \mem_reg_i_10__0\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \show_ahead_i_1__0\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair739";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair740";
begin
  sorted_copy1_0_chann_empty_n <= \^sorted_copy1_0_chann_empty_n\;
  sorted_copy1_0_chann_full_n <= \^sorted_copy1_0_chann_full_n\;
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_7\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_7\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_7\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_7\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_7\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_7\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_7\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_7\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mem_reg_i_10__0_n_7\,
      O => pop
    );
\dout_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_2_n_7\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_7\,
      Q => if_dout(0),
      R => SS(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_7\,
      Q => if_dout(1),
      R => SS(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_7\,
      Q => if_dout(2),
      R => SS(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_7\,
      Q => if_dout(3),
      R => SS(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_7\,
      Q => if_dout(4),
      R => SS(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_7\,
      Q => if_dout(5),
      R => SS(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_7\,
      Q => if_dout(6),
      R => SS(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_7\,
      Q => if_dout(7),
      R => SS(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_2_n_7\,
      Q => if_dout(8),
      R => SS(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => \^sorted_copy1_0_chann_empty_n\,
      I1 => empty_n,
      I2 => create_tree_U0_in_frequency_V_read,
      O => \dout_valid_i_1__0_n_7\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_7\,
      Q => \^sorted_copy1_0_chann_empty_n\,
      R => SS(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => usedw_reg(0),
      I1 => \empty_n_i_2__0_n_7\,
      I2 => empty_n_reg_0,
      I3 => \mem_reg_i_10__0_n_7\,
      I4 => empty_n,
      O => \empty_n_i_1__4_n_7\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => empty_n_i_4_n_7,
      I2 => usedw_reg(3),
      I3 => usedw_reg(4),
      I4 => usedw_reg(2),
      I5 => usedw_reg(1),
      O => \empty_n_i_2__0_n_7\
    );
empty_n_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => empty_n_i_4_n_7
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_7\,
      Q => empty_n,
      R => SS(0)
    );
\extLd_loc_read_reg_734[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sorted_copy1_0_chann_empty_n\,
      I1 => sorted_copy1_1_chann_empty_n,
      O => dout_valid_reg_0
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF5F5F5F5F"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => \mem_reg_i_10__0_n_7\,
      I3 => Q(0),
      I4 => sorted_copy1_1_chann_full_n,
      I5 => \^sorted_copy1_0_chann_full_n\,
      O => \full_n_i_1__4_n_7\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(0),
      I2 => \full_n_i_3__1_n_7\,
      O => p_1_in
    );
\full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => usedw_reg(4),
      I3 => usedw_reg(5),
      I4 => usedw_reg(3),
      I5 => usedw_reg(2),
      O => \full_n_i_3__1_n_7\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_7\,
      Q => \^sorted_copy1_0_chann_full_n\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => rnext(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => if_din(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => q_buf(8 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^sorted_copy1_0_chann_full_n\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEBWE(0),
      WEA(0) => WEBWE(0),
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^sorted_copy1_0_chann_empty_n\,
      I1 => create_tree_U0_in_frequency_V_read,
      I2 => empty_n,
      O => \mem_reg_i_10__0_n_7\
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => raddr(6),
      I1 => \mem_reg_i_9__0_n_7\,
      I2 => raddr(5),
      I3 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_i_9__0_n_7\,
      I2 => raddr(6),
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mem_reg_i_9__0_n_7\,
      I1 => raddr(5),
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => \mem_reg_i_10__0_n_7\,
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => \mem_reg_i_10__0_n_7\,
      I3 => raddr(1),
      I4 => raddr(3),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => raddr(1),
      I1 => \mem_reg_i_10__0_n_7\,
      I2 => raddr(0),
      I3 => raddr(2),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => raddr(0),
      I1 => \mem_reg_i_10__0_n_7\,
      I2 => raddr(1),
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mem_reg_i_10__0_n_7\,
      I1 => raddr(0),
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => \mem_reg_i_10__0_n_7\,
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => \mem_reg_i_9__0_n_7\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => q_tmp(0),
      R => SS(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => q_tmp(1),
      R => SS(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => q_tmp(2),
      R => SS(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => q_tmp(3),
      R => SS(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => q_tmp(4),
      R => SS(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => q_tmp(5),
      R => SS(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => q_tmp(6),
      R => SS(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => q_tmp(7),
      R => SS(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => q_tmp(8),
      R => SS(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SS(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SS(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SS(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SS(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => SS(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SS(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SS(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => SS(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01100000"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      I2 => \mem_reg_i_10__0_n_7\,
      I3 => usedw_reg(0),
      I4 => \show_ahead_i_2__0_n_7\,
      O => show_ahead0
    );
\show_ahead_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => usedw_reg(4),
      I2 => usedw_reg(5),
      I3 => usedw_reg(1),
      I4 => usedw_reg(2),
      I5 => usedw_reg(3),
      O => \show_ahead_i_2__0_n_7\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SS(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(0),
      O => \usedw[0]_i_1__0_n_7\
    );
\usedw[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => usedw_reg(1),
      O => \usedw[4]_i_2__0_n_7\
    );
\usedw[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(3),
      I1 => usedw_reg(4),
      O => \usedw[4]_i_3__0_n_7\
    );
\usedw[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(2),
      I1 => usedw_reg(3),
      O => \usedw[4]_i_4__0_n_7\
    );
\usedw[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => usedw_reg(2),
      O => \usedw[4]_i_5__0_n_7\
    );
\usedw[4]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => usedw_reg(1),
      I1 => Q(0),
      I2 => sorted_copy1_1_chann_full_n,
      I3 => \^sorted_copy1_0_chann_full_n\,
      I4 => \mem_reg_i_10__0_n_7\,
      O => \usedw[4]_i_6__0_n_7\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"807F"
    )
        port map (
      I0 => \^sorted_copy1_0_chann_full_n\,
      I1 => sorted_copy1_1_chann_full_n,
      I2 => Q(0),
      I3 => \mem_reg_i_10__0_n_7\,
      O => \usedw[7]_i_1__0_n_7\
    );
\usedw[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(7),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_3__0_n_7\
    );
\usedw[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(5),
      I1 => usedw_reg(6),
      O => \usedw[7]_i_4__0_n_7\
    );
\usedw[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(4),
      I1 => usedw_reg(5),
      O => \usedw[7]_i_5__0_n_7\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw[0]_i_1__0_n_7\,
      Q => usedw_reg(0),
      R => SS(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[4]_i_1__0_n_14\,
      Q => usedw_reg(1),
      R => SS(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[4]_i_1__0_n_13\,
      Q => usedw_reg(2),
      R => SS(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[4]_i_1__0_n_12\,
      Q => usedw_reg(3),
      R => SS(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[4]_i_1__0_n_11\,
      Q => usedw_reg(4),
      R => SS(0)
    );
\usedw_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__0_n_7\,
      CO(2) => \usedw_reg[4]_i_1__0_n_8\,
      CO(1) => \usedw_reg[4]_i_1__0_n_9\,
      CO(0) => \usedw_reg[4]_i_1__0_n_10\,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => \usedw[4]_i_2__0_n_7\,
      O(3) => \usedw_reg[4]_i_1__0_n_11\,
      O(2) => \usedw_reg[4]_i_1__0_n_12\,
      O(1) => \usedw_reg[4]_i_1__0_n_13\,
      O(0) => \usedw_reg[4]_i_1__0_n_14\,
      S(3) => \usedw[4]_i_3__0_n_7\,
      S(2) => \usedw[4]_i_4__0_n_7\,
      S(1) => \usedw[4]_i_5__0_n_7\,
      S(0) => \usedw[4]_i_6__0_n_7\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[7]_i_2__0_n_14\,
      Q => usedw_reg(5),
      R => SS(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[7]_i_2__0_n_13\,
      Q => usedw_reg(6),
      R => SS(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_7\,
      D => \usedw_reg[7]_i_2__0_n_12\,
      Q => usedw_reg(7),
      R => SS(0)
    );
\usedw_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__0_n_7\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__0_n_9\,
      CO(0) => \usedw_reg[7]_i_2__0_n_10\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__0_n_12\,
      O(1) => \usedw_reg[7]_i_2__0_n_13\,
      O(0) => \usedw_reg[7]_i_2__0_n_14\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__0_n_7\,
      S(1) => \usedw[7]_i_4__0_n_7\,
      S(0) => \usedw[7]_i_5__0_n_7\
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_7\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_7\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_7\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_7\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__1_n_7\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_7\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_7\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_7\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_7\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sorted_copy1_0_chann_full_n\,
      I1 => sorted_copy1_1_chann_full_n,
      I2 => Q(0),
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_7\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_7\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_7\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_7\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_7\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_7\,
      Q => waddr(0),
      R => SS(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_7\,
      Q => waddr(1),
      R => SS(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_7\,
      Q => waddr(2),
      R => SS(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_7\,
      Q => waddr(3),
      R => SS(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__1_n_7\,
      Q => waddr(4),
      R => SS(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_7\,
      Q => waddr(5),
      R => SS(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_7\,
      Q => waddr(6),
      R => SS(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_7\,
      Q => waddr(7),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[0][8]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg : entity is "fifo_w9_d2_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(0),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(1),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(2),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(3),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(4),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(5),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(6),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(7),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Q(0),
      O => shiftReg_ce
    );
\SRL_SIG[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000CCACCCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      I4 => ap_return_preg(8),
      I5 => \SRL_SIG_reg[0][8]_0\,
      O => \SRL_SIG_reg[1][8]_0\(8)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\ap_return_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(0)
    );
\ap_return_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(1)
    );
\ap_return_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(2)
    );
\ap_return_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(3)
    );
\ap_return_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(4)
    );
\ap_return_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(5)
    );
\ap_return_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(6)
    );
\ap_return_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(7)
    );
\ap_return_preg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => \in\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    extLd_loc_c19_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    val_assign6_loc_c_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_40 : entity is "fifo_w9_d2_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_40;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_40 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => CO(0),
      I2 => extLd_loc_c19_full_n,
      I3 => Q(0),
      I4 => val_assign6_loc_c_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\extLd_loc_read_reg_734[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
\extLd_loc_read_reg_734[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\extLd_loc_read_reg_734[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\extLd_loc_read_reg_734[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\extLd_loc_read_reg_734[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\extLd_loc_read_reg_734[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\extLd_loc_read_reg_734[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\extLd_loc_read_reg_734[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\extLd_loc_read_reg_734[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_41 is
  port (
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    create_tree_U0_extLd_loc_read : in STD_LOGIC;
    \zext_ln13_reg_543_reg[0]\ : in STD_LOGIC;
    \zext_ln13_reg_543_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_41 : entity is "fifo_w9_d2_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_41;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_41 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => create_tree_U0_extLd_loc_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\zext_ln13_reg_543[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \zext_ln13_reg_543_reg[0]\,
      I3 => \zext_ln13_reg_543_reg[0]_0\,
      O => \SRL_SIG_reg[1][8]_0\(0)
    );
\zext_ln13_reg_543[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \zext_ln13_reg_543_reg[0]\,
      I3 => \zext_ln13_reg_543_reg[0]_0\,
      O => \SRL_SIG_reg[1][8]_0\(1)
    );
\zext_ln13_reg_543[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \zext_ln13_reg_543_reg[0]\,
      I3 => \zext_ln13_reg_543_reg[0]_0\,
      O => \SRL_SIG_reg[1][8]_0\(2)
    );
\zext_ln13_reg_543[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \zext_ln13_reg_543_reg[0]\,
      I3 => \zext_ln13_reg_543_reg[0]_0\,
      O => \SRL_SIG_reg[1][8]_0\(3)
    );
\zext_ln13_reg_543[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \zext_ln13_reg_543_reg[0]\,
      I3 => \zext_ln13_reg_543_reg[0]_0\,
      O => \SRL_SIG_reg[1][8]_0\(4)
    );
\zext_ln13_reg_543[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \zext_ln13_reg_543_reg[0]\,
      I3 => \zext_ln13_reg_543_reg[0]_0\,
      O => \SRL_SIG_reg[1][8]_0\(5)
    );
\zext_ln13_reg_543[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \zext_ln13_reg_543_reg[0]\,
      I3 => \zext_ln13_reg_543_reg[0]_0\,
      O => \SRL_SIG_reg[1][8]_0\(6)
    );
\zext_ln13_reg_543[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \zext_ln13_reg_543_reg[0]\,
      I3 => \zext_ln13_reg_543_reg[0]_0\,
      O => \SRL_SIG_reg[1][8]_0\(7)
    );
\zext_ln13_reg_543[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \zext_ln13_reg_543_reg[0]\,
      I3 => \zext_ln13_reg_543_reg[0]_0\,
      O => \SRL_SIG_reg[1][8]_0\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \num_nonzero_symbols_preg_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    extLd_loc_c_full_n : in STD_LOGIC;
    val_assign6_loc_c_full_n : in STD_LOGIC;
    \int_num_nonzero_symbols_reg[0]\ : in STD_LOGIC;
    \int_num_nonzero_symbols_reg[0]_0\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    \int_num_nonzero_symbols_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_num_nonzero_symbols_reg[8]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_42 : entity is "fifo_w9_d2_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_42;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_42 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => extLd_loc_c_full_n,
      I4 => val_assign6_loc_c_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\int_num_nonzero_symbols[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(0),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(0)
    );
\int_num_nonzero_symbols[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(1),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(1)
    );
\int_num_nonzero_symbols[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(2),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \SRL_SIG_reg[0]_0\(2),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(2)
    );
\int_num_nonzero_symbols[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(3),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => \SRL_SIG_reg[0]_0\(3),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(3)
    );
\int_num_nonzero_symbols[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(4),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => \SRL_SIG_reg[0]_0\(4),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(4)
    );
\int_num_nonzero_symbols[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(5),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \SRL_SIG_reg[0]_0\(5),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(5)
    );
\int_num_nonzero_symbols[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(6),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => \SRL_SIG_reg[0]_0\(6),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(6)
    );
\int_num_nonzero_symbols[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(7),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(7)
    );
\int_num_nonzero_symbols[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB88B8B8BB88"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg[8]\(8),
      I1 => \int_num_nonzero_symbols_reg[8]_0\,
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \SRL_SIG_reg[0]_0\(8),
      I4 => \int_num_nonzero_symbols_reg[0]\,
      I5 => \int_num_nonzero_symbols_reg[0]_0\,
      O => \num_nonzero_symbols_preg_reg[8]\(8)
    );
\num_nonzero_symbols_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(0)
    );
\num_nonzero_symbols_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(1)
    );
\num_nonzero_symbols_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(2)
    );
\num_nonzero_symbols_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(3)
    );
\num_nonzero_symbols_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(4)
    );
\num_nonzero_symbols_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(5)
    );
\num_nonzero_symbols_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(6)
    );
\num_nonzero_symbols_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(7)
    );
\num_nonzero_symbols_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \int_num_nonzero_symbols_reg[0]\,
      I3 => \int_num_nonzero_symbols_reg[0]_0\,
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_43 is
  port (
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j5_0_i_i_reg_1763_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j7_0_i_i_reg_4725_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_in_value_V_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    j_0_i_i_reg_301_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \zext_ln69_reg_7040_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    n_c_empty_n : in STD_LOGIC;
    n_c18_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_huffman_encodi_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm[2]_i_3_0\ : in STD_LOGIC;
    \ap_CS_fsm[2]_i_3_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_43 : entity is "fifo_w9_d2_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_43;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_43 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^srl_sig_reg[1][2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_CS_fsm[2]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_9\ : STD_LOGIC;
  signal extLd8_loc_channel_dout : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \icmp_ln40_reg_6981[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln40_reg_6981[0]_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln40_reg_6981[0]_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln40_reg_6981_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \icmp_ln40_reg_6981_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal \zext_ln69_reg_7040[7]_i_3_n_7\ : STD_LOGIC;
  signal \zext_ln69_reg_7040[7]_i_4_n_7\ : STD_LOGIC;
  signal \zext_ln69_reg_7040_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \zext_ln69_reg_7040_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln40_reg_6981_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln40_reg_6981_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_zext_ln69_reg_7040_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_zext_ln69_reg_7040_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \SRL_SIG_reg[1][2]_0\(2 downto 0) <= \^srl_sig_reg[1][2]_0\(2 downto 0);
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA80AA00"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => n_c_empty_n,
      I2 => n_c18_full_n,
      I3 => ap_done_reg,
      I4 => Block_huffman_encodi_U0_ap_start,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd8_loc_channel_dout(6),
      I1 => sort_U0_in_value_V_address0(6),
      I2 => j_0_i_i_reg_301_reg(0),
      I3 => extLd8_loc_channel_dout(8),
      I4 => sort_U0_in_value_V_address0(7),
      I5 => extLd8_loc_channel_dout(7),
      O => \ap_CS_fsm[2]_i_3_n_7\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd8_loc_channel_dout(3),
      I1 => sort_U0_in_value_V_address0(3),
      I2 => sort_U0_in_value_V_address0(5),
      I3 => extLd8_loc_channel_dout(5),
      I4 => sort_U0_in_value_V_address0(4),
      I5 => extLd8_loc_channel_dout(4),
      O => \ap_CS_fsm[2]_i_4_n_7\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^srl_sig_reg[1][2]_0\(0),
      I1 => sort_U0_in_value_V_address0(0),
      I2 => sort_U0_in_value_V_address0(2),
      I3 => \^srl_sig_reg[1][2]_0\(2),
      I4 => sort_U0_in_value_V_address0(1),
      I5 => \^srl_sig_reg[1][2]_0\(1),
      O => \ap_CS_fsm[2]_i_5_n_7\
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_9\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_CS_fsm[2]_i_3_n_7\,
      S(1) => \ap_CS_fsm[2]_i_4_n_7\,
      S(0) => \ap_CS_fsm[2]_i_5_n_7\
    );
\icmp_ln40_reg_6981[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \ap_CS_fsm[2]_i_3_0\,
      I3 => \ap_CS_fsm[2]_i_3_1\,
      O => extLd8_loc_channel_dout(3)
    );
\icmp_ln40_reg_6981[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \ap_CS_fsm[2]_i_3_0\,
      I3 => \ap_CS_fsm[2]_i_3_1\,
      O => \^srl_sig_reg[1][2]_0\(0)
    );
\icmp_ln40_reg_6981[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \ap_CS_fsm[2]_i_3_0\,
      I3 => \ap_CS_fsm[2]_i_3_1\,
      O => \^srl_sig_reg[1][2]_0\(2)
    );
\icmp_ln40_reg_6981[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \ap_CS_fsm[2]_i_3_0\,
      I3 => \ap_CS_fsm[2]_i_3_1\,
      O => \^srl_sig_reg[1][2]_0\(1)
    );
\icmp_ln40_reg_6981[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd8_loc_channel_dout(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => extLd8_loc_channel_dout(8),
      I4 => Q(7),
      I5 => extLd8_loc_channel_dout(7),
      O => \icmp_ln40_reg_6981[0]_i_2_n_7\
    );
\icmp_ln40_reg_6981[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd8_loc_channel_dout(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => extLd8_loc_channel_dout(5),
      I4 => Q(3),
      I5 => extLd8_loc_channel_dout(3),
      O => \icmp_ln40_reg_6981[0]_i_3_n_7\
    );
\icmp_ln40_reg_6981[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^srl_sig_reg[1][2]_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^srl_sig_reg[1][2]_0\(2),
      I4 => Q(1),
      I5 => \^srl_sig_reg[1][2]_0\(1),
      O => \icmp_ln40_reg_6981[0]_i_4_n_7\
    );
\icmp_ln40_reg_6981[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \ap_CS_fsm[2]_i_3_0\,
      I3 => \ap_CS_fsm[2]_i_3_1\,
      O => extLd8_loc_channel_dout(6)
    );
\icmp_ln40_reg_6981[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \ap_CS_fsm[2]_i_3_0\,
      I3 => \ap_CS_fsm[2]_i_3_1\,
      O => extLd8_loc_channel_dout(8)
    );
\icmp_ln40_reg_6981[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \ap_CS_fsm[2]_i_3_0\,
      I3 => \ap_CS_fsm[2]_i_3_1\,
      O => extLd8_loc_channel_dout(7)
    );
\icmp_ln40_reg_6981[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \ap_CS_fsm[2]_i_3_0\,
      I3 => \ap_CS_fsm[2]_i_3_1\,
      O => extLd8_loc_channel_dout(4)
    );
\icmp_ln40_reg_6981[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \ap_CS_fsm[2]_i_3_0\,
      I3 => \ap_CS_fsm[2]_i_3_1\,
      O => extLd8_loc_channel_dout(5)
    );
\icmp_ln40_reg_6981_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_icmp_ln40_reg_6981_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j5_0_i_i_reg_1763_reg[6]\(0),
      CO(1) => \icmp_ln40_reg_6981_reg[0]_i_1_n_9\,
      CO(0) => \icmp_ln40_reg_6981_reg[0]_i_1_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln40_reg_6981_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln40_reg_6981[0]_i_2_n_7\,
      S(1) => \icmp_ln40_reg_6981[0]_i_3_n_7\,
      S(0) => \icmp_ln40_reg_6981[0]_i_4_n_7\
    );
\zext_ln69_reg_7040[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd8_loc_channel_dout(6),
      I1 => \zext_ln69_reg_7040_reg[7]_i_2_0\(3),
      I2 => \zext_ln69_reg_7040_reg[7]_i_2_0\(5),
      I3 => extLd8_loc_channel_dout(8),
      I4 => \zext_ln69_reg_7040_reg[7]_i_2_0\(4),
      I5 => extLd8_loc_channel_dout(7),
      O => \zext_ln69_reg_7040[7]_i_3_n_7\
    );
\zext_ln69_reg_7040[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => extLd8_loc_channel_dout(4),
      I1 => \zext_ln69_reg_7040_reg[7]_i_2_0\(1),
      I2 => \zext_ln69_reg_7040_reg[7]_i_2_0\(2),
      I3 => extLd8_loc_channel_dout(5),
      I4 => \zext_ln69_reg_7040_reg[7]_i_2_0\(0),
      I5 => extLd8_loc_channel_dout(3),
      O => \zext_ln69_reg_7040[7]_i_4_n_7\
    );
\zext_ln69_reg_7040_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_zext_ln69_reg_7040_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \j7_0_i_i_reg_4725_reg[6]\(0),
      CO(1) => \zext_ln69_reg_7040_reg[7]_i_2_n_9\,
      CO(0) => \zext_ln69_reg_7040_reg[7]_i_2_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_zext_ln69_reg_7040_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \zext_ln69_reg_7040[7]_i_3_n_7\,
      S(1) => \zext_ln69_reg_7040[7]_i_4_n_7\,
      S(0) => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \n_read_reg_165_reg[0]\ : in STD_LOGIC;
    Block_huffman_encodi_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    n_c_empty_n : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg : entity is "fifo_w9_d3_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair339";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\n_c18_U/U_fifo_w9_d3_A_ram/SRL_SIG_reg[2][8]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \n_read_reg_165_reg[0]\,
      I1 => Block_huffman_encodi_U0_ap_start,
      I2 => ap_done_reg,
      I3 => n_c_empty_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \val_assign6_loc_read_reg_245_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    extLd_loc_c19_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    extLd_loc_c_full_n : in STD_LOGIC;
    \val_assign6_loc_read_reg_245_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg : entity is "fifo_w9_d5_A_shiftReg";
end design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_4\ : label is "soft_lutpair833";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\val_assign6_loc_c_U/U_fifo_w9_d5_A_ram/SRL_SIG_reg[4][8]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \val_assign6_loc_read_reg_245_reg[0]\,
      I1 => CO(0),
      I2 => extLd_loc_c19_full_n,
      I3 => Q(0),
      I4 => extLd_loc_c_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_assign6_loc_read_reg_245_reg[0]_0\(0),
      I1 => \val_assign6_loc_read_reg_245_reg[0]_0\(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_assign6_loc_read_reg_245_reg[0]_0\(1),
      I1 => \val_assign6_loc_read_reg_245_reg[0]_0\(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_assign6_loc_read_reg_245_reg[0]_0\(2),
      I1 => \val_assign6_loc_read_reg_245_reg[0]_0\(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_filter is
  port (
    start_once_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    filter_U0_ap_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    filter_U0_ap_ready : out STD_LOGIC;
    filter_U0_in_data_V_read : out STD_LOGIC;
    \t_V_fu_58_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_filtered_value_V_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_filtered_value_V_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_filtered_value_V_reg_1 : out STD_LOGIC;
    ap_sync_reg_channel_write_filtered_frequency_V_reg : out STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    stream_buffer_0_chan_empty_n : in STD_LOGIC;
    n_c_full_n : in STD_LOGIC;
    start_for_Block_huffman_encodi_U0_full_n : in STD_LOGIC;
    filter_U0_ap_start : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    filtered_value_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_filtered_value_V_reg_2 : in STD_LOGIC;
    filtered_frequency_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_filtered_frequency_V : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_filter : entity is "filter";
end design_1_huffman_encoding_0_1_filter;

architecture STRUCTURE of design_1_huffman_encoding_0_1_filter is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_1__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__0_n_7\ : STD_LOGIC;
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_7\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_7\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal \^filter_u0_ap_done\ : STD_LOGIC;
  signal i_0_i_reg_101 : STD_LOGIC;
  signal i_0_i_reg_1010 : STD_LOGIC;
  signal \i_0_i_reg_101[8]_i_5_n_7\ : STD_LOGIC;
  signal \i_0_i_reg_101[8]_i_6_n_7\ : STD_LOGIC;
  signal i_0_i_reg_101_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_fu_127_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal icmp_ln13_fu_121_p2 : STD_LOGIC;
  signal j_V_fu_161_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_7\ : STD_LOGIC;
  signal t_V_fu_58 : STD_LOGIC;
  signal \t_V_fu_58[8]_i_3_n_7\ : STD_LOGIC;
  signal \^t_v_fu_58_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair321";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_2 : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \count[1]_i_2__7\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \i_0_i_reg_101[0]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \i_0_i_reg_101[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \i_0_i_reg_101[2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \i_0_i_reg_101[3]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \i_0_i_reg_101[4]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \i_0_i_reg_101[7]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \i_0_i_reg_101[8]_i_3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \i_0_i_reg_101[8]_i_4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \t_V_fu_58[1]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \t_V_fu_58[2]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \t_V_fu_58[3]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \t_V_fu_58[4]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \t_V_fu_58[7]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \t_V_fu_58[8]_i_2\ : label is "soft_lutpair318";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  filter_U0_ap_done <= \^filter_u0_ap_done\;
  start_once_reg <= \^start_once_reg\;
  \t_V_fu_58_reg[8]_0\(8 downto 0) <= \^t_v_fu_58_reg[8]_0\(8 downto 0);
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055C0"
    )
        port map (
      I0 => ap_NS_fsm15_out,
      I1 => \^q\(2),
      I2 => n_c_full_n,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \ap_CS_fsm[0]_i_1__0_n_7\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE0CEECC"
    )
        port map (
      I0 => ap_NS_fsm15_out,
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp0_iter11,
      O => \ap_CS_fsm[1]_i_1__0_n_7\
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^q\(0),
      I2 => filter_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_Block_huffman_encodi_U0_full_n,
      O => ap_NS_fsm15_out
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000888800000FFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^q\(2),
      I3 => n_c_full_n,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \ap_CS_fsm[2]_i_1__0_n_7\
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => stream_buffer_0_chan_empty_n,
      I2 => icmp_ln13_fu_121_p2,
      O => ap_enable_reg_pp0_iter11
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__0_n_7\,
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__0_n_7\,
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__0_n_7\,
      Q => \^q\(2),
      R => SS(0)
    );
ap_done_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => n_c_full_n,
      I1 => \^q\(2),
      I2 => ap_done_reg,
      O => \^filter_u0_ap_done\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_NS_fsm15_out,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter0_i_2_n_7,
      I4 => icmp_ln13_fu_121_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_7\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => stream_buffer_0_chan_empty_n,
      O => ap_enable_reg_pp0_iter0_i_2_n_7
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_7\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000880800C088C8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_rst_n,
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => stream_buffer_0_chan_empty_n,
      I4 => icmp_ln13_fu_121_p2,
      I5 => ap_NS_fsm15_out,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_7\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_7\,
      Q => \^ap_enable_reg_pp0_iter1_reg_0\,
      R => '0'
    );
ap_sync_reg_channel_write_filtered_frequency_V_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030747000000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_filtered_value_V_reg_2,
      I1 => \^filter_u0_ap_done\,
      I2 => ap_sync_reg_channel_write_filtered_frequency_V,
      I3 => filtered_frequency_V_i_full_n,
      I4 => filtered_value_V_i_full_n,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_filtered_value_V_reg_0
    );
ap_sync_reg_channel_write_filtered_value_V_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222A00000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_filtered_value_V_reg_2,
      I1 => \^filter_u0_ap_done\,
      I2 => ap_sync_reg_channel_write_filtered_frequency_V,
      I3 => filtered_frequency_V_i_full_n,
      I4 => filtered_value_V_i_full_n,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_filtered_value_V_reg
    );
\count[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF557F"
    )
        port map (
      I0 => filtered_value_V_i_full_n,
      I1 => n_c_full_n,
      I2 => \^q\(2),
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_filtered_value_V_reg_2,
      O => full_n_reg
    );
\count[1]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF557F"
    )
        port map (
      I0 => filtered_frequency_V_i_full_n,
      I1 => n_c_full_n,
      I2 => \^q\(2),
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_filtered_frequency_V,
      O => full_n_reg_0
    );
\i_0_i_reg_101[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_i_reg_101_reg(0),
      O => i_fu_127_p2(0)
    );
\i_0_i_reg_101[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_i_reg_101_reg(0),
      I1 => i_0_i_reg_101_reg(1),
      O => i_fu_127_p2(1)
    );
\i_0_i_reg_101[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_i_reg_101_reg(0),
      I1 => i_0_i_reg_101_reg(1),
      I2 => i_0_i_reg_101_reg(2),
      O => i_fu_127_p2(2)
    );
\i_0_i_reg_101[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_i_reg_101_reg(1),
      I1 => i_0_i_reg_101_reg(0),
      I2 => i_0_i_reg_101_reg(2),
      I3 => i_0_i_reg_101_reg(3),
      O => i_fu_127_p2(3)
    );
\i_0_i_reg_101[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_0_i_reg_101_reg(2),
      I1 => i_0_i_reg_101_reg(0),
      I2 => i_0_i_reg_101_reg(1),
      I3 => i_0_i_reg_101_reg(3),
      I4 => i_0_i_reg_101_reg(4),
      O => i_fu_127_p2(4)
    );
\i_0_i_reg_101[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_0_i_reg_101_reg(3),
      I1 => i_0_i_reg_101_reg(1),
      I2 => i_0_i_reg_101_reg(0),
      I3 => i_0_i_reg_101_reg(2),
      I4 => i_0_i_reg_101_reg(4),
      I5 => i_0_i_reg_101_reg(5),
      O => i_fu_127_p2(5)
    );
\i_0_i_reg_101[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_0_i_reg_101[8]_i_5_n_7\,
      I1 => i_0_i_reg_101_reg(6),
      O => i_fu_127_p2(6)
    );
\i_0_i_reg_101[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_0_i_reg_101[8]_i_5_n_7\,
      I1 => i_0_i_reg_101_reg(6),
      I2 => i_0_i_reg_101_reg(7),
      O => i_fu_127_p2(7)
    );
\i_0_i_reg_101[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => start_for_Block_huffman_encodi_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => filter_U0_ap_start,
      I3 => \^q\(0),
      I4 => ap_done_reg,
      I5 => i_0_i_reg_1010,
      O => i_0_i_reg_101
    );
\i_0_i_reg_101[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^q\(1),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I3 => stream_buffer_0_chan_empty_n,
      I4 => icmp_ln13_fu_121_p2,
      O => i_0_i_reg_1010
    );
\i_0_i_reg_101[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_i_reg_101_reg(6),
      I1 => \i_0_i_reg_101[8]_i_5_n_7\,
      I2 => i_0_i_reg_101_reg(7),
      I3 => i_0_i_reg_101_reg(8),
      O => i_fu_127_p2(8)
    );
\i_0_i_reg_101[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \i_0_i_reg_101[8]_i_6_n_7\,
      I1 => i_0_i_reg_101_reg(0),
      I2 => i_0_i_reg_101_reg(1),
      I3 => i_0_i_reg_101_reg(2),
      O => icmp_ln13_fu_121_p2
    );
\i_0_i_reg_101[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_0_i_reg_101_reg(5),
      I1 => i_0_i_reg_101_reg(3),
      I2 => i_0_i_reg_101_reg(1),
      I3 => i_0_i_reg_101_reg(0),
      I4 => i_0_i_reg_101_reg(2),
      I5 => i_0_i_reg_101_reg(4),
      O => \i_0_i_reg_101[8]_i_5_n_7\
    );
\i_0_i_reg_101[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => i_0_i_reg_101_reg(3),
      I1 => i_0_i_reg_101_reg(4),
      I2 => i_0_i_reg_101_reg(5),
      I3 => i_0_i_reg_101_reg(6),
      I4 => i_0_i_reg_101_reg(7),
      I5 => i_0_i_reg_101_reg(8),
      O => \i_0_i_reg_101[8]_i_6_n_7\
    );
\i_0_i_reg_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_reg_1010,
      D => i_fu_127_p2(0),
      Q => i_0_i_reg_101_reg(0),
      R => i_0_i_reg_101
    );
\i_0_i_reg_101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_reg_1010,
      D => i_fu_127_p2(1),
      Q => i_0_i_reg_101_reg(1),
      R => i_0_i_reg_101
    );
\i_0_i_reg_101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_reg_1010,
      D => i_fu_127_p2(2),
      Q => i_0_i_reg_101_reg(2),
      R => i_0_i_reg_101
    );
\i_0_i_reg_101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_reg_1010,
      D => i_fu_127_p2(3),
      Q => i_0_i_reg_101_reg(3),
      R => i_0_i_reg_101
    );
\i_0_i_reg_101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_reg_1010,
      D => i_fu_127_p2(4),
      Q => i_0_i_reg_101_reg(4),
      R => i_0_i_reg_101
    );
\i_0_i_reg_101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_reg_1010,
      D => i_fu_127_p2(5),
      Q => i_0_i_reg_101_reg(5),
      R => i_0_i_reg_101
    );
\i_0_i_reg_101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_reg_1010,
      D => i_fu_127_p2(6),
      Q => i_0_i_reg_101_reg(6),
      R => i_0_i_reg_101
    );
\i_0_i_reg_101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_reg_1010,
      D => i_fu_127_p2(7),
      Q => i_0_i_reg_101_reg(7),
      R => i_0_i_reg_101
    );
\i_0_i_reg_101_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_reg_1010,
      D => i_fu_127_p2(8),
      Q => i_0_i_reg_101_reg(8),
      R => i_0_i_reg_101
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => n_c_full_n,
      O => \ap_CS_fsm_reg[2]_0\
    );
\iptr[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBFFFF54440000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_filtered_value_V_reg_2,
      I1 => ap_done_reg,
      I2 => \^q\(2),
      I3 => n_c_full_n,
      I4 => filtered_value_V_i_full_n,
      I5 => ADDRARDADDR(0),
      O => ap_sync_reg_channel_write_filtered_value_V_reg_1
    );
\iptr[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBFFFF54440000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_filtered_frequency_V,
      I1 => ap_done_reg,
      I2 => \^q\(2),
      I3 => n_c_full_n,
      I4 => filtered_frequency_V_i_full_n,
      I5 => ADDRBWRADDR(0),
      O => ap_sync_reg_channel_write_filtered_frequency_V_reg
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => n_c_full_n,
      O => filter_U0_ap_ready
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => stream_buffer_0_chan_empty_n,
      I1 => \^q\(1),
      I2 => \^ap_enable_reg_pp0_iter1_reg_0\,
      O => filter_U0_in_data_V_read
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00ECECEC"
    )
        port map (
      I0 => filter_U0_ap_start,
      I1 => \^start_once_reg\,
      I2 => start_for_Block_huffman_encodi_U0_full_n,
      I3 => n_c_full_n,
      I4 => \^q\(2),
      O => \start_once_reg_i_1__0_n_7\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_7\,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\t_V_fu_58[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_v_fu_58_reg[8]_0\(0),
      O => j_V_fu_161_p2(0)
    );
\t_V_fu_58[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_v_fu_58_reg[8]_0\(0),
      I1 => \^t_v_fu_58_reg[8]_0\(1),
      O => j_V_fu_161_p2(1)
    );
\t_V_fu_58[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^t_v_fu_58_reg[8]_0\(0),
      I1 => \^t_v_fu_58_reg[8]_0\(1),
      I2 => \^t_v_fu_58_reg[8]_0\(2),
      O => j_V_fu_161_p2(2)
    );
\t_V_fu_58[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^t_v_fu_58_reg[8]_0\(1),
      I1 => \^t_v_fu_58_reg[8]_0\(0),
      I2 => \^t_v_fu_58_reg[8]_0\(2),
      I3 => \^t_v_fu_58_reg[8]_0\(3),
      O => j_V_fu_161_p2(3)
    );
\t_V_fu_58[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^t_v_fu_58_reg[8]_0\(2),
      I1 => \^t_v_fu_58_reg[8]_0\(0),
      I2 => \^t_v_fu_58_reg[8]_0\(1),
      I3 => \^t_v_fu_58_reg[8]_0\(3),
      I4 => \^t_v_fu_58_reg[8]_0\(4),
      O => j_V_fu_161_p2(4)
    );
\t_V_fu_58[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^t_v_fu_58_reg[8]_0\(3),
      I1 => \^t_v_fu_58_reg[8]_0\(1),
      I2 => \^t_v_fu_58_reg[8]_0\(0),
      I3 => \^t_v_fu_58_reg[8]_0\(2),
      I4 => \^t_v_fu_58_reg[8]_0\(4),
      I5 => \^t_v_fu_58_reg[8]_0\(5),
      O => j_V_fu_161_p2(5)
    );
\t_V_fu_58[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_fu_58[8]_i_3_n_7\,
      I1 => \^t_v_fu_58_reg[8]_0\(6),
      O => j_V_fu_161_p2(6)
    );
\t_V_fu_58[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_fu_58[8]_i_3_n_7\,
      I1 => \^t_v_fu_58_reg[8]_0\(6),
      I2 => \^t_v_fu_58_reg[8]_0\(7),
      O => j_V_fu_161_p2(7)
    );
\t_V_fu_58[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => start_for_Block_huffman_encodi_U0_full_n,
      I1 => \^start_once_reg\,
      I2 => filter_U0_ap_start,
      I3 => \^q\(0),
      I4 => ap_done_reg,
      I5 => E(0),
      O => t_V_fu_58
    );
\t_V_fu_58[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^t_v_fu_58_reg[8]_0\(6),
      I1 => \t_V_fu_58[8]_i_3_n_7\,
      I2 => \^t_v_fu_58_reg[8]_0\(7),
      I3 => \^t_v_fu_58_reg[8]_0\(8),
      O => j_V_fu_161_p2(8)
    );
\t_V_fu_58[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^t_v_fu_58_reg[8]_0\(5),
      I1 => \^t_v_fu_58_reg[8]_0\(3),
      I2 => \^t_v_fu_58_reg[8]_0\(1),
      I3 => \^t_v_fu_58_reg[8]_0\(0),
      I4 => \^t_v_fu_58_reg[8]_0\(2),
      I5 => \^t_v_fu_58_reg[8]_0\(4),
      O => \t_V_fu_58[8]_i_3_n_7\
    );
\t_V_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_V_fu_161_p2(0),
      Q => \^t_v_fu_58_reg[8]_0\(0),
      R => t_V_fu_58
    );
\t_V_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_V_fu_161_p2(1),
      Q => \^t_v_fu_58_reg[8]_0\(1),
      R => t_V_fu_58
    );
\t_V_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_V_fu_161_p2(2),
      Q => \^t_v_fu_58_reg[8]_0\(2),
      R => t_V_fu_58
    );
\t_V_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_V_fu_161_p2(3),
      Q => \^t_v_fu_58_reg[8]_0\(3),
      R => t_V_fu_58
    );
\t_V_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_V_fu_161_p2(4),
      Q => \^t_v_fu_58_reg[8]_0\(4),
      R => t_V_fu_58
    );
\t_V_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_V_fu_161_p2(5),
      Q => \^t_v_fu_58_reg[8]_0\(5),
      R => t_V_fu_58
    );
\t_V_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_V_fu_161_p2(6),
      Q => \^t_v_fu_58_reg[8]_0\(6),
      R => t_V_fu_58
    );
\t_V_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_V_fu_161_p2(7),
      Q => \^t_v_fu_58_reg[8]_0\(7),
      R => t_V_fu_58
    );
\t_V_fu_58_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => j_V_fu_161_p2(8),
      Q => \^t_v_fu_58_reg[8]_0\(8),
      R => t_V_fu_58
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi is
  port (
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    Loop_read_stream_pro_U0_ap_start : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 8 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_ap_ready_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_done : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    num_nonzero_symbols : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    int_num_nonzero_symbols_ap_vld_reg_0 : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi : entity is "huffman_encoding_AXILiteS_s_axi";
end design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_7\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_7\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_7\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_7\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_7\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^loop_read_stream_pro_u0_ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_7 : STD_LOGIC;
  signal int_ap_done_i_2_n_7 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_7 : STD_LOGIC;
  signal int_auto_restart_i_1_n_7 : STD_LOGIC;
  signal int_auto_restart_i_2_n_7 : STD_LOGIC;
  signal int_gie_i_1_n_7 : STD_LOGIC;
  signal int_gie_reg_n_7 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_7\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_7\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_7\ : STD_LOGIC;
  signal \int_ier_reg_n_7_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_7_[1]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_7\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_7\ : STD_LOGIC;
  signal \int_isr_reg_n_7_[0]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_ap_vld__0\ : STD_LOGIC;
  signal int_num_nonzero_symbols_ap_vld_i_1_n_7 : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[0]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[1]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[2]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[3]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[4]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[5]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[6]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[7]\ : STD_LOGIC;
  signal \int_num_nonzero_symbols_reg_n_7_[8]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_7\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_7\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_7\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_7_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_7_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair325";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \rdata[4]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rdata[5]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \rdata[6]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rdata[8]_i_3\ : label is "soft_lutpair327";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Loop_read_stream_pro_U0_ap_start <= \^loop_read_stream_pro_u0_ap_start\;
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_AXILiteS_RREADY,
      I1 => \^s_axi_axilites_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_AXILiteS_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_7\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^s_axi_axilites_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_7\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_7\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SS(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_7\,
      Q => \^s_axi_axilites_rvalid\,
      R => SS(0)
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA30BA3F"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_axilites_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_2_n_7\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_AWVALID,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_7\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_AXILiteS_WVALID,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => \^s_axi_axilites_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_7\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_7\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SS(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_7\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SS(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_7\,
      Q => \^s_axi_axilites_bvalid\,
      R => SS(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFAAAA"
    )
        port map (
      I0 => ap_sync_done,
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => int_ap_done_i_2_n_7,
      I4 => data0(1),
      O => int_ap_done_i_1_n_7
    );
int_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(0),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_AXILiteS_ARVALID,
      O => int_ap_done_i_2_n_7
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_7,
      Q => data0(1),
      R => SS(0)
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => SS(0)
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_reg_0(0),
      Q => data0(3),
      R => SS(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => int_ap_ready_reg_0(0),
      I2 => int_ap_start3_out,
      I3 => \^loop_read_stream_pro_u0_ap_start\,
      O => int_ap_start_i_1_n_7
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_7_[2]\,
      I3 => int_auto_restart_i_2_n_7,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_7,
      Q => \^loop_read_stream_pro_u0_ap_start\,
      R => SS(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => int_auto_restart_i_2_n_7,
      I2 => \waddr_reg_n_7_[2]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => data0(7),
      O => int_auto_restart_i_1_n_7
    );
int_auto_restart_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \waddr_reg_n_7_[3]\,
      I1 => \waddr_reg_n_7_[4]\,
      I2 => \waddr_reg_n_7_[0]\,
      I3 => \waddr_reg_n_7_[1]\,
      I4 => s_axi_AXILiteS_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_auto_restart_i_2_n_7
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_7,
      Q => data0(7),
      R => SS(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_auto_restart_i_2_n_7,
      I2 => \waddr_reg_n_7_[2]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => int_gie_reg_n_7,
      O => int_gie_i_1_n_7
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_7,
      Q => int_gie_reg_n_7,
      R => SS(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_7_[2]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_7\,
      I4 => \int_ier_reg_n_7_[0]\,
      O => \int_ier[0]_i_1_n_7\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \waddr_reg_n_7_[2]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_7\,
      I4 => \int_ier_reg_n_7_[1]\,
      O => \int_ier[1]_i_1_n_7\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_7_[4]\,
      I1 => \waddr_reg_n_7_[0]\,
      I2 => \waddr_reg_n_7_[1]\,
      I3 => s_axi_AXILiteS_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => \waddr_reg_n_7_[3]\,
      O => \int_ier[1]_i_2_n_7\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_7\,
      Q => \int_ier_reg_n_7_[0]\,
      R => SS(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_7\,
      Q => \int_ier_reg_n_7_[1]\,
      R => SS(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_7_[0]\,
      I3 => ap_sync_done,
      I4 => \int_isr_reg_n_7_[0]\,
      O => \int_isr[0]_i_1_n_7\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \waddr_reg_n_7_[2]\,
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_7\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => int_ap_ready_reg_0(0),
      I3 => \int_ier_reg_n_7_[1]\,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_7\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_7\,
      Q => \int_isr_reg_n_7_[0]\,
      R => SS(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_7\,
      Q => p_1_in,
      R => SS(0)
    );
int_num_nonzero_symbols_ap_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF00FF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => int_ap_done_i_2_n_7,
      I3 => int_num_nonzero_symbols_ap_vld_reg_0,
      I4 => \int_num_nonzero_symbols_ap_vld__0\,
      O => int_num_nonzero_symbols_ap_vld_i_1_n_7
    );
int_num_nonzero_symbols_ap_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_num_nonzero_symbols_ap_vld_i_1_n_7,
      Q => \int_num_nonzero_symbols_ap_vld__0\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(0),
      Q => \int_num_nonzero_symbols_reg_n_7_[0]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(1),
      Q => \int_num_nonzero_symbols_reg_n_7_[1]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(2),
      Q => \int_num_nonzero_symbols_reg_n_7_[2]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(3),
      Q => \int_num_nonzero_symbols_reg_n_7_[3]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(4),
      Q => \int_num_nonzero_symbols_reg_n_7_[4]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(5),
      Q => \int_num_nonzero_symbols_reg_n_7_[5]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(6),
      Q => \int_num_nonzero_symbols_reg_n_7_[6]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(7),
      Q => \int_num_nonzero_symbols_reg_n_7_[7]\,
      R => SS(0)
    );
\int_num_nonzero_symbols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => num_nonzero_symbols(8),
      Q => \int_num_nonzero_symbols_reg_n_7_[8]\,
      R => SS(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_7,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_7_[0]\,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45404540FFFF0000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => \int_num_nonzero_symbols_ap_vld__0\,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_num_nonzero_symbols_reg_n_7_[0]\,
      I4 => \rdata[0]_i_2_n_7\,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[0]_i_1_n_7\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_7_[0]\,
      I1 => \int_ier_reg_n_7_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => int_gie_reg_n_7,
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => \^loop_read_stream_pro_u0_ap_start\,
      O => \rdata[0]_i_2_n_7\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_7\,
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \int_num_nonzero_symbols_reg_n_7_[1]\,
      O => \rdata[1]_i_1_n_7\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5510441011100010"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => data0(1),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \int_ier_reg_n_7_[1]\,
      I5 => p_1_in,
      O => \rdata[1]_i_2_n_7\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => data0(2),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \int_num_nonzero_symbols_reg_n_7_[2]\,
      O => \rdata[2]_i_1_n_7\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => data0(3),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \int_num_nonzero_symbols_reg_n_7_[3]\,
      O => \rdata[3]_i_1_n_7\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg_n_7_[4]\,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[4]_i_1_n_7\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg_n_7_[5]\,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[5]_i_1_n_7\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg_n_7_[6]\,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[6]_i_1_n_7\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[7]_i_1_n_7\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => data0(7),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \int_num_nonzero_symbols_reg_n_7_[7]\,
      O => \rdata[7]_i_2_n_7\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[8]_i_1_n_7\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_num_nonzero_symbols_reg_n_7_[8]\,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[8]_i_3_n_7\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(0),
      R => \rdata[7]_i_1_n_7\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(1),
      R => \rdata[7]_i_1_n_7\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(2),
      R => \rdata[7]_i_1_n_7\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(3),
      R => \rdata[7]_i_1_n_7\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(4),
      R => \rdata[8]_i_1_n_7\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(5),
      R => \rdata[8]_i_1_n_7\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_7\,
      Q => s_axi_AXILiteS_RDATA(6),
      R => \rdata[8]_i_1_n_7\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_2_n_7\,
      Q => s_axi_AXILiteS_RDATA(7),
      R => \rdata[7]_i_1_n_7\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_3_n_7\,
      Q => s_axi_AXILiteS_RDATA(8),
      R => \rdata[8]_i_1_n_7\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_7_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_7_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_7_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_7_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_7_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_codeword_U0_codeword_length_histogram_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram : entity is "huffman_encoding_Aem_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "truncated_length_his_1_U/huffman_encoding_Aem_memcore_U/huffman_encoding_Aem_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 10) => B"1110",
      ADDRBWRADDR(9 downto 4) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => ram_reg_0(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_1(0),
      ENBWREN => create_codeword_U0_codeword_length_histogram_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram_31 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    compute_bit_length_U0_length_histogram_V_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    length_histogram_V_d0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram_31 : entity is "huffman_encoding_Aem_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram_31;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram_31 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "length_histogram_V_U/huffman_encoding_Aem_memcore_U/huffman_encoding_Aem_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 896;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"111",
      ADDRARDADDR(10 downto 4) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 11) => B"111",
      ADDRBWRADDR(10 downto 4) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => length_histogram_V_d0(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => compute_bit_length_U0_length_histogram_V_we0,
      ENBWREN => Q(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_199_p2 : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_066_0_i_i_reg_127_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_output_length_histogram1_V_ce0 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \t_V_5_reg_151_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_iptr : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    \ram_reg_i_90__0_0\ : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_i_51__2_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_reg_i_91__0_0\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[1]\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \t_V_5_reg_151_reg[1]_0\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[4]\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[6]\ : in STD_LOGIC;
    icmp_ln879_reg_273 : in STD_LOGIC;
    prev_tptr : in STD_LOGIC;
    \t_V_5_reg_151_reg[7]\ : in STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_d1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram : entity is "huffman_encoding_Bew_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram is
  signal \^diadi\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_ce0[1]_4\ : STD_LOGIC;
  signal \buf_q0[1]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buf_q1[1]_3\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \i1_0_reg_166[5]_i_4_n_7\ : STD_LOGIC;
  signal \i1_0_reg_166[5]_i_5_n_7\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ram_reg_i_106__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_107__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_108__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_109__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_112__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_113__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_15__12_n_7\ : STD_LOGIC;
  signal \ram_reg_i_16__5_n_7\ : STD_LOGIC;
  signal \ram_reg_i_17__11_n_7\ : STD_LOGIC;
  signal \ram_reg_i_18__11_n_7\ : STD_LOGIC;
  signal \ram_reg_i_19__11_n_7\ : STD_LOGIC;
  signal \ram_reg_i_20__11_n_7\ : STD_LOGIC;
  signal \ram_reg_i_21__10_n_7\ : STD_LOGIC;
  signal \ram_reg_i_22__10_n_7\ : STD_LOGIC;
  signal \ram_reg_i_23__9_n_7\ : STD_LOGIC;
  signal \ram_reg_i_24__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_25__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_26__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_28__8_n_7\ : STD_LOGIC;
  signal \ram_reg_i_30__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_31__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_32__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_87__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_88__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_89__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_90__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_91__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_95__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_99__0_n_7\ : STD_LOGIC;
  signal \t_V_5_reg_151[2]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_5_reg_151[7]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_5_reg_151[8]_i_5_n_7\ : STD_LOGIC;
  signal truncate_tree_U0_output_length_histogram1_V_d0 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal truncated_length_his_i_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal truncated_length_his_t_q0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_3\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_4\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_5\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_6\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_7\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \i1_0_reg_166[5]_i_6\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \i1_0_reg_166[5]_i_7\ : label is "soft_lutpair830";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[1].huffman_encoding_Bew_memcore_U/huffman_encoding_Bew_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
  attribute SOFT_HLUTNM of ram_reg_i_58 : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of ram_reg_i_59 : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \t_V_5_reg_151[0]_i_2\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \t_V_5_reg_151[2]_i_2\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \t_V_5_reg_151[2]_i_4\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \t_V_5_reg_151[4]_i_2\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \t_V_5_reg_151[4]_i_3\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \t_V_5_reg_151[6]_i_2\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \t_V_5_reg_151[6]_i_3\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \t_V_5_reg_151[7]_i_2\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \t_V_5_reg_151[8]_i_3\ : label is "soft_lutpair826";
begin
  DIADI(8 downto 0) <= \^diadi\(8 downto 0);
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3(0) <= \^ram_reg_3\(0);
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => \t_V_5_reg_151_reg[1]_0\,
      I2 => icmp_ln879_reg_273,
      I3 => \ap_CS_fsm_reg[5]\(1),
      O => D(0)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFFFFFAEEFA"
    )
        port map (
      I0 => \t_V_5_reg_151[2]_i_3_n_7\,
      I1 => \^dobdo\(1),
      I2 => \t_V_5_reg_151_reg[8]\(2),
      I3 => prev_tptr,
      I4 => \^dobdo\(0),
      I5 => \t_V_5_reg_151_reg[8]\(1),
      O => \^ram_reg_2\
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => truncated_length_his_i_q0(7),
      I1 => \i1_0_reg_166[5]_i_5_n_7\,
      I2 => truncated_length_his_i_q0(6),
      I3 => truncated_length_his_i_q0(8),
      I4 => truncated_length_his_i_q0(4),
      I5 => truncated_length_his_i_q0(5),
      O => grp_fu_199_p2
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \t_V_5_reg_151_reg[8]\(7),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(7)
    );
\ap_CS_fsm[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \t_V_5_reg_151_reg[8]\(6),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(6)
    );
\ap_CS_fsm[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \t_V_5_reg_151_reg[8]\(8),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(8)
    );
\ap_CS_fsm[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \t_V_5_reg_151_reg[8]\(4),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(4)
    );
\ap_CS_fsm[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \t_V_5_reg_151_reg[8]\(5),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(5)
    );
\i1_0_reg_166[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000200000202"
    )
        port map (
      I0 => ram_reg_14(0),
      I1 => \i1_0_reg_166[5]_i_4_n_7\,
      I2 => \i1_0_reg_166[5]_i_5_n_7\,
      I3 => \^dobdo\(6),
      I4 => \t_V_5_reg_151_reg[8]\(7),
      I5 => prev_iptr,
      O => E(0)
    );
\i1_0_reg_166[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFA"
    )
        port map (
      I0 => truncated_length_his_i_q0(6),
      I1 => \^dobdo\(7),
      I2 => \t_V_5_reg_151_reg[8]\(8),
      I3 => prev_iptr,
      I4 => truncated_length_his_i_q0(4),
      I5 => truncated_length_his_i_q0(5),
      O => \i1_0_reg_166[5]_i_4_n_7\
    );
\i1_0_reg_166[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFFEE"
    )
        port map (
      I0 => truncated_length_his_i_q0(2),
      I1 => truncated_length_his_i_q0(3),
      I2 => \buf_q0[1]_2\(0),
      I3 => \t_V_5_reg_151_reg[8]\(0),
      I4 => prev_iptr,
      I5 => truncated_length_his_i_q0(1),
      O => \i1_0_reg_166[5]_i_5_n_7\
    );
\i1_0_reg_166[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \t_V_5_reg_151_reg[8]\(2),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(2)
    );
\i1_0_reg_166[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \t_V_5_reg_151_reg[8]\(3),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(3)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9 downto 4) => ram_reg_7(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 4) => ADDRBWRADDR(5 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8) => \ram_reg_i_15__12_n_7\,
      DIADI(7) => \ram_reg_i_16__5_n_7\,
      DIADI(6) => \ram_reg_i_17__11_n_7\,
      DIADI(5) => \ram_reg_i_18__11_n_7\,
      DIADI(4) => \ram_reg_i_19__11_n_7\,
      DIADI(3) => \ram_reg_i_20__11_n_7\,
      DIADI(2) => \ram_reg_i_21__10_n_7\,
      DIADI(1) => \ram_reg_i_22__10_n_7\,
      DIADI(0) => \ram_reg_i_23__9_n_7\,
      DIBDI(15 downto 9) => B"0000000",
      DIBDI(8) => \ram_reg_i_24__4_n_7\,
      DIBDI(7) => \ram_reg_i_25__4_n_7\,
      DIBDI(6) => \ram_reg_i_26__4_n_7\,
      DIBDI(5) => ram_reg_8(1),
      DIBDI(4) => \ram_reg_i_28__8_n_7\,
      DIBDI(3) => ram_reg_8(0),
      DIBDI(2) => \ram_reg_i_30__6_n_7\,
      DIBDI(1) => \ram_reg_i_31__6_n_7\,
      DIBDI(0) => \ram_reg_i_32__6_n_7\,
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8) => \buf_q1[1]_3\(8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 1) => \^dobdo\(7 downto 0),
      DOBDO(0) => \buf_q0[1]_2\(0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_6,
      ENBWREN => \buf_ce0[1]_4\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_9(0),
      WEA(0) => ram_reg_9(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => ram_reg_10(0),
      WEBWE(0) => ram_reg_10(0)
    );
\ram_reg_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^diadi\(6),
      I1 => \^diadi\(4),
      I2 => \^diadi\(2),
      I3 => \^diadi\(1),
      I4 => \^diadi\(3),
      I5 => \^diadi\(5),
      O => \ram_reg_i_106__0_n_7\
    );
\ram_reg_i_107__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => truncated_length_his_i_q0(5),
      I1 => truncated_length_his_i_q0(3),
      I2 => truncated_length_his_i_q0(1),
      I3 => truncated_length_his_i_q0(2),
      I4 => truncated_length_his_i_q0(4),
      I5 => truncated_length_his_i_q0(6),
      O => \ram_reg_i_107__0_n_7\
    );
\ram_reg_i_108__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEEFEE"
    )
        port map (
      I0 => truncated_length_his_i_q0(4),
      I1 => \ram_reg_i_90__0_0\,
      I2 => prev_iptr,
      I3 => \t_V_5_reg_151_reg[8]\(3),
      I4 => \^dobdo\(2),
      I5 => truncated_length_his_i_q0(5),
      O => \ram_reg_i_108__0_n_7\
    );
\ram_reg_i_109__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => prev_iptr,
      I1 => ram_reg_18(5),
      I2 => \^doado\(5),
      I3 => \^diadi\(3),
      I4 => \ram_reg_i_91__0_0\,
      I5 => \^diadi\(4),
      O => \ram_reg_i_109__0_n_7\
    );
\ram_reg_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(0),
      I1 => ram_reg_18(0),
      I2 => prev_iptr,
      O => \^diadi\(0)
    );
\ram_reg_i_112__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \t_V_5_reg_151_reg[8]\(2),
      I2 => truncated_length_his_i_q0(1),
      I3 => prev_iptr,
      I4 => \t_V_5_reg_151_reg[8]\(3),
      I5 => \^dobdo\(2),
      O => \ram_reg_i_112__0_n_7\
    );
\ram_reg_i_113__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => ram_reg_18(3),
      I1 => \^doado\(3),
      I2 => \^diadi\(1),
      I3 => \^doado\(2),
      I4 => ram_reg_18(2),
      I5 => prev_iptr,
      O => \ram_reg_i_113__0_n_7\
    );
\ram_reg_i_15__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(8),
      I1 => ram_reg_13,
      O => \ram_reg_i_15__12_n_7\
    );
\ram_reg_i_16__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(7),
      I1 => ram_reg_13,
      O => \ram_reg_i_16__5_n_7\
    );
\ram_reg_i_17__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(6),
      I1 => ram_reg_13,
      O => \ram_reg_i_17__11_n_7\
    );
\ram_reg_i_18__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(5),
      I1 => ram_reg_13,
      O => \ram_reg_i_18__11_n_7\
    );
\ram_reg_i_19__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(4),
      I1 => ram_reg_13,
      O => \ram_reg_i_19__11_n_7\
    );
ram_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      I1 => ram_reg_11,
      I2 => ram_reg_12,
      I3 => \ap_CS_fsm_reg[5]\(0),
      I4 => ram_reg_13,
      O => \buf_ce0[1]_4\
    );
\ram_reg_i_20__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(3),
      I1 => ram_reg_13,
      O => \ram_reg_i_20__11_n_7\
    );
\ram_reg_i_21__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(2),
      I1 => ram_reg_13,
      O => \ram_reg_i_21__10_n_7\
    );
\ram_reg_i_22__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(1),
      I1 => ram_reg_13,
      O => \ram_reg_i_22__10_n_7\
    );
\ram_reg_i_23__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d1(0),
      I1 => ram_reg_13,
      O => \ram_reg_i_23__9_n_7\
    );
\ram_reg_i_24__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(8),
      I1 => ram_reg_13,
      O => DIBDI(6)
    );
\ram_reg_i_24__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(8),
      I1 => ram_reg_13,
      O => \ram_reg_i_24__4_n_7\
    );
\ram_reg_i_25__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(7),
      I1 => ram_reg_13,
      O => DIBDI(5)
    );
\ram_reg_i_25__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(7),
      I1 => ram_reg_13,
      O => \ram_reg_i_25__4_n_7\
    );
\ram_reg_i_26__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(6),
      I1 => ram_reg_13,
      O => DIBDI(4)
    );
\ram_reg_i_26__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(6),
      I1 => ram_reg_13,
      O => \ram_reg_i_26__4_n_7\
    );
\ram_reg_i_28__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(4),
      I1 => ram_reg_13,
      O => DIBDI(3)
    );
\ram_reg_i_28__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(4),
      I1 => ram_reg_13,
      O => \ram_reg_i_28__8_n_7\
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_3\(8),
      I1 => ram_reg_18(8),
      I2 => prev_iptr,
      O => \^diadi\(8)
    );
\ram_reg_i_30__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(2),
      I1 => ram_reg_13,
      O => DIBDI(2)
    );
\ram_reg_i_30__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(2),
      I1 => ram_reg_13,
      O => \ram_reg_i_30__6_n_7\
    );
\ram_reg_i_31__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002EFF2E"
    )
        port map (
      I0 => \ram_reg_i_51__2_0\(1),
      I1 => ram_reg_14(1),
      I2 => \^diadi\(1),
      I3 => ram_reg_14(2),
      I4 => truncated_length_his_i_q0(1),
      I5 => ram_reg_13,
      O => DIBDI(1)
    );
\ram_reg_i_31__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002EFF2E00000000"
    )
        port map (
      I0 => \ram_reg_i_51__2_0\(1),
      I1 => ram_reg_14(1),
      I2 => \^diadi\(1),
      I3 => ram_reg_14(2),
      I4 => truncated_length_his_i_q0(1),
      I5 => ram_reg_13,
      O => \ram_reg_i_31__6_n_7\
    );
\ram_reg_i_32__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \ram_reg_i_51__2_0\(0),
      I1 => ram_reg_14(1),
      I2 => \^diadi\(0),
      I3 => ram_reg_14(2),
      I4 => truncated_length_his_i_q0(0),
      I5 => ram_reg_13,
      O => DIBDI(0)
    );
\ram_reg_i_32__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E200000000"
    )
        port map (
      I0 => \ram_reg_i_51__2_0\(0),
      I1 => ram_reg_14(1),
      I2 => \^diadi\(0),
      I3 => ram_reg_14(2),
      I4 => truncated_length_his_i_q0(0),
      I5 => ram_reg_13,
      O => \ram_reg_i_32__6_n_7\
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(7),
      I1 => ram_reg_18(7),
      I2 => prev_iptr,
      O => \^diadi\(7)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(6),
      I1 => ram_reg_18(6),
      I2 => prev_iptr,
      O => \^diadi\(6)
    );
\ram_reg_i_51__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_87__0_n_7\,
      I1 => \ram_reg_i_88__0_n_7\,
      O => truncate_tree_U0_output_length_histogram1_V_d0(8),
      S => ram_reg_14(2)
    );
\ram_reg_i_52__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_89__0_n_7\,
      I1 => \ram_reg_i_90__0_n_7\,
      O => truncate_tree_U0_output_length_histogram1_V_d0(7),
      S => ram_reg_14(2)
    );
\ram_reg_i_53__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_91__0_n_7\,
      I1 => ram_reg_17,
      O => truncate_tree_U0_output_length_histogram1_V_d0(6),
      S => ram_reg_14(2)
    );
\ram_reg_i_55__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_95__0_n_7\,
      I1 => ram_reg_16,
      O => truncate_tree_U0_output_length_histogram1_V_d0(4),
      S => ram_reg_14(2)
    );
\ram_reg_i_57__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_99__0_n_7\,
      I1 => ram_reg_15,
      O => truncate_tree_U0_output_length_histogram1_V_d0(2),
      S => ram_reg_14(2)
    );
ram_reg_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \t_V_5_reg_151_reg[8]\(1),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(1)
    );
ram_reg_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_2\(0),
      I1 => \t_V_5_reg_151_reg[8]\(0),
      I2 => prev_iptr,
      O => truncated_length_his_i_q0(0)
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(5),
      I1 => ram_reg_18(5),
      I2 => prev_iptr,
      O => \^diadi\(5)
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(4),
      I1 => ram_reg_18(4),
      I2 => prev_iptr,
      O => \^diadi\(4)
    );
\ram_reg_i_70__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0AFC0C0CFCF"
    )
        port map (
      I0 => \buf_q1[1]_3\(8),
      I1 => ram_reg_18(8),
      I2 => ram_reg_14(2),
      I3 => \^dobdo\(7),
      I4 => \t_V_5_reg_151_reg[8]\(8),
      I5 => prev_iptr,
      O => ram_reg_0(0)
    );
\ram_reg_i_75__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0AFC0C0CFCF"
    )
        port map (
      I0 => \^doado\(7),
      I1 => ram_reg_18(7),
      I2 => ram_reg_14(2),
      I3 => \^dobdo\(6),
      I4 => \t_V_5_reg_151_reg[8]\(7),
      I5 => prev_iptr,
      O => ram_reg_1(3)
    );
\ram_reg_i_76__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0AFC0C0CFCF"
    )
        port map (
      I0 => \^doado\(6),
      I1 => ram_reg_18(6),
      I2 => ram_reg_14(2),
      I3 => \^dobdo\(5),
      I4 => \t_V_5_reg_151_reg[8]\(6),
      I5 => prev_iptr,
      O => ram_reg_1(2)
    );
\ram_reg_i_77__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0AFC0C0CFCF"
    )
        port map (
      I0 => \^doado\(5),
      I1 => ram_reg_18(5),
      I2 => ram_reg_14(2),
      I3 => \^dobdo\(4),
      I4 => \t_V_5_reg_151_reg[8]\(5),
      I5 => prev_iptr,
      O => ram_reg_1(1)
    );
\ram_reg_i_78__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0AFC0C0CFCF"
    )
        port map (
      I0 => \^doado\(4),
      I1 => ram_reg_18(4),
      I2 => ram_reg_14(2),
      I3 => \^dobdo\(3),
      I4 => \t_V_5_reg_151_reg[8]\(4),
      I5 => prev_iptr,
      O => ram_reg_1(0)
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(3),
      I1 => ram_reg_18(3),
      I2 => prev_iptr,
      O => \^diadi\(3)
    );
\ram_reg_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0AFC0C0CFCF"
    )
        port map (
      I0 => \^doado\(3),
      I1 => ram_reg_18(3),
      I2 => ram_reg_14(2),
      I3 => \^dobdo\(2),
      I4 => \t_V_5_reg_151_reg[8]\(3),
      I5 => prev_iptr,
      O => S(3)
    );
\ram_reg_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0AFC0C0CFCF"
    )
        port map (
      I0 => \^doado\(2),
      I1 => ram_reg_18(2),
      I2 => ram_reg_14(2),
      I3 => \^dobdo\(1),
      I4 => \t_V_5_reg_151_reg[8]\(2),
      I5 => prev_iptr,
      O => S(2)
    );
\ram_reg_i_85__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AFA0AFC0C0CFCF"
    )
        port map (
      I0 => \^doado\(1),
      I1 => ram_reg_18(1),
      I2 => ram_reg_14(2),
      I3 => \^dobdo\(0),
      I4 => \t_V_5_reg_151_reg[8]\(1),
      I5 => prev_iptr,
      O => S(1)
    );
\ram_reg_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F505F30303F3F"
    )
        port map (
      I0 => \^doado\(0),
      I1 => ram_reg_18(0),
      I2 => ram_reg_14(2),
      I3 => \buf_q0[1]_2\(0),
      I4 => \t_V_5_reg_151_reg[8]\(0),
      I5 => prev_iptr,
      O => S(0)
    );
\ram_reg_i_87__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \ram_reg_i_106__0_n_7\,
      I1 => \^diadi\(7),
      I2 => \^diadi\(8),
      I3 => ram_reg_14(1),
      I4 => \ram_reg_i_51__2_0\(6),
      O => \ram_reg_i_87__0_n_7\
    );
\ram_reg_i_88__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFA0305FC0503"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \t_V_5_reg_151_reg[8]\(7),
      I2 => \ram_reg_i_107__0_n_7\,
      I3 => prev_iptr,
      I4 => \t_V_5_reg_151_reg[8]\(8),
      I5 => \^dobdo\(7),
      O => \ram_reg_i_88__0_n_7\
    );
\ram_reg_i_89__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AFFFF569A0000"
    )
        port map (
      I0 => \ram_reg_i_106__0_n_7\,
      I1 => prev_iptr,
      I2 => ram_reg_18(7),
      I3 => \^doado\(7),
      I4 => ram_reg_14(1),
      I5 => \ram_reg_i_51__2_0\(5),
      O => \ram_reg_i_89__0_n_7\
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(2),
      I1 => ram_reg_18(2),
      I2 => prev_iptr,
      O => \^diadi\(2)
    );
\ram_reg_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFA0305FC0503"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \t_V_5_reg_151_reg[8]\(6),
      I2 => \ram_reg_i_108__0_n_7\,
      I3 => prev_iptr,
      I4 => \t_V_5_reg_151_reg[8]\(7),
      I5 => \^dobdo\(6),
      O => \ram_reg_i_90__0_n_7\
    );
\ram_reg_i_91__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AFFFF569A0000"
    )
        port map (
      I0 => \ram_reg_i_109__0_n_7\,
      I1 => prev_iptr,
      I2 => ram_reg_18(6),
      I3 => \^doado\(6),
      I4 => ram_reg_14(1),
      I5 => \ram_reg_i_51__2_0\(4),
      O => \ram_reg_i_91__0_n_7\
    );
\ram_reg_i_94__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFA0305FC0503"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \t_V_5_reg_151_reg[8]\(4),
      I2 => \ram_reg_i_112__0_n_7\,
      I3 => prev_iptr,
      I4 => \t_V_5_reg_151_reg[8]\(5),
      I5 => \^dobdo\(4),
      O => ram_reg_5
    );
\ram_reg_i_95__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AFFFF569A0000"
    )
        port map (
      I0 => \ram_reg_i_113__0_n_7\,
      I1 => prev_iptr,
      I2 => ram_reg_18(4),
      I3 => \^doado\(4),
      I4 => ram_reg_14(1),
      I5 => \ram_reg_i_51__2_0\(3),
      O => \ram_reg_i_95__0_n_7\
    );
\ram_reg_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFA0305FC0503"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \t_V_5_reg_151_reg[8]\(2),
      I2 => truncated_length_his_i_q0(1),
      I3 => prev_iptr,
      I4 => \t_V_5_reg_151_reg[8]\(3),
      I5 => \^dobdo\(2),
      O => ram_reg_4
    );
\ram_reg_i_99__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AFFFF569A0000"
    )
        port map (
      I0 => \^diadi\(1),
      I1 => prev_iptr,
      I2 => ram_reg_18(2),
      I3 => \^doado\(2),
      I4 => ram_reg_14(1),
      I5 => \ram_reg_i_51__2_0\(2),
      O => \ram_reg_i_99__0_n_7\
    );
\ram_reg_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(1),
      I1 => ram_reg_18(1),
      I2 => prev_iptr,
      O => \^diadi\(1)
    );
\t_V_5_reg_151[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_2\(0),
      I1 => \t_V_5_reg_151_reg[8]\(0),
      I2 => prev_tptr,
      O => \^ram_reg_3\(0)
    );
\t_V_5_reg_151[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(1),
      I2 => \t_V_5_reg_151[2]_i_3_n_7\,
      I3 => truncated_length_his_t_q0(2),
      I4 => \t_V_5_reg_151_reg[8]_0\(0),
      I5 => \t_V_5_reg_151_reg[1]_0\,
      O => \p_066_0_i_i_reg_127_reg[8]\(0)
    );
\t_V_5_reg_151[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(2),
      I2 => \t_V_5_reg_151[2]_i_3_n_7\,
      I3 => truncated_length_his_t_q0(1),
      I4 => \t_V_5_reg_151_reg[8]_0\(1),
      I5 => \t_V_5_reg_151_reg[1]_0\,
      O => \p_066_0_i_i_reg_127_reg[8]\(1)
    );
\t_V_5_reg_151[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \t_V_5_reg_151_reg[8]\(2),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(2)
    );
\t_V_5_reg_151[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAFFCAC"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \t_V_5_reg_151_reg[8]\(8),
      I2 => prev_tptr,
      I3 => \^dobdo\(6),
      I4 => \t_V_5_reg_151_reg[8]\(7),
      I5 => \^ram_reg_3\(0),
      O => \t_V_5_reg_151[2]_i_3_n_7\
    );
\t_V_5_reg_151[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \t_V_5_reg_151_reg[8]\(1),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(1)
    );
\t_V_5_reg_151[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(3),
      I2 => \^ram_reg_2\,
      I3 => truncated_length_his_t_q0(4),
      I4 => \t_V_5_reg_151_reg[8]_0\(2),
      I5 => \t_V_5_reg_151_reg[4]\,
      O => \p_066_0_i_i_reg_127_reg[8]\(2)
    );
\t_V_5_reg_151[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(4),
      I2 => \^ram_reg_2\,
      I3 => truncated_length_his_t_q0(3),
      I4 => \t_V_5_reg_151_reg[8]_0\(3),
      I5 => \t_V_5_reg_151_reg[4]\,
      O => \p_066_0_i_i_reg_127_reg[8]\(3)
    );
\t_V_5_reg_151[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \t_V_5_reg_151_reg[8]\(4),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(4)
    );
\t_V_5_reg_151[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \t_V_5_reg_151_reg[8]\(3),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(3)
    );
\t_V_5_reg_151[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(5),
      I2 => \^ram_reg_2\,
      I3 => truncated_length_his_t_q0(6),
      I4 => \t_V_5_reg_151_reg[8]_0\(4),
      I5 => \t_V_5_reg_151_reg[6]\,
      O => \p_066_0_i_i_reg_127_reg[8]\(4)
    );
\t_V_5_reg_151[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[1]\,
      I1 => truncated_length_his_t_q0(6),
      I2 => \^ram_reg_2\,
      I3 => truncated_length_his_t_q0(5),
      I4 => \t_V_5_reg_151_reg[8]_0\(5),
      I5 => \t_V_5_reg_151_reg[6]\,
      O => \p_066_0_i_i_reg_127_reg[8]\(5)
    );
\t_V_5_reg_151[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \t_V_5_reg_151_reg[8]\(6),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(6)
    );
\t_V_5_reg_151[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \t_V_5_reg_151_reg[8]\(5),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(5)
    );
\t_V_5_reg_151[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABA0030AABA"
    )
        port map (
      I0 => truncated_length_his_t_q0(7),
      I1 => \t_V_5_reg_151_reg[7]\,
      I2 => \t_V_5_reg_151[7]_i_3_n_7\,
      I3 => \t_V_5_reg_151_reg[1]_0\,
      I4 => \t_V_5_reg_151_reg[1]\,
      I5 => \t_V_5_reg_151_reg[8]_0\(6),
      O => \p_066_0_i_i_reg_127_reg[8]\(6)
    );
\t_V_5_reg_151[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \t_V_5_reg_151_reg[8]\(7),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(7)
    );
\t_V_5_reg_151[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050035300000000"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \t_V_5_reg_151_reg[8]\(8),
      I2 => prev_tptr,
      I3 => \buf_q0[1]_2\(0),
      I4 => \t_V_5_reg_151_reg[8]\(0),
      I5 => \t_V_5_reg_151_reg[8]_0\(6),
      O => \t_V_5_reg_151[7]_i_3_n_7\
    );
\t_V_5_reg_151[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAABA0030AABA"
    )
        port map (
      I0 => truncated_length_his_t_q0(8),
      I1 => \t_V_5_reg_151_reg[7]\,
      I2 => \t_V_5_reg_151[8]_i_5_n_7\,
      I3 => \t_V_5_reg_151_reg[1]_0\,
      I4 => \t_V_5_reg_151_reg[1]\,
      I5 => \t_V_5_reg_151_reg[8]_0\(7),
      O => \p_066_0_i_i_reg_127_reg[8]\(7)
    );
\t_V_5_reg_151[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \t_V_5_reg_151_reg[8]\(8),
      I2 => prev_tptr,
      O => truncated_length_his_t_q0(8)
    );
\t_V_5_reg_151[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050035300000000"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \t_V_5_reg_151_reg[8]\(7),
      I2 => prev_tptr,
      I3 => \buf_q0[1]_2\(0),
      I4 => \t_V_5_reg_151_reg[8]\(0),
      I5 => \t_V_5_reg_151_reg[8]_0\(7),
      O => \t_V_5_reg_151[8]_i_5_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram_13 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_d1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \p_066_0_i_i_reg_127_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    \iptr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_output_length_histogram1_V_ce0 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    \t_V_5_reg_151_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prev_iptr : in STD_LOGIC;
    \ram_reg_i_49__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_54__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_18 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_5_reg_151_reg[0]_0\ : in STD_LOGIC;
    truncated_length_his_t_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_5_reg_151_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prev_tptr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram_13 : entity is "huffman_encoding_Bew_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram_13;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram_13 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_ce0[0]_5\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC;
  signal \^ram_reg_1\ : STD_LOGIC;
  signal \^ram_reg_2\ : STD_LOGIC;
  signal \^ram_reg_3\ : STD_LOGIC;
  signal \^ram_reg_4\ : STD_LOGIC;
  signal \ram_reg_i_110__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_111__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_15__13_n_7\ : STD_LOGIC;
  signal \ram_reg_i_16__6_n_7\ : STD_LOGIC;
  signal \ram_reg_i_17__12_n_7\ : STD_LOGIC;
  signal \ram_reg_i_18__12_n_7\ : STD_LOGIC;
  signal \ram_reg_i_19__12_n_7\ : STD_LOGIC;
  signal \ram_reg_i_20__12_n_7\ : STD_LOGIC;
  signal \ram_reg_i_21__11_n_7\ : STD_LOGIC;
  signal \ram_reg_i_22__11_n_7\ : STD_LOGIC;
  signal \ram_reg_i_23__10_n_7\ : STD_LOGIC;
  signal \ram_reg_i_27__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_29__7_n_7\ : STD_LOGIC;
  signal \ram_reg_i_49__2_n_10\ : STD_LOGIC;
  signal \ram_reg_i_49__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_49__2_n_8\ : STD_LOGIC;
  signal \ram_reg_i_49__2_n_9\ : STD_LOGIC;
  signal \ram_reg_i_50__2_n_10\ : STD_LOGIC;
  signal \ram_reg_i_50__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_50__2_n_8\ : STD_LOGIC;
  signal \ram_reg_i_50__2_n_9\ : STD_LOGIC;
  signal \ram_reg_i_93__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_97__0_n_7\ : STD_LOGIC;
  signal \t_V_5_reg_151[0]_i_3_n_7\ : STD_LOGIC;
  signal \truncate_tree_U0/p_1_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal truncate_tree_U0_output_length_histogram1_V_d0 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \^truncate_tree_u0_output_length_histogram1_v_d1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ram_reg_i_48__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_48__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[0].huffman_encoding_Bew_memcore_U/huffman_encoding_Bew_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 960;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_i_48__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_i_49__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_i_50__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  DOADO(8 downto 0) <= \^doado\(8 downto 0);
  DOBDO(8 downto 0) <= \^dobdo\(8 downto 0);
  ram_reg_0 <= \^ram_reg_0\;
  ram_reg_1 <= \^ram_reg_1\;
  ram_reg_2 <= \^ram_reg_2\;
  ram_reg_3 <= \^ram_reg_3\;
  ram_reg_4 <= \^ram_reg_4\;
  truncate_tree_U0_output_length_histogram1_V_d1(8 downto 0) <= \^truncate_tree_u0_output_length_histogram1_v_d1\(8 downto 0);
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAFFCAC"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[0]\(3),
      I1 => \^dobdo\(4),
      I2 => prev_tptr,
      I3 => \t_V_5_reg_151_reg[0]\(2),
      I4 => \^dobdo\(3),
      I5 => \^ram_reg_4\,
      O => \^ram_reg_2\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"1111",
      ADDRARDADDR(9 downto 4) => ADDRARDADDR(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 10) => B"1111",
      ADDRBWRADDR(9 downto 4) => ram_reg_10(5 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8) => \ram_reg_i_15__13_n_7\,
      DIADI(7) => \ram_reg_i_16__6_n_7\,
      DIADI(6) => \ram_reg_i_17__12_n_7\,
      DIADI(5) => \ram_reg_i_18__12_n_7\,
      DIADI(4) => \ram_reg_i_19__12_n_7\,
      DIADI(3) => \ram_reg_i_20__12_n_7\,
      DIADI(2) => \ram_reg_i_21__11_n_7\,
      DIADI(1) => \ram_reg_i_22__11_n_7\,
      DIADI(0) => \ram_reg_i_23__10_n_7\,
      DIBDI(15 downto 9) => B"0000000",
      DIBDI(8 downto 6) => DIBDI(6 downto 4),
      DIBDI(5) => \ram_reg_i_27__3_n_7\,
      DIBDI(4) => DIBDI(3),
      DIBDI(3) => \ram_reg_i_29__7_n_7\,
      DIBDI(2 downto 0) => DIBDI(2 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => \^doado\(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => \^dobdo\(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_9,
      ENBWREN => \buf_ce0[0]_5\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_i_100__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC53A35"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \t_V_5_reg_151_reg[0]\(0),
      I2 => prev_iptr,
      I3 => \^dobdo\(2),
      I4 => \t_V_5_reg_151_reg[0]\(1),
      O => ram_reg_6
    );
\ram_reg_i_110__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFFFAFC"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[0]\(2),
      I1 => \^dobdo\(3),
      I2 => \^ram_reg_0\,
      I3 => prev_iptr,
      I4 => \^dobdo\(4),
      I5 => \t_V_5_reg_151_reg[0]\(3),
      O => \ram_reg_i_110__0_n_7\
    );
\ram_reg_i_111__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \ram_reg_i_49__2_0\(4),
      I2 => \^ram_reg_1\,
      I3 => \ram_reg_i_49__2_0\(3),
      I4 => \^doado\(3),
      I5 => prev_iptr,
      O => \ram_reg_i_111__0_n_7\
    );
\ram_reg_i_114__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \t_V_5_reg_151_reg[0]\(0),
      I2 => prev_iptr,
      I3 => \^dobdo\(2),
      I4 => \t_V_5_reg_151_reg[0]\(1),
      O => \^ram_reg_0\
    );
\ram_reg_i_115__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00A00"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \ram_reg_i_49__2_0\(2),
      I2 => prev_iptr,
      I3 => \^doado\(1),
      I4 => \ram_reg_i_49__2_0\(1),
      O => \^ram_reg_1\
    );
\ram_reg_i_15__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_d1\(8),
      I1 => ram_reg_14,
      O => \ram_reg_i_15__13_n_7\
    );
\ram_reg_i_16__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_d1\(7),
      I1 => ram_reg_14,
      O => \ram_reg_i_16__6_n_7\
    );
\ram_reg_i_17__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_d1\(6),
      I1 => ram_reg_14,
      O => \ram_reg_i_17__12_n_7\
    );
\ram_reg_i_18__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_d1\(5),
      I1 => ram_reg_14,
      O => \ram_reg_i_18__12_n_7\
    );
\ram_reg_i_19__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_d1\(4),
      I1 => ram_reg_14,
      O => \ram_reg_i_19__12_n_7\
    );
\ram_reg_i_20__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_d1\(3),
      I1 => ram_reg_14,
      O => \ram_reg_i_20__12_n_7\
    );
\ram_reg_i_21__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_d1\(2),
      I1 => ram_reg_14,
      O => \ram_reg_i_21__11_n_7\
    );
\ram_reg_i_22__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_d1\(1),
      I1 => ram_reg_14,
      O => \ram_reg_i_22__11_n_7\
    );
\ram_reg_i_23__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_d1\(0),
      I1 => ram_reg_14,
      O => \ram_reg_i_23__10_n_7\
    );
\ram_reg_i_27__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(5),
      I1 => ram_reg_14,
      O => \ram_reg_i_27__3_n_7\
    );
\ram_reg_i_27__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(5),
      I1 => ram_reg_14,
      O => \iptr_reg[0]\(1)
    );
\ram_reg_i_29__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(3),
      I1 => ram_reg_14,
      O => \ram_reg_i_29__7_n_7\
    );
\ram_reg_i_29__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_d0(3),
      I1 => ram_reg_14,
      O => \iptr_reg[0]\(0)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4040FF00"
    )
        port map (
      I0 => ram_reg_11,
      I1 => ram_reg_12,
      I2 => ram_reg_13(0),
      I3 => truncate_tree_U0_output_length_histogram1_V_ce0,
      I4 => ram_reg_14,
      O => \buf_ce0[0]_5\
    );
\ram_reg_i_48__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_49__2_n_7\,
      CO(3 downto 0) => \NLW_ram_reg_i_48__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_ram_reg_i_48__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^truncate_tree_u0_output_length_histogram1_v_d1\(8),
      S(3 downto 1) => B"000",
      S(0) => ram_reg_19(0)
    );
\ram_reg_i_49__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_50__2_n_7\,
      CO(3) => \ram_reg_i_49__2_n_7\,
      CO(2) => \ram_reg_i_49__2_n_8\,
      CO(1) => \ram_reg_i_49__2_n_9\,
      CO(0) => \ram_reg_i_49__2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \truncate_tree_U0/p_1_in\(7 downto 4),
      O(3 downto 0) => \^truncate_tree_u0_output_length_histogram1_v_d1\(7 downto 4),
      S(3 downto 0) => ram_reg_18(3 downto 0)
    );
\ram_reg_i_50__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_50__2_n_7\,
      CO(2) => \ram_reg_i_50__2_n_8\,
      CO(1) => \ram_reg_i_50__2_n_9\,
      CO(0) => \ram_reg_i_50__2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => \truncate_tree_U0/p_1_in\(3 downto 0),
      O(3 downto 0) => \^truncate_tree_u0_output_length_histogram1_v_d1\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ram_reg_i_54__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_93__0_n_7\,
      I1 => ram_reg_17,
      O => truncate_tree_U0_output_length_histogram1_V_d0(5),
      S => ram_reg_15(1)
    );
\ram_reg_i_56__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_97__0_n_7\,
      I1 => ram_reg_16,
      O => truncate_tree_U0_output_length_histogram1_V_d0(3),
      S => ram_reg_15(1)
    );
\ram_reg_i_71__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E4FF"
    )
        port map (
      I0 => prev_iptr,
      I1 => \^doado\(7),
      I2 => \ram_reg_i_49__2_0\(7),
      I3 => ram_reg_15(1),
      O => \truncate_tree_U0/p_1_in\(7)
    );
\ram_reg_i_72__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E4FF"
    )
        port map (
      I0 => prev_iptr,
      I1 => \^doado\(6),
      I2 => \ram_reg_i_49__2_0\(6),
      I3 => ram_reg_15(1),
      O => \truncate_tree_U0/p_1_in\(6)
    );
\ram_reg_i_73__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E4FF"
    )
        port map (
      I0 => prev_iptr,
      I1 => \^doado\(5),
      I2 => \ram_reg_i_49__2_0\(5),
      I3 => ram_reg_15(1),
      O => \truncate_tree_U0/p_1_in\(5)
    );
\ram_reg_i_74__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E4FF"
    )
        port map (
      I0 => prev_iptr,
      I1 => \^doado\(4),
      I2 => \ram_reg_i_49__2_0\(4),
      I3 => ram_reg_15(1),
      O => \truncate_tree_U0/p_1_in\(4)
    );
\ram_reg_i_79__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E4FF"
    )
        port map (
      I0 => prev_iptr,
      I1 => \^doado\(3),
      I2 => \ram_reg_i_49__2_0\(3),
      I3 => ram_reg_15(1),
      O => \truncate_tree_U0/p_1_in\(3)
    );
\ram_reg_i_80__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E4FF"
    )
        port map (
      I0 => prev_iptr,
      I1 => \^doado\(2),
      I2 => \ram_reg_i_49__2_0\(2),
      I3 => ram_reg_15(1),
      O => \truncate_tree_U0/p_1_in\(2)
    );
\ram_reg_i_81__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E4FF"
    )
        port map (
      I0 => prev_iptr,
      I1 => \^doado\(1),
      I2 => \ram_reg_i_49__2_0\(1),
      I3 => ram_reg_15(1),
      O => \truncate_tree_U0/p_1_in\(1)
    );
\ram_reg_i_82__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E4FF"
    )
        port map (
      I0 => prev_iptr,
      I1 => \^doado\(0),
      I2 => \ram_reg_i_49__2_0\(0),
      I3 => ram_reg_15(1),
      O => \truncate_tree_U0/p_1_in\(0)
    );
\ram_reg_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFA0305FC0503"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[0]\(4),
      I1 => \^dobdo\(5),
      I2 => \ram_reg_i_110__0_n_7\,
      I3 => prev_iptr,
      I4 => \^dobdo\(6),
      I5 => \t_V_5_reg_151_reg[0]\(5),
      O => ram_reg_8
    );
\ram_reg_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AFFFF569A0000"
    )
        port map (
      I0 => \ram_reg_i_111__0_n_7\,
      I1 => prev_iptr,
      I2 => \^doado\(5),
      I3 => \ram_reg_i_49__2_0\(5),
      I4 => ram_reg_15(0),
      I5 => \ram_reg_i_54__2_0\(1),
      O => \ram_reg_i_93__0_n_7\
    );
\ram_reg_i_96__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFA0305FC0503"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[0]\(2),
      I1 => \^dobdo\(3),
      I2 => \^ram_reg_0\,
      I3 => prev_iptr,
      I4 => \^dobdo\(4),
      I5 => \t_V_5_reg_151_reg[0]\(3),
      O => ram_reg_7
    );
\ram_reg_i_97__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AFFFF569A0000"
    )
        port map (
      I0 => \^ram_reg_1\,
      I1 => prev_iptr,
      I2 => \^doado\(3),
      I3 => \ram_reg_i_49__2_0\(3),
      I4 => ram_reg_15(0),
      I5 => \ram_reg_i_54__2_0\(0),
      O => \ram_reg_i_97__0_n_7\
    );
\t_V_5_reg_151[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE4444EEEF4444"
    )
        port map (
      I0 => \t_V_5_reg_151_reg[0]_0\,
      I1 => truncated_length_his_t_q0(0),
      I2 => \^ram_reg_2\,
      I3 => \^ram_reg_3\,
      I4 => \t_V_5_reg_151_reg[0]_1\(0),
      I5 => \t_V_5_reg_151[0]_i_3_n_7\,
      O => \p_066_0_i_i_reg_127_reg[0]\(0)
    );
\t_V_5_reg_151[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \t_V_5_reg_151_reg[0]\(6),
      I2 => prev_tptr,
      I3 => \^dobdo\(8),
      I4 => \t_V_5_reg_151_reg[0]\(7),
      O => \t_V_5_reg_151[0]_i_3_n_7\
    );
\t_V_5_reg_151[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \t_V_5_reg_151_reg[0]\(4),
      I2 => prev_tptr,
      I3 => \^dobdo\(6),
      I4 => \t_V_5_reg_151_reg[0]\(5),
      O => \^ram_reg_4\
    );
\t_V_5_reg_151[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \t_V_5_reg_151_reg[0]\(2),
      I2 => prev_tptr,
      I3 => \^dobdo\(4),
      I4 => \t_V_5_reg_151_reg[0]\(3),
      O => ram_reg_5
    );
\t_V_5_reg_151[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \t_V_5_reg_151_reg[0]\(0),
      I2 => prev_tptr,
      I3 => \^dobdo\(2),
      I4 => \t_V_5_reg_151_reg[0]\(1),
      O => \^ram_reg_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln883_fu_317_p2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    canonize_tree_U0_symbol_bits_V_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore_ram : entity is "huffman_encoding_DeQ_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore_ram is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d5";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d5";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2560;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "symbol_bits_V_U/huffman_encoding_DeQ_memcore_U/huffman_encoding_DeQ_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 4;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 4;
begin
  DOBDO(4 downto 0) <= \^dobdo\(4 downto 0);
\first_codeword_V_add_1_reg_502[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \^dobdo\(4),
      I2 => \^dobdo\(1),
      I3 => \^dobdo\(0),
      I4 => \^dobdo\(2),
      I5 => Q(1),
      O => E(0)
    );
\icmp_ln883_reg_498[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \^dobdo\(1),
      I2 => \^dobdo\(0),
      I3 => \^dobdo\(4),
      I4 => \^dobdo\(3),
      O => icmp_ln883_fu_317_p2
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 5) => B"00000000000",
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DIBDI(15 downto 0) => B"0000000000011111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 5) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 5),
      DOBDO(4 downto 0) => \^dobdo\(4 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => canonize_tree_U0_symbol_bits_V_we0,
      ENBWREN => Q(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram : entity is "huffman_encoding_mb6_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram is
  signal ram_reg_n_30 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "sorted_copy2_value_V_U/huffman_encoding_mb6_memcore_U/huffman_encoding_mb6_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => if_din(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8) => ram_reg_n_30,
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => WEBWE(0),
      ENBWREN => ram_reg_0(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_19 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    sort_U0_out_value_V_we0 : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_19 : entity is "huffman_encoding_mb6_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_19;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_19 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "sorted_0_U/huffman_encoding_mb6_memcore_U/huffman_encoding_mb6_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => DOADO(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => if_din(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sort_U0_out_value_V_we0,
      ENBWREN => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => sort_U0_out_value_V_ce0,
      WEA(0) => sort_U0_out_value_V_ce0,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_37 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    filter_U0_in_data_V_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_37 : entity is "huffman_encoding_mb6_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_37;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_37 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "filtered_value_V_U/huffman_encoding_mb6_memcore_U/huffman_encoding_mb6_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 512;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => Q(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => sort_U0_in_value_V_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => filter_U0_in_data_V_read,
      WEA(0) => filter_U0_in_data_V_read,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram is
  port (
    if_din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    sort_U0_out_value_V_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_frequency_V_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram : entity is "huffman_encoding_ncg_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "sorted_1_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => sort_U0_out_frequency_V_d0(15 downto 0),
      DIBDI(15 downto 0) => sort_U0_out_frequency_V_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => if_din(15 downto 0),
      DOBDO(15 downto 0) => if_din(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      ENBWREN => sort_U0_out_value_V_we0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => sort_U0_out_value_V_ce0,
      WEBWE(2) => sort_U0_out_value_V_ce0,
      WEBWE(1) => sort_U0_out_value_V_ce0,
      WEBWE(0) => sort_U0_out_value_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_39 is
  port (
    filtered_frequency_V_t_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    filter_U0_in_data_V_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_39 : entity is "huffman_encoding_ncg_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_39;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_39 is
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "filtered_frequency_V_U/huffman_encoding_ncg_memcore_U/huffman_encoding_ncg_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => Q(15 downto 0),
      DIBDI(15 downto 0) => Q(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => filtered_frequency_V_t_q0(15 downto 0),
      DOBDO(15 downto 0) => filtered_frequency_V_t_q0(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sort_U0_in_value_V_ce0,
      ENBWREN => E(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => filter_U0_in_data_V_read,
      WEBWE(2) => filter_U0_in_data_V_read,
      WEBWE(1) => filter_U0_in_data_V_read,
      WEBWE(0) => filter_U0_in_data_V_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_tptr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram : entity is "huffman_encoding_rcU_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram is
  signal \buf_ce0[1]_4\ : STD_LOGIC;
  signal \buf_q0[1]_3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ram_reg_i_16__8_n_7\ : STD_LOGIC;
  signal \ram_reg_i_2__17_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[1].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \right_curr_V_reg_608[0]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \right_curr_V_reg_608[1]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \right_curr_V_reg_608[2]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \right_curr_V_reg_608[3]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \right_curr_V_reg_608[4]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \right_curr_V_reg_608[5]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \right_curr_V_reg_608[6]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \right_curr_V_reg_608[7]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \right_curr_V_reg_608[8]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \right_next_V_reg_613[0]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \right_next_V_reg_613[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \right_next_V_reg_613[2]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \right_next_V_reg_613[3]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \right_next_V_reg_613[4]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \right_next_V_reg_613[5]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \right_next_V_reg_613[6]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \right_next_V_reg_613[7]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \right_next_V_reg_613[8]_i_1\ : label is "soft_lutpair360";
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 7) => ram_reg_2(6 downto 2),
      ADDRBWRADDR(6) => \ram_reg_i_16__8_n_7\,
      ADDRBWRADDR(5 downto 4) => ram_reg_2(1 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_3(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => \buf_q0[1]_3\(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => \buf_q1[1]_2\(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[1]_4\,
      ENBWREN => \ram_reg_i_2__17_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_4(0),
      WEA(0) => ram_reg_4(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_16__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_8(0),
      O => \ram_reg_i_16__8_n_7\
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555D5D5D555"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6,
      I2 => tptr,
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_7,
      O => \buf_ce0[1]_4\
    );
\ram_reg_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => tptr,
      I2 => ram_reg_6,
      I3 => ram_reg_7,
      O => \ram_reg_i_2__17_n_7\
    );
\right_curr_V_reg_608[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(0),
      I1 => DOADO(0),
      I2 => prev_tptr,
      O => ram_reg_0(0)
    );
\right_curr_V_reg_608[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(1),
      I1 => DOADO(1),
      I2 => prev_tptr,
      O => ram_reg_0(1)
    );
\right_curr_V_reg_608[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(2),
      I1 => DOADO(2),
      I2 => prev_tptr,
      O => ram_reg_0(2)
    );
\right_curr_V_reg_608[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(3),
      I1 => DOADO(3),
      I2 => prev_tptr,
      O => ram_reg_0(3)
    );
\right_curr_V_reg_608[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(4),
      I1 => DOADO(4),
      I2 => prev_tptr,
      O => ram_reg_0(4)
    );
\right_curr_V_reg_608[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(5),
      I1 => DOADO(5),
      I2 => prev_tptr,
      O => ram_reg_0(5)
    );
\right_curr_V_reg_608[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(6),
      I1 => DOADO(6),
      I2 => prev_tptr,
      O => ram_reg_0(6)
    );
\right_curr_V_reg_608[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(7),
      I1 => DOADO(7),
      I2 => prev_tptr,
      O => ram_reg_0(7)
    );
\right_curr_V_reg_608[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(8),
      I1 => DOADO(8),
      I2 => prev_tptr,
      O => ram_reg_0(8)
    );
\right_next_V_reg_613[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(0),
      I1 => DOBDO(0),
      I2 => prev_tptr,
      O => ram_reg_1(0)
    );
\right_next_V_reg_613[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(1),
      I1 => DOBDO(1),
      I2 => prev_tptr,
      O => ram_reg_1(1)
    );
\right_next_V_reg_613[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(2),
      I1 => DOBDO(2),
      I2 => prev_tptr,
      O => ram_reg_1(2)
    );
\right_next_V_reg_613[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(3),
      I1 => DOBDO(3),
      I2 => prev_tptr,
      O => ram_reg_1(3)
    );
\right_next_V_reg_613[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(4),
      I1 => DOBDO(4),
      I2 => prev_tptr,
      O => ram_reg_1(4)
    );
\right_next_V_reg_613[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(5),
      I1 => DOBDO(5),
      I2 => prev_tptr,
      O => ram_reg_1(5)
    );
\right_next_V_reg_613[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(6),
      I1 => DOBDO(6),
      I2 => prev_tptr,
      O => ram_reg_1(6)
    );
\right_next_V_reg_613[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(7),
      I1 => DOBDO(7),
      I2 => prev_tptr,
      O => ram_reg_1(7)
    );
\right_next_V_reg_613[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(8),
      I1 => DOBDO(8),
      I2 => prev_tptr,
      O => ram_reg_1(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_25 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_25 : entity is "huffman_encoding_rcU_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_25;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_25 is
  signal \buf_ce0[0]_5\ : STD_LOGIC;
  signal \ram_reg_i_16__7_n_7\ : STD_LOGIC;
  signal \ram_reg_i_2__18_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[0].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 7) => ram_reg_1(6 downto 2),
      ADDRBWRADDR(6) => \ram_reg_i_16__7_n_7\,
      ADDRBWRADDR(5 downto 4) => ram_reg_1(1 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_2(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[0]_5\,
      ENBWREN => \ram_reg_i_2__18_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_3(0),
      WEA(0) => ram_reg_3(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_16__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_7(0),
      O => \ram_reg_i_16__7_n_7\
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202000FFFFFFFF"
    )
        port map (
      I0 => ram_reg_4,
      I1 => tptr,
      I2 => ram_reg_5,
      I3 => Q(1),
      I4 => Q(0),
      I5 => ram_reg_6,
      O => \buf_ce0[0]_5\
    );
\ram_reg_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_5,
      I2 => tptr,
      I3 => ram_reg_4,
      O => \ram_reg_i_2__18_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_28 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_parent_V_ce0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    \parent_next_V_1_reg_685_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_28 : entity is "huffman_encoding_rcU_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_28;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_28 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \buf_ce0[1]_4\ : STD_LOGIC;
  signal \buf_q0[1]_3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ram_reg_i_16__12_n_7\ : STD_LOGIC;
  signal \ram_reg_i_2__13_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \parent_next_V_1_reg_685[0]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \parent_next_V_1_reg_685[1]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \parent_next_V_1_reg_685[2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \parent_next_V_1_reg_685[3]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \parent_next_V_1_reg_685[4]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \parent_next_V_1_reg_685[5]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \parent_next_V_1_reg_685[6]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \parent_next_V_1_reg_685[7]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \parent_next_V_1_reg_685[8]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \parent_next_V_reg_593[0]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \parent_next_V_reg_593[1]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \parent_next_V_reg_593[2]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \parent_next_V_reg_593[3]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \parent_next_V_reg_593[4]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \parent_next_V_reg_593[5]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \parent_next_V_reg_593[6]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \parent_next_V_reg_593[7]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \parent_next_V_reg_593[8]_i_1\ : label is "soft_lutpair350";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[1].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
  DOADO(3 downto 0) <= \^doado\(3 downto 0);
\parent_next_V_1_reg_685[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(0),
      I1 => \parent_next_V_1_reg_685_reg[8]\(0),
      I2 => ram_reg_7,
      O => D(0)
    );
\parent_next_V_1_reg_685[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(1),
      I1 => \parent_next_V_1_reg_685_reg[8]\(1),
      I2 => ram_reg_7,
      O => D(1)
    );
\parent_next_V_1_reg_685[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \parent_next_V_1_reg_685_reg[8]\(2),
      I2 => ram_reg_7,
      O => D(2)
    );
\parent_next_V_1_reg_685[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(3),
      I1 => \parent_next_V_1_reg_685_reg[8]\(3),
      I2 => ram_reg_7,
      O => D(3)
    );
\parent_next_V_1_reg_685[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \parent_next_V_1_reg_685_reg[8]\(4),
      I2 => ram_reg_7,
      O => D(4)
    );
\parent_next_V_1_reg_685[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \parent_next_V_1_reg_685_reg[8]\(5),
      I2 => ram_reg_7,
      O => D(5)
    );
\parent_next_V_1_reg_685[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(6),
      I1 => \parent_next_V_1_reg_685_reg[8]\(6),
      I2 => ram_reg_7,
      O => D(6)
    );
\parent_next_V_1_reg_685[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \parent_next_V_1_reg_685_reg[8]\(7),
      I2 => ram_reg_7,
      O => D(7)
    );
\parent_next_V_1_reg_685[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(8),
      I1 => \parent_next_V_1_reg_685_reg[8]\(8),
      I2 => ram_reg_7,
      O => D(8)
    );
\parent_next_V_reg_593[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(0),
      I1 => DOBDO(0),
      I2 => ram_reg_7,
      O => ram_reg_0(0)
    );
\parent_next_V_reg_593[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(1),
      I1 => DOBDO(1),
      I2 => ram_reg_7,
      O => ram_reg_0(1)
    );
\parent_next_V_reg_593[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(2),
      I1 => DOBDO(2),
      I2 => ram_reg_7,
      O => ram_reg_0(2)
    );
\parent_next_V_reg_593[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(3),
      I1 => DOBDO(3),
      I2 => ram_reg_7,
      O => ram_reg_0(3)
    );
\parent_next_V_reg_593[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(4),
      I1 => DOBDO(4),
      I2 => ram_reg_7,
      O => ram_reg_0(4)
    );
\parent_next_V_reg_593[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(5),
      I1 => DOBDO(5),
      I2 => ram_reg_7,
      O => ram_reg_0(5)
    );
\parent_next_V_reg_593[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(6),
      I1 => DOBDO(6),
      I2 => ram_reg_7,
      O => ram_reg_0(6)
    );
\parent_next_V_reg_593[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(7),
      I1 => DOBDO(7),
      I2 => ram_reg_7,
      O => ram_reg_0(7)
    );
\parent_next_V_reg_593[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(8),
      I1 => DOBDO(8),
      I2 => ram_reg_7,
      O => ram_reg_0(8)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_1(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 7) => ram_reg_2(6 downto 2),
      ADDRBWRADDR(6) => \ram_reg_i_16__12_n_7\,
      ADDRBWRADDR(5 downto 4) => ram_reg_2(1 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_3(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8) => \buf_q0[1]_3\(8),
      DOADO(7) => \^doado\(3),
      DOADO(6) => \buf_q0[1]_3\(6),
      DOADO(5 downto 4) => \^doado\(2 downto 1),
      DOADO(3) => \buf_q0[1]_3\(3),
      DOADO(2) => \^doado\(0),
      DOADO(1 downto 0) => \buf_q0[1]_3\(1 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => \buf_q1[1]_2\(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[1]_4\,
      ENBWREN => \ram_reg_i_2__13_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_4(0),
      WEA(0) => ram_reg_4(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC0C0C000"
    )
        port map (
      I0 => create_tree_U0_parent_V_ce0,
      I1 => ram_reg_5,
      I2 => tptr,
      I3 => Q(2),
      I4 => Q(0),
      I5 => ram_reg_6,
      O => \buf_ce0[1]_4\
    );
\ram_reg_i_10__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_9(0),
      I1 => Q(2),
      I2 => \buf_q1[1]_2\(0),
      I3 => DOBDO(0),
      I4 => ram_reg_7,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_16__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_8(2),
      O => \ram_reg_i_16__12_n_7\
    );
\ram_reg_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACAC00ACACACFF"
    )
        port map (
      I0 => \buf_q0[1]_3\(1),
      I1 => \parent_next_V_1_reg_685_reg[8]\(1),
      I2 => ram_reg_7,
      I3 => Q(1),
      I4 => Q(3),
      I5 => ram_reg_8(1),
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACACFFACACAC00"
    )
        port map (
      I0 => \buf_q0[1]_3\(0),
      I1 => \parent_next_V_1_reg_685_reg[8]\(0),
      I2 => ram_reg_7,
      I3 => Q(1),
      I4 => Q(3),
      I5 => ram_reg_8(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => tptr,
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      O => \ram_reg_i_2__13_n_7\
    );
\ram_reg_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_9(7),
      I1 => Q(2),
      I2 => \buf_q1[1]_2\(7),
      I3 => DOBDO(7),
      I4 => ram_reg_7,
      O => ADDRARDADDR(7)
    );
\ram_reg_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_9(6),
      I1 => Q(2),
      I2 => \buf_q1[1]_2\(6),
      I3 => DOBDO(6),
      I4 => ram_reg_7,
      O => ADDRARDADDR(6)
    );
\ram_reg_i_5__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_9(5),
      I1 => Q(2),
      I2 => \buf_q1[1]_2\(5),
      I3 => DOBDO(5),
      I4 => ram_reg_7,
      O => ADDRARDADDR(5)
    );
\ram_reg_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_9(4),
      I1 => Q(2),
      I2 => \buf_q1[1]_2\(4),
      I3 => DOBDO(4),
      I4 => ram_reg_7,
      O => ADDRARDADDR(4)
    );
\ram_reg_i_7__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_9(3),
      I1 => Q(2),
      I2 => \buf_q1[1]_2\(3),
      I3 => DOBDO(3),
      I4 => ram_reg_7,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_8__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_9(2),
      I1 => Q(2),
      I2 => \buf_q1[1]_2\(2),
      I3 => DOBDO(2),
      I4 => ram_reg_7,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_9__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_9(1),
      I1 => Q(2),
      I2 => \buf_q1[1]_2\(1),
      I3 => DOBDO(1),
      I4 => ram_reg_7,
      O => ADDRARDADDR(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_29 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    create_tree_U0_parent_V_ce0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_29 : entity is "huffman_encoding_rcU_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_29;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_29 is
  signal \buf_ce0[0]_5\ : STD_LOGIC;
  signal \ram_reg_i_16__11_n_7\ : STD_LOGIC;
  signal \ram_reg_i_2__14_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[0].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 7) => ram_reg_1(6 downto 2),
      ADDRBWRADDR(6) => \ram_reg_i_16__11_n_7\,
      ADDRBWRADDR(5 downto 4) => ram_reg_1(1 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_2(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[0]_5\,
      ENBWREN => \ram_reg_i_2__14_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_3(0),
      WEA(0) => ram_reg_3(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_16__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6(0),
      O => \ram_reg_i_16__11_n_7\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44404440FFFF0000"
    )
        port map (
      I0 => tptr,
      I1 => ram_reg_4,
      I2 => Q(1),
      I3 => Q(0),
      I4 => create_tree_U0_parent_V_ce0,
      I5 => ram_reg_5,
      O => \buf_ce0[0]_5\
    );
\ram_reg_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_4,
      I2 => tptr,
      I3 => ram_reg_5,
      O => \ram_reg_i_2__14_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_34 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tptr : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_tptr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_34 : entity is "huffman_encoding_rcU_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_34;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_34 is
  signal \buf_ce0[1]_6\ : STD_LOGIC;
  signal \buf_q0[1]_3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_we0[1]_4\ : STD_LOGIC;
  signal \ram_reg_i_16__10_n_7\ : STD_LOGIC;
  signal \ram_reg_i_2__15_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \left_curr_V_reg_598[0]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \left_curr_V_reg_598[1]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \left_curr_V_reg_598[2]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \left_curr_V_reg_598[3]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \left_curr_V_reg_598[4]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \left_curr_V_reg_598[5]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \left_curr_V_reg_598[6]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \left_curr_V_reg_598[7]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \left_curr_V_reg_598[8]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \left_next_V_reg_603[0]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \left_next_V_reg_603[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \left_next_V_reg_603[2]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \left_next_V_reg_603[3]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \left_next_V_reg_603[4]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \left_next_V_reg_603[5]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \left_next_V_reg_603[6]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \left_next_V_reg_603[7]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \left_next_V_reg_603[8]_i_1\ : label is "soft_lutpair336";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[1].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
\left_curr_V_reg_598[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(0),
      I1 => DOADO(0),
      I2 => prev_tptr,
      O => ram_reg_0(0)
    );
\left_curr_V_reg_598[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(1),
      I1 => DOADO(1),
      I2 => prev_tptr,
      O => ram_reg_0(1)
    );
\left_curr_V_reg_598[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(2),
      I1 => DOADO(2),
      I2 => prev_tptr,
      O => ram_reg_0(2)
    );
\left_curr_V_reg_598[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(3),
      I1 => DOADO(3),
      I2 => prev_tptr,
      O => ram_reg_0(3)
    );
\left_curr_V_reg_598[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(4),
      I1 => DOADO(4),
      I2 => prev_tptr,
      O => ram_reg_0(4)
    );
\left_curr_V_reg_598[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(5),
      I1 => DOADO(5),
      I2 => prev_tptr,
      O => ram_reg_0(5)
    );
\left_curr_V_reg_598[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(6),
      I1 => DOADO(6),
      I2 => prev_tptr,
      O => ram_reg_0(6)
    );
\left_curr_V_reg_598[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(7),
      I1 => DOADO(7),
      I2 => prev_tptr,
      O => ram_reg_0(7)
    );
\left_curr_V_reg_598[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q0[1]_3\(8),
      I1 => DOADO(8),
      I2 => prev_tptr,
      O => ram_reg_0(8)
    );
\left_next_V_reg_603[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(0),
      I1 => DOBDO(0),
      I2 => prev_tptr,
      O => ram_reg_1(0)
    );
\left_next_V_reg_603[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(1),
      I1 => DOBDO(1),
      I2 => prev_tptr,
      O => ram_reg_1(1)
    );
\left_next_V_reg_603[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(2),
      I1 => DOBDO(2),
      I2 => prev_tptr,
      O => ram_reg_1(2)
    );
\left_next_V_reg_603[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(3),
      I1 => DOBDO(3),
      I2 => prev_tptr,
      O => ram_reg_1(3)
    );
\left_next_V_reg_603[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(4),
      I1 => DOBDO(4),
      I2 => prev_tptr,
      O => ram_reg_1(4)
    );
\left_next_V_reg_603[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(5),
      I1 => DOBDO(5),
      I2 => prev_tptr,
      O => ram_reg_1(5)
    );
\left_next_V_reg_603[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(6),
      I1 => DOBDO(6),
      I2 => prev_tptr,
      O => ram_reg_1(6)
    );
\left_next_V_reg_603[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(7),
      I1 => DOBDO(7),
      I2 => prev_tptr,
      O => ram_reg_1(7)
    );
\left_next_V_reg_603[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \buf_q1[1]_2\(8),
      I1 => DOBDO(8),
      I2 => prev_tptr,
      O => ram_reg_1(8)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 7) => ram_reg_2(6 downto 2),
      ADDRBWRADDR(6) => \ram_reg_i_16__10_n_7\,
      ADDRBWRADDR(5 downto 4) => ram_reg_2(1 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_3(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => \buf_q0[1]_3\(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => \buf_q1[1]_2\(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[1]_6\,
      ENBWREN => \ram_reg_i_2__15_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \buf_we0[1]_4\,
      WEA(0) => \buf_we0[1]_4\,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_16__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_7(0),
      O => \ram_reg_i_16__10_n_7\
    );
\ram_reg_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0EE000000"
    )
        port map (
      I0 => ram_reg_5(0),
      I1 => ram_reg_5(1),
      I2 => Q(0),
      I3 => ram_reg_6,
      I4 => tptr,
      I5 => ram_reg_4,
      O => \buf_ce0[1]_6\
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_4,
      I1 => Q(0),
      O => \buf_we0[1]_4\
    );
\ram_reg_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ram_reg_5(0),
      I1 => tptr,
      I2 => ram_reg_6,
      I3 => ram_reg_4,
      O => \ram_reg_i_2__15_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_35 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_35 : entity is "huffman_encoding_rcU_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_35;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_35 is
  signal \buf_ce0[0]_5\ : STD_LOGIC;
  signal \ram_reg_i_16__9_n_7\ : STD_LOGIC;
  signal \ram_reg_i_2__16_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2295;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "gen_buffer[0].huffman_encoding_rcU_memcore_U/huffman_encoding_rcU_memcore_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ram_reg_0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 7) => ram_reg_1(6 downto 2),
      ADDRBWRADDR(6) => \ram_reg_i_16__9_n_7\,
      ADDRBWRADDR(5 downto 4) => ram_reg_1(1 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(15 downto 9) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \buf_ce0[0]_5\,
      ENBWREN => \ram_reg_i_2__16_n_7\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_16__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_5(0),
      O => \ram_reg_i_16__9_n_7\
    );
\ram_reg_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E00FFFF0000"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => ram_reg_2(1),
      I2 => tptr,
      I3 => ram_reg_3,
      I4 => Q(0),
      I5 => ram_reg_4,
      O => \buf_ce0[0]_5\
    );
\ram_reg_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ram_reg_2(0),
      I1 => ram_reg_3,
      I2 => tptr,
      I3 => ram_reg_4,
      O => \ram_reg_i_2__16_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram is
  port (
    stream_buffer_6_t_q0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_6_d0 : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_2\ : in STD_LOGIC;
    \q1_reg[0]_3\ : in STD_LOGIC;
    \q1_reg[0]_4\ : in STD_LOGIC;
    \q1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram : entity is "huffman_encoding_wdI_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram is
  signal q10 : STD_LOGIC;
  signal ram_reg_0_127_0_0_n_7 : STD_LOGIC;
  signal ram_reg_0_127_0_0_n_8 : STD_LOGIC;
  signal ram_reg_128_255_0_0_n_7 : STD_LOGIC;
  signal ram_reg_128_255_0_0_n_8 : STD_LOGIC;
  signal ram_reg_256_383_0_0_n_7 : STD_LOGIC;
  signal ram_reg_256_383_0_0_n_8 : STD_LOGIC;
  signal ram_reg_384_511_0_0_n_7 : STD_LOGIC;
  signal ram_reg_384_511_0_0_n_8 : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_127_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_127_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_127_0_0 : label is "stream_buffer_6_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_127_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_127_0_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_127_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_127_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_127_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_128_255_0_0 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_128_255_0_0 : label is "stream_buffer_6_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin of ram_reg_128_255_0_0 : label is 128;
  attribute ram_addr_end of ram_reg_128_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_128_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_128_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_128_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_383_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_256_383_0_0 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_256_383_0_0 : label is "stream_buffer_6_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin of ram_reg_256_383_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_383_0_0 : label is 383;
  attribute ram_offset of ram_reg_256_383_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_383_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_383_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_384_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_384_511_0_0 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_384_511_0_0 : label is "stream_buffer_6_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin of ram_reg_384_511_0_0 : label is 384;
  attribute ram_addr_end of ram_reg_384_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_384_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_384_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_384_511_0_0 : label is 0;
begin
\q1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_384_511_0_0_n_7,
      I1 => ram_reg_256_383_0_0_n_7,
      I2 => \q1_reg[0]_1\(7),
      I3 => ram_reg_128_255_0_0_n_7,
      I4 => \q1_reg[0]_1\(6),
      I5 => ram_reg_0_127_0_0_n_7,
      O => q10
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_5\(0),
      D => q10,
      Q => stream_buffer_6_t_q0,
      R => '0'
    );
ram_reg_0_127_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_6_d0,
      DPO => ram_reg_0_127_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_0_127_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_0\
    );
ram_reg_128_255_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_6_d0,
      DPO => ram_reg_128_255_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_128_255_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_2\
    );
ram_reg_256_383_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_6_d0,
      DPO => ram_reg_256_383_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_256_383_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_3\
    );
ram_reg_384_511_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_6_d0,
      DPO => ram_reg_384_511_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_384_511_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_15 is
  port (
    stream_buffer_5_t_q0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_5_d0 : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_2\ : in STD_LOGIC;
    \q1_reg[0]_3\ : in STD_LOGIC;
    \q1_reg[0]_4\ : in STD_LOGIC;
    \q1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_15 : entity is "huffman_encoding_wdI_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_15;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_15 is
  signal q10 : STD_LOGIC;
  signal ram_reg_0_127_0_0_n_7 : STD_LOGIC;
  signal ram_reg_0_127_0_0_n_8 : STD_LOGIC;
  signal ram_reg_128_255_0_0_n_7 : STD_LOGIC;
  signal ram_reg_128_255_0_0_n_8 : STD_LOGIC;
  signal ram_reg_256_383_0_0_n_7 : STD_LOGIC;
  signal ram_reg_256_383_0_0_n_8 : STD_LOGIC;
  signal ram_reg_384_511_0_0_n_7 : STD_LOGIC;
  signal ram_reg_384_511_0_0_n_8 : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_127_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_127_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_127_0_0 : label is "stream_buffer_5_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_127_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_127_0_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_127_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_127_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_127_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_128_255_0_0 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_128_255_0_0 : label is "stream_buffer_5_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin of ram_reg_128_255_0_0 : label is 128;
  attribute ram_addr_end of ram_reg_128_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_128_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_128_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_128_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_383_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_256_383_0_0 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_256_383_0_0 : label is "stream_buffer_5_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin of ram_reg_256_383_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_383_0_0 : label is 383;
  attribute ram_offset of ram_reg_256_383_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_383_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_383_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_384_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_384_511_0_0 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_384_511_0_0 : label is "stream_buffer_5_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin of ram_reg_384_511_0_0 : label is 384;
  attribute ram_addr_end of ram_reg_384_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_384_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_384_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_384_511_0_0 : label is 0;
begin
\q1[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_384_511_0_0_n_7,
      I1 => ram_reg_256_383_0_0_n_7,
      I2 => \q1_reg[0]_1\(7),
      I3 => ram_reg_128_255_0_0_n_7,
      I4 => \q1_reg[0]_1\(6),
      I5 => ram_reg_0_127_0_0_n_7,
      O => q10
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_5\(0),
      D => q10,
      Q => stream_buffer_5_t_q0,
      R => '0'
    );
ram_reg_0_127_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_5_d0,
      DPO => ram_reg_0_127_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_0_127_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_0\
    );
ram_reg_128_255_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_5_d0,
      DPO => ram_reg_128_255_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_128_255_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_2\
    );
ram_reg_256_383_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_5_d0,
      DPO => ram_reg_256_383_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_256_383_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_3\
    );
ram_reg_384_511_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_5_d0,
      DPO => ram_reg_384_511_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_384_511_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_17 is
  port (
    stream_buffer_3_t_q0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_d0 : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_2\ : in STD_LOGIC;
    \q1_reg[0]_3\ : in STD_LOGIC;
    \q1_reg[0]_4\ : in STD_LOGIC;
    \q1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_17 : entity is "huffman_encoding_wdI_memcore_ram";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_17;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_17 is
  signal q10 : STD_LOGIC;
  signal ram_reg_0_127_0_0_n_7 : STD_LOGIC;
  signal ram_reg_0_127_0_0_n_8 : STD_LOGIC;
  signal ram_reg_128_255_0_0_n_7 : STD_LOGIC;
  signal ram_reg_128_255_0_0_n_8 : STD_LOGIC;
  signal ram_reg_256_383_0_0_n_7 : STD_LOGIC;
  signal ram_reg_256_383_0_0_n_8 : STD_LOGIC;
  signal ram_reg_384_511_0_0_n_7 : STD_LOGIC;
  signal ram_reg_384_511_0_0_n_8 : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_127_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_127_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_127_0_0 : label is "stream_buffer_3_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_127_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_127_0_0 : label is 127;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_127_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_127_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_127_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_128_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_128_255_0_0 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_128_255_0_0 : label is "stream_buffer_3_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin of ram_reg_128_255_0_0 : label is 128;
  attribute ram_addr_end of ram_reg_128_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_128_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_128_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_128_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_256_383_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_256_383_0_0 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_256_383_0_0 : label is "stream_buffer_3_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin of ram_reg_256_383_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_256_383_0_0 : label is 383;
  attribute ram_offset of ram_reg_256_383_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_256_383_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_256_383_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_384_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_384_511_0_0 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_384_511_0_0 : label is "stream_buffer_3_U/huffman_encoding_wdI_memcore_U/huffman_encoding_wdI_memcore_ram_U/ram";
  attribute ram_addr_begin of ram_reg_384_511_0_0 : label is 384;
  attribute ram_addr_end of ram_reg_384_511_0_0 : label is 511;
  attribute ram_offset of ram_reg_384_511_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_384_511_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_384_511_0_0 : label is 0;
begin
\q1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_384_511_0_0_n_7,
      I1 => ram_reg_256_383_0_0_n_7,
      I2 => \q1_reg[0]_1\(7),
      I3 => ram_reg_128_255_0_0_n_7,
      I4 => \q1_reg[0]_1\(6),
      I5 => ram_reg_0_127_0_0_n_7,
      O => q10
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q1_reg[0]_5\(0),
      D => q10,
      Q => stream_buffer_3_t_q0,
      R => '0'
    );
ram_reg_0_127_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_3_d0,
      DPO => ram_reg_0_127_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_0_127_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_0\
    );
ram_reg_128_255_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_3_d0,
      DPO => ram_reg_128_255_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_128_255_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_2\
    );
ram_reg_256_383_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_3_d0,
      DPO => ram_reg_256_383_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_256_383_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_3\
    );
ram_reg_384_511_0_0: unisim.vcomponents.RAM128X1D
     port map (
      A(6 downto 0) => addr0(6 downto 0),
      D => Loop_read_stream_pro_U0_stream_buffer_3_d0,
      DPO => ram_reg_384_511_0_0_n_7,
      DPRA(6 downto 1) => \q1_reg[0]_1\(5 downto 0),
      DPRA(0) => addr1(0),
      SPO => ram_reg_384_511_0_0_n_8,
      WCLK => ap_clk,
      WE => \q1_reg[0]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_ibuf is
  port (
    full_n_reg : out STD_LOGIC;
    \i_0_i_reg_177_reg[5]\ : out STD_LOGIC;
    symbol_histogram_TREADY : out STD_LOGIC;
    \ireg_reg[48]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TVALID : out STD_LOGIC_VECTOR ( 41 downto 0 );
    stream_buffer_0_chan_full_n : in STD_LOGIC;
    icmp_ln25_reg_248 : in STD_LOGIC;
    \ireg_reg[48]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_127_0_0_i_3_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 41 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \ireg_reg[48]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_ibuf : entity is "ibuf";
end design_1_huffman_encoding_0_1_ibuf;

architecture STRUCTURE of design_1_huffman_encoding_0_1_ibuf is
  signal \^full_n_reg\ : STD_LOGIC;
  signal \^i_0_i_reg_177_reg[5]\ : STD_LOGIC;
  signal \ireg[48]_i_1_n_7\ : STD_LOGIC;
  signal \^ireg_reg[48]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_7_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[32]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[33]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[34]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[35]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[36]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[37]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[38]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[39]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[40]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[9]\ : STD_LOGIC;
  signal ram_reg_0_127_0_0_i_4_n_7 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \odata[10]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \odata[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \odata[12]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \odata[13]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[14]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[15]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[16]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[17]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \odata[18]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \odata[19]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \odata[20]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \odata[21]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \odata[22]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \odata[23]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \odata[24]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \odata[25]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \odata[26]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \odata[27]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \odata[28]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \odata[29]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \odata[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \odata[30]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \odata[31]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \odata[32]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \odata[33]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \odata[34]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \odata[35]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \odata[36]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \odata[37]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \odata[38]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \odata[39]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \odata[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \odata[40]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \odata[48]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \odata[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \odata[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \odata[6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \odata[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \odata[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \odata[9]_i_1\ : label is "soft_lutpair19";
begin
  full_n_reg <= \^full_n_reg\;
  \i_0_i_reg_177_reg[5]\ <= \^i_0_i_reg_177_reg[5]\;
  \ireg_reg[48]_0\(0) <= \^ireg_reg[48]_0\(0);
\ireg[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000AAAAFFFFFFFF"
    )
        port map (
      I0 => \^ireg_reg[48]_0\(0),
      I1 => \^full_n_reg\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^i_0_i_reg_177_reg[5]\,
      I4 => \ireg_reg[48]_2\(0),
      I5 => ap_rst_n,
      O => \ireg[48]_i_1_n_7\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_7_[0]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_7_[10]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_7_[11]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_7_[12]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_7_[13]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_7_[14]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_7_[15]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_7_[16]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_7_[17]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_7_[18]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_7_[19]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_7_[1]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_7_[20]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_7_[21]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_7_[22]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_7_[23]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_7_[24]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_7_[25]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_7_[26]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_7_[27]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_7_[28]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_7_[29]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_7_[2]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_7_[30]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_7_[31]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \ireg_reg_n_7_[32]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \ireg_reg_n_7_[33]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \ireg_reg_n_7_[34]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \ireg_reg_n_7_[35]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \ireg_reg_n_7_[36]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \ireg_reg_n_7_[37]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \ireg_reg_n_7_[38]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \ireg_reg_n_7_[39]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_7_[3]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \ireg_reg_n_7_[40]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \^ireg_reg[48]_0\(0),
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_7_[4]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_7_[5]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_7_[6]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_7_[7]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_7_[8]\,
      R => \ireg[48]_i_1_n_7\
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_7_[9]\,
      R => \ireg[48]_i_1_n_7\
    );
\odata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[0]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(0),
      O => symbol_histogram_TVALID(0)
    );
\odata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[10]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(10),
      O => symbol_histogram_TVALID(10)
    );
\odata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[11]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(11),
      O => symbol_histogram_TVALID(11)
    );
\odata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[12]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(12),
      O => symbol_histogram_TVALID(12)
    );
\odata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[13]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(13),
      O => symbol_histogram_TVALID(13)
    );
\odata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[14]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(14),
      O => symbol_histogram_TVALID(14)
    );
\odata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[15]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(15),
      O => symbol_histogram_TVALID(15)
    );
\odata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[16]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(16),
      O => symbol_histogram_TVALID(16)
    );
\odata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[17]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(17),
      O => symbol_histogram_TVALID(17)
    );
\odata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[18]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(18),
      O => symbol_histogram_TVALID(18)
    );
\odata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[19]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(19),
      O => symbol_histogram_TVALID(19)
    );
\odata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[1]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(1),
      O => symbol_histogram_TVALID(1)
    );
\odata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[20]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(20),
      O => symbol_histogram_TVALID(20)
    );
\odata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[21]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(21),
      O => symbol_histogram_TVALID(21)
    );
\odata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[22]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(22),
      O => symbol_histogram_TVALID(22)
    );
\odata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[23]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(23),
      O => symbol_histogram_TVALID(23)
    );
\odata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[24]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(24),
      O => symbol_histogram_TVALID(24)
    );
\odata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[25]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(25),
      O => symbol_histogram_TVALID(25)
    );
\odata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[26]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(26),
      O => symbol_histogram_TVALID(26)
    );
\odata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[27]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(27),
      O => symbol_histogram_TVALID(27)
    );
\odata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[28]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(28),
      O => symbol_histogram_TVALID(28)
    );
\odata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[29]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(29),
      O => symbol_histogram_TVALID(29)
    );
\odata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[2]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(2),
      O => symbol_histogram_TVALID(2)
    );
\odata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[30]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(30),
      O => symbol_histogram_TVALID(30)
    );
\odata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[31]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(31),
      O => symbol_histogram_TVALID(31)
    );
\odata[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[32]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(32),
      O => symbol_histogram_TVALID(32)
    );
\odata[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[33]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(33),
      O => symbol_histogram_TVALID(33)
    );
\odata[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[34]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(34),
      O => symbol_histogram_TVALID(34)
    );
\odata[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[35]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(35),
      O => symbol_histogram_TVALID(35)
    );
\odata[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[36]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(36),
      O => symbol_histogram_TVALID(36)
    );
\odata[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[37]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(37),
      O => symbol_histogram_TVALID(37)
    );
\odata[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[38]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(38),
      O => symbol_histogram_TVALID(38)
    );
\odata[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[39]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(39),
      O => symbol_histogram_TVALID(39)
    );
\odata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[3]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(3),
      O => symbol_histogram_TVALID(3)
    );
\odata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[40]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(40),
      O => symbol_histogram_TVALID(40)
    );
\odata[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(41),
      I1 => \^ireg_reg[48]_0\(0),
      O => symbol_histogram_TVALID(41)
    );
\odata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[4]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(4),
      O => symbol_histogram_TVALID(4)
    );
\odata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[5]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(5),
      O => symbol_histogram_TVALID(5)
    );
\odata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[6]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(6),
      O => symbol_histogram_TVALID(6)
    );
\odata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[7]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(7),
      O => symbol_histogram_TVALID(7)
    );
\odata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[8]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(8),
      O => symbol_histogram_TVALID(8)
    );
\odata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[9]\,
      I1 => \^ireg_reg[48]_0\(0),
      I2 => D(9),
      O => symbol_histogram_TVALID(9)
    );
ram_reg_0_127_0_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => stream_buffer_0_chan_full_n,
      I1 => icmp_ln25_reg_248,
      I2 => \ireg_reg[48]_1\,
      I3 => Q(0),
      O => \^full_n_reg\
    );
ram_reg_0_127_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ram_reg_0_127_0_0_i_4_n_7,
      I1 => ram_reg_0_127_0_0_i_3_0(5),
      I2 => ram_reg_0_127_0_0_i_3_0(6),
      I3 => ram_reg_0_127_0_0_i_3_0(3),
      I4 => ram_reg_0_127_0_0_i_3_0(4),
      O => \^i_0_i_reg_177_reg[5]\
    );
ram_reg_0_127_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => ram_reg_0_127_0_0_i_3_0(0),
      I1 => ram_reg_0_127_0_0_i_3_0(7),
      I2 => ram_reg_0_127_0_0_i_3_0(8),
      I3 => ram_reg_0_127_0_0_i_3_0(2),
      I4 => ram_reg_0_127_0_0_i_3_0(1),
      O => ram_reg_0_127_0_0_i_4_n_7
    );
symbol_histogram_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(41),
      I1 => ap_rst_n,
      I2 => \^ireg_reg[48]_0\(0),
      O => symbol_histogram_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized1\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    result_user_V_reg_507 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized1\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized1\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized1\ is
  signal \ireg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_7\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0C000A000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => result_user_V_reg_507,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => encoding_TREADY,
      I5 => \ireg_reg[1]_0\,
      O => \ireg[0]_i_1_n_7\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => encoding_TREADY,
      I4 => \ireg_reg[1]_0\,
      O => \ireg[1]_i_1_n_7\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_7\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_7\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized1_47\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    \ireg_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized1_47\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized1_47\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized1_47\ is
  signal \ireg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_7\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0C000A000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => \ireg_reg[0]_1\,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => encoding_TREADY,
      I5 => \ireg_reg[1]_0\,
      O => \ireg[0]_i_1_n_7\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => encoding_TREADY,
      I4 => \ireg_reg[1]_0\,
      O => \ireg[1]_i_1_n_7\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_7\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_7\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized1_49\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    result_id_V_reg_512 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized1_49\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized1_49\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized1_49\ is
  signal \ireg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_7\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0C000A000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => result_id_V_reg_512,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => encoding_TREADY,
      I5 => \ireg_reg[1]_0\,
      O => \ireg[0]_i_1_n_7\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => encoding_TREADY,
      I4 => \ireg_reg[1]_0\,
      O => \ireg[1]_i_1_n_7\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_7\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_7\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized1_51\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    result_dest_V_reg_517 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized1_51\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized1_51\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized1_51\ is
  signal \ireg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_7\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0C000A000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => result_dest_V_reg_517,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => encoding_TREADY,
      I5 => \ireg_reg[1]_0\,
      O => \ireg[0]_i_1_n_7\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => encoding_TREADY,
      I4 => \ireg_reg[1]_0\,
      O => \ireg[1]_i_1_n_7\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_7\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_7\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized1_56\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : in STD_LOGIC;
    symbol_histogram_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized1_56\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized1_56\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized1_56\ is
  signal \ireg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_7\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000A0A0C0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => symbol_histogram_TUSER(0),
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_0\,
      I4 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1_n_7\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C00080"
    )
        port map (
      I0 => symbol_histogram_TVALID,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_0\,
      I3 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1_n_7\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_7\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_7\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized1_58\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : in STD_LOGIC;
    symbol_histogram_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized1_58\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized1_58\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized1_58\ is
  signal \ireg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_7\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000A0A0C0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => symbol_histogram_TID(0),
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_0\,
      I4 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1_n_7\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C00080"
    )
        port map (
      I0 => symbol_histogram_TVALID,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_0\,
      I3 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1_n_7\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_7\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_7\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized1_60\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : in STD_LOGIC;
    symbol_histogram_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized1_60\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized1_60\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized1_60\ is
  signal \ireg[0]_i_1_n_7\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_7\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A000A0A0C0A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => symbol_histogram_TDEST(0),
      I2 => ap_rst_n,
      I3 => \ireg_reg[1]_0\,
      I4 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      I5 => \^p_0_in\,
      O => \ireg[0]_i_1_n_7\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C00080"
    )
        port map (
      I0 => symbol_histogram_TVALID,
      I1 => ap_rst_n,
      I2 => \ireg_reg[1]_0\,
      I3 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      I4 => \^p_0_in\,
      O => \ireg[1]_i_1_n_7\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_7\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_7\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized2\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TVALID_int : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    count : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_reg[0]\ : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \ireg_reg[26]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized2\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized2\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[0]_i_2__4_n_7\ : STD_LOGIC;
  signal \^encoding_tvalid_int\ : STD_LOGIC;
  signal \ireg[32]_i_1_n_7\ : STD_LOGIC;
  signal \ireg_reg_n_7_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_7_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \i1_0_reg_241[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ireg[32]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \odata[10]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \odata[11]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \odata[12]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \odata[13]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \odata[14]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \odata[15]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \odata[16]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \odata[17]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \odata[18]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \odata[19]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \odata[1]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \odata[20]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \odata[21]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \odata[22]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \odata[23]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \odata[24]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \odata[25]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \odata[26]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \odata[2]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \odata[32]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \odata[3]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \odata[4]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \odata[5]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \odata[6]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \odata[7]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \odata[8]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \odata[9]_i_1__0\ : label is "soft_lutpair110";
begin
  Q(0) <= \^q\(0);
  encoding_TVALID_int <= \^encoding_tvalid_int\;
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(3),
      I1 => \^q\(0),
      I2 => \count_reg[1]\,
      I3 => \ap_CS_fsm_reg[3]\(0),
      O => \ap_CS_fsm_reg[7]\(0)
    );
\ap_CS_fsm[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(2),
      I1 => \^q\(0),
      I2 => \count_reg[1]\,
      I3 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_CS_fsm_reg[7]\(1)
    );
\ap_CS_fsm[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(3),
      I1 => \count_reg[1]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[3]\(2),
      O => \ap_CS_fsm_reg[7]\(2)
    );
\count[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B888888888"
    )
        port map (
      I0 => \count[0]_i_2__4_n_7\,
      I1 => \ap_CS_fsm_reg[3]\(2),
      I2 => \count_reg[0]\,
      I3 => \count_reg[0]_0\,
      I4 => encoding_TREADY,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[6]\
    );
\count[0]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44CC4ECE00000000"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \count_reg[0]\,
      I2 => \count_reg[1]\,
      I3 => encoding_TREADY,
      I4 => \^q\(0),
      I5 => ap_rst_n,
      O => \count[0]_i_2__4_n_7\
    );
\count[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFBBBBBBBB"
    )
        port map (
      I0 => encoding_TREADY,
      I1 => \count_reg[0]\,
      I2 => \^q\(0),
      I3 => \count_reg[1]\,
      I4 => \ap_CS_fsm_reg[3]\(2),
      I5 => \count_reg[0]_0\,
      O => count(0)
    );
\i1_0_reg_241[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg[1]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[3]\(3),
      O => E(0)
    );
\ireg[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => encoding_TREADY,
      I2 => \ireg_reg[32]_0\(0),
      I3 => ap_rst_n,
      O => \ireg[32]_i_1_n_7\
    );
\ireg[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg[1]\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[3]\(2),
      O => \^encoding_tvalid_int\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(0),
      Q => \ireg_reg_n_7_[0]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(10),
      Q => \ireg_reg_n_7_[10]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(11),
      Q => \ireg_reg_n_7_[11]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(12),
      Q => \ireg_reg_n_7_[12]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(13),
      Q => \ireg_reg_n_7_[13]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(14),
      Q => \ireg_reg_n_7_[14]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(15),
      Q => \ireg_reg_n_7_[15]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(16),
      Q => \ireg_reg_n_7_[16]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(17),
      Q => \ireg_reg_n_7_[17]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(18),
      Q => \ireg_reg_n_7_[18]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(19),
      Q => \ireg_reg_n_7_[19]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(1),
      Q => \ireg_reg_n_7_[1]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(20),
      Q => \ireg_reg_n_7_[20]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(21),
      Q => \ireg_reg_n_7_[21]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(22),
      Q => \ireg_reg_n_7_[22]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(23),
      Q => \ireg_reg_n_7_[23]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(24),
      Q => \ireg_reg_n_7_[24]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(25),
      Q => \ireg_reg_n_7_[25]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(26),
      Q => \ireg_reg_n_7_[26]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(2),
      Q => \ireg_reg_n_7_[2]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \^encoding_tvalid_int\,
      Q => \^q\(0),
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(3),
      Q => \ireg_reg_n_7_[3]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(4),
      Q => \ireg_reg_n_7_[4]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(5),
      Q => \ireg_reg_n_7_[5]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(6),
      Q => \ireg_reg_n_7_[6]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(7),
      Q => \ireg_reg_n_7_[7]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(8),
      Q => \ireg_reg_n_7_[8]\,
      R => \ireg[32]_i_1_n_7\
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ireg_reg[32]_1\(0),
      D => \ireg_reg[26]_0\(9),
      Q => \ireg_reg_n_7_[9]\,
      R => \ireg[32]_i_1_n_7\
    );
\odata[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(0),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_7_[0]\,
      O => D(0)
    );
\odata[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[10]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(10),
      O => D(10)
    );
\odata[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[11]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(11),
      O => D(11)
    );
\odata[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[12]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(12),
      O => D(12)
    );
\odata[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[13]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(13),
      O => D(13)
    );
\odata[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[14]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(14),
      O => D(14)
    );
\odata[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(15),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_7_[15]\,
      O => D(15)
    );
\odata[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(16),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_7_[16]\,
      O => D(16)
    );
\odata[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[17]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(17),
      O => D(17)
    );
\odata[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[18]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(18),
      O => D(18)
    );
\odata[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[19]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(19),
      O => D(19)
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(1),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_7_[1]\,
      O => D(1)
    );
\odata[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[20]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(20),
      O => D(20)
    );
\odata[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(21),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_7_[21]\,
      O => D(21)
    );
\odata[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[22]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(22),
      O => D(22)
    );
\odata[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[23]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(23),
      O => D(23)
    );
\odata[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(24),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_7_[24]\,
      O => D(24)
    );
\odata[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[25]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(25),
      O => D(25)
    );
\odata[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \ireg_reg[26]_0\(26),
      I1 => \^q\(0),
      I2 => \ireg_reg_n_7_[26]\,
      O => D(26)
    );
\odata[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[2]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(2),
      O => D(2)
    );
\odata[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \count_reg[1]\,
      I1 => \ap_CS_fsm_reg[3]\(2),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[3]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(3),
      O => D(3)
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[4]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(4),
      O => D(4)
    );
\odata[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[5]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(5),
      O => D(5)
    );
\odata[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[6]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(6),
      O => D(6)
    );
\odata[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[7]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(7),
      O => D(7)
    );
\odata[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[8]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(8),
      O => D(8)
    );
\odata[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_7_[9]\,
      I1 => \^q\(0),
      I2 => \ireg_reg[26]_0\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_ibuf__parameterized3\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[3]_0\ : out STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \ireg_reg[4]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_ibuf__parameterized3\ : entity is "ibuf";
end \design_1_huffman_encoding_0_1_ibuf__parameterized3\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_ibuf__parameterized3\ is
  signal \ireg[3]_i_1_n_7\ : STD_LOGIC;
  signal \ireg[4]_i_1_n_7\ : STD_LOGIC;
  signal \^ireg_reg[3]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[3]_0\ <= \^ireg_reg[3]_0\;
  p_0_in <= \^p_0_in\;
\ireg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088C0808"
    )
        port map (
      I0 => \^ireg_reg[3]_0\,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => encoding_TREADY,
      I4 => \ireg_reg[4]_0\,
      O => \ireg[3]_i_1_n_7\
    );
\ireg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C80000"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => encoding_TREADY,
      I4 => \ireg_reg[4]_0\,
      O => \ireg[4]_i_1_n_7\
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[3]_i_1_n_7\,
      Q => \^ireg_reg[3]_0\,
      R => '0'
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[4]_i_1_n_7\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_obuf is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_0_write : out STD_LOGIC;
    \odata_reg[48]_0\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[48]_1\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_3 : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    icmp_ln25_reg_248 : in STD_LOGIC;
    stream_buffer_0_chan_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[48]\ : in STD_LOGIC;
    \ireg_reg[48]_0\ : in STD_LOGIC;
    \ireg_reg[48]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_127_0_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 41 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_obuf : entity is "obuf";
end design_1_huffman_encoding_0_1_obuf;

architecture STRUCTURE of design_1_huffman_encoding_0_1_obuf is
  signal \^loop_read_stream_pro_u0_stream_buffer_0_write\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_3_n_7 : STD_LOGIC;
  signal mem_reg_i_13_n_7 : STD_LOGIC;
  signal \odata[48]_i_1_n_7\ : STD_LOGIC;
  signal \^odata_reg[48]_0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_0_i_reg_177[8]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \icmp_ln25_reg_248[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ireg[48]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_257[40]_i_1\ : label is "soft_lutpair29";
begin
  Loop_read_stream_pro_U0_stream_buffer_0_write <= \^loop_read_stream_pro_u0_stream_buffer_0_write\;
  \odata_reg[48]_0\(41 downto 0) <= \^odata_reg[48]_0\(41 downto 0);
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080AA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => mem_reg,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      I5 => ap_enable_reg_pp0_iter1_i_3_n_7,
      O => ap_rst_n_0
    );
ap_enable_reg_pp0_iter1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF00DFDFDFDF"
    )
        port map (
      I0 => \ireg_reg[48]\,
      I1 => \^odata_reg[48]_0\(41),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => stream_buffer_0_chan_full_n,
      I4 => icmp_ln25_reg_248,
      I5 => mem_reg,
      O => ap_enable_reg_pp0_iter1_i_3_n_7
    );
\i_0_i_reg_177[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ireg_reg[48]\,
      I1 => \^odata_reg[48]_0\(41),
      I2 => \ireg_reg[48]_0\,
      I3 => ap_enable_reg_pp0_iter0,
      O => Loop_read_stream_pro_U0_stream_buffer_3_we0
    );
\icmp_ln25_reg_248[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF750055"
    )
        port map (
      I0 => \ireg_reg[48]\,
      I1 => \^odata_reg[48]_0\(41),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ireg_reg[48]_0\,
      I4 => icmp_ln25_reg_248,
      O => \odata_reg[48]_1\
    );
\ireg[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => \ireg_reg[48]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ireg_reg[48]_0\,
      I3 => \^odata_reg[48]_0\(41),
      I4 => \ireg_reg[48]_1\(0),
      O => ap_enable_reg_pp0_iter0_reg(0)
    );
mem_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^odata_reg[48]_0\(41),
      I2 => \ireg_reg[48]\,
      O => mem_reg_i_13_n_7
    );
mem_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => icmp_ln25_reg_248,
      I1 => mem_reg,
      I2 => stream_buffer_0_chan_full_n,
      I3 => Q(0),
      I4 => mem_reg_i_13_n_7,
      O => \^loop_read_stream_pro_u0_stream_buffer_0_write\
    );
\odata[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55D5"
    )
        port map (
      I0 => \^odata_reg[48]_0\(41),
      I1 => \ireg_reg[48]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ireg_reg[48]_0\,
      O => \odata[48]_i_1_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(0),
      Q => \^odata_reg[48]_0\(0),
      R => SS(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(10),
      Q => \^odata_reg[48]_0\(10),
      R => SS(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(11),
      Q => \^odata_reg[48]_0\(11),
      R => SS(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(12),
      Q => \^odata_reg[48]_0\(12),
      R => SS(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(13),
      Q => \^odata_reg[48]_0\(13),
      R => SS(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(14),
      Q => \^odata_reg[48]_0\(14),
      R => SS(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(15),
      Q => \^odata_reg[48]_0\(15),
      R => SS(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(16),
      Q => \^odata_reg[48]_0\(16),
      R => SS(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(17),
      Q => \^odata_reg[48]_0\(17),
      R => SS(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(18),
      Q => \^odata_reg[48]_0\(18),
      R => SS(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(19),
      Q => \^odata_reg[48]_0\(19),
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(1),
      Q => \^odata_reg[48]_0\(1),
      R => SS(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(20),
      Q => \^odata_reg[48]_0\(20),
      R => SS(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(21),
      Q => \^odata_reg[48]_0\(21),
      R => SS(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(22),
      Q => \^odata_reg[48]_0\(22),
      R => SS(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(23),
      Q => \^odata_reg[48]_0\(23),
      R => SS(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(24),
      Q => \^odata_reg[48]_0\(24),
      R => SS(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(25),
      Q => \^odata_reg[48]_0\(25),
      R => SS(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(26),
      Q => \^odata_reg[48]_0\(26),
      R => SS(0)
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(27),
      Q => \^odata_reg[48]_0\(27),
      R => SS(0)
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(28),
      Q => \^odata_reg[48]_0\(28),
      R => SS(0)
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(29),
      Q => \^odata_reg[48]_0\(29),
      R => SS(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(2),
      Q => \^odata_reg[48]_0\(2),
      R => SS(0)
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(30),
      Q => \^odata_reg[48]_0\(30),
      R => SS(0)
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(31),
      Q => \^odata_reg[48]_0\(31),
      R => SS(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(32),
      Q => \^odata_reg[48]_0\(32),
      R => SS(0)
    );
\odata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(33),
      Q => \^odata_reg[48]_0\(33),
      R => SS(0)
    );
\odata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(34),
      Q => \^odata_reg[48]_0\(34),
      R => SS(0)
    );
\odata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(35),
      Q => \^odata_reg[48]_0\(35),
      R => SS(0)
    );
\odata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(36),
      Q => \^odata_reg[48]_0\(36),
      R => SS(0)
    );
\odata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(37),
      Q => \^odata_reg[48]_0\(37),
      R => SS(0)
    );
\odata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(38),
      Q => \^odata_reg[48]_0\(38),
      R => SS(0)
    );
\odata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(39),
      Q => \^odata_reg[48]_0\(39),
      R => SS(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(3),
      Q => \^odata_reg[48]_0\(3),
      R => SS(0)
    );
\odata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(40),
      Q => \^odata_reg[48]_0\(40),
      R => SS(0)
    );
\odata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(41),
      Q => \^odata_reg[48]_0\(41),
      R => SS(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(4),
      Q => \^odata_reg[48]_0\(4),
      R => SS(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(5),
      Q => \^odata_reg[48]_0\(5),
      R => SS(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(6),
      Q => \^odata_reg[48]_0\(6),
      R => SS(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(7),
      Q => \^odata_reg[48]_0\(7),
      R => SS(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(8),
      Q => \^odata_reg[48]_0\(8),
      R => SS(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[48]_i_1_n_7\,
      D => D(9),
      Q => \^odata_reg[48]_0\(9),
      R => SS(0)
    );
ram_reg_0_127_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ireg_reg[48]_0\,
      I2 => \^odata_reg[48]_0\(41),
      I3 => \ireg_reg[48]\,
      I4 => ram_reg_0_127_0_0(0),
      I5 => ram_reg_0_127_0_0(1),
      O => ap_enable_reg_pp0_iter0_reg_0
    );
ram_reg_128_255_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ireg_reg[48]_0\,
      I2 => \^odata_reg[48]_0\(41),
      I3 => \ireg_reg[48]\,
      I4 => ram_reg_0_127_0_0(1),
      I5 => ram_reg_0_127_0_0(0),
      O => ap_enable_reg_pp0_iter0_reg_1
    );
ram_reg_256_383_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ireg_reg[48]_0\,
      I2 => \^odata_reg[48]_0\(41),
      I3 => \ireg_reg[48]\,
      I4 => ram_reg_0_127_0_0(0),
      I5 => ram_reg_0_127_0_0(1),
      O => ap_enable_reg_pp0_iter0_reg_2
    );
ram_reg_384_511_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ireg_reg[48]_0\,
      I2 => \^odata_reg[48]_0\(41),
      I3 => \ireg_reg[48]\,
      I4 => ram_reg_0_127_0_0(0),
      I5 => ram_reg_0_127_0_0(1),
      O => ap_enable_reg_pp0_iter0_reg_3
    );
\tmp_data_V_reg_257[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \ireg_reg[48]_0\,
      I1 => \^odata_reg[48]_0\(41),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ireg_reg[48]\,
      O => E(0)
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^loop_read_stream_pro_u0_stream_buffer_0_write\,
      I1 => stream_buffer_0_chan_full_n,
      O => full_n_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized1\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    encoding_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    result_user_V_reg_507 : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized1\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized1\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized1\ is
  signal \^encoding_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \odata[1]_i_1_n_7\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  encoding_TUSER(0) <= \^encoding_tuser\(0);
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF44F44BBB00B00"
    )
        port map (
      I0 => encoding_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => p_0_in,
      I3 => result_user_V_reg_507,
      I4 => \odata_reg[0]_0\,
      I5 => \^encoding_tuser\(0),
      O => \odata[0]_i_1__1_n_7\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => p_0_in,
      I2 => \^odata_reg[1]_0\,
      I3 => encoding_TREADY,
      O => \odata[1]_i_1_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__1_n_7\,
      Q => \^encoding_tuser\(0),
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1_n_7\,
      Q => \^odata_reg[1]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized1_48\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    encoding_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    \odata_reg[0]_1\ : in STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized1_48\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized1_48\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized1_48\ is
  signal \^encoding_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \odata[1]_i_1_n_7\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  encoding_TLAST(0) <= \^encoding_tlast\(0);
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF44F44BBB00B00"
    )
        port map (
      I0 => encoding_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => p_0_in,
      I3 => \odata_reg[0]_0\,
      I4 => \odata_reg[0]_1\,
      I5 => \^encoding_tlast\(0),
      O => \odata[0]_i_1__2_n_7\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => p_0_in,
      I2 => \^odata_reg[1]_0\,
      I3 => encoding_TREADY,
      O => \odata[1]_i_1_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__2_n_7\,
      Q => \^encoding_tlast\(0),
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1_n_7\,
      Q => \^odata_reg[1]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized1_50\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    encoding_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    result_id_V_reg_512 : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized1_50\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized1_50\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized1_50\ is
  signal \^encoding_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \odata[1]_i_1_n_7\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  encoding_TID(0) <= \^encoding_tid\(0);
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF44F44BBB00B00"
    )
        port map (
      I0 => encoding_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => p_0_in,
      I3 => result_id_V_reg_512,
      I4 => \odata_reg[0]_0\,
      I5 => \^encoding_tid\(0),
      O => \odata[0]_i_1__3_n_7\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => p_0_in,
      I2 => \^odata_reg[1]_0\,
      I3 => encoding_TREADY,
      O => \odata[1]_i_1_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__3_n_7\,
      Q => \^encoding_tid\(0),
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1_n_7\,
      Q => \^odata_reg[1]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized1_52\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    encoding_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TREADY : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    result_dest_V_reg_517 : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized1_52\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized1_52\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized1_52\ is
  signal \^encoding_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \odata[1]_i_1_n_7\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  encoding_TDEST(0) <= \^encoding_tdest\(0);
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF44F44BBB00B00"
    )
        port map (
      I0 => encoding_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => p_0_in,
      I3 => result_dest_V_reg_517,
      I4 => \odata_reg[0]_0\,
      I5 => \^encoding_tdest\(0),
      O => \odata[0]_i_1__4_n_7\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => p_0_in,
      I2 => \^odata_reg[1]_0\,
      I3 => encoding_TREADY,
      O => \odata[1]_i_1_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__4_n_7\,
      Q => \^encoding_tdest\(0),
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1_n_7\,
      Q => \^odata_reg[1]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized1_57\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_d0 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    symbol_histogram_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized1_57\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized1_57\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized1_57\ is
  signal \^loop_read_stream_pro_u0_stream_buffer_3_d0\ : STD_LOGIC;
  signal \odata[0]_i_1_n_7\ : STD_LOGIC;
  signal \odata[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \odata[1]_i_1_n_7\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair32";
begin
  Loop_read_stream_pro_U0_stream_buffer_3_d0 <= \^loop_read_stream_pro_u0_stream_buffer_3_d0\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => symbol_histogram_TUSER(0),
      I3 => \odata[0]_i_2__1_n_7\,
      I4 => \^loop_read_stream_pro_u0_stream_buffer_3_d0\,
      O => \odata[0]_i_1_n_7\
    );
\odata[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^odata_reg[1]_0\,
      I1 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__1_n_7\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => symbol_histogram_TVALID,
      I1 => p_0_in,
      I2 => \^odata_reg[1]_0\,
      I3 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      O => \odata[1]_i_1_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1_n_7\,
      Q => \^loop_read_stream_pro_u0_stream_buffer_3_d0\,
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1_n_7\,
      Q => \^odata_reg[1]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized1_59\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_5_d0 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    symbol_histogram_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized1_59\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized1_59\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized1_59\ is
  signal \^loop_read_stream_pro_u0_stream_buffer_5_d0\ : STD_LOGIC;
  signal \odata[0]_i_1_n_7\ : STD_LOGIC;
  signal \odata[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \odata[1]_i_1_n_7\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair31";
begin
  Loop_read_stream_pro_U0_stream_buffer_5_d0 <= \^loop_read_stream_pro_u0_stream_buffer_5_d0\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => symbol_histogram_TID(0),
      I3 => \odata[0]_i_2__0_n_7\,
      I4 => \^loop_read_stream_pro_u0_stream_buffer_5_d0\,
      O => \odata[0]_i_1_n_7\
    );
\odata[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^odata_reg[1]_0\,
      I1 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__0_n_7\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => symbol_histogram_TVALID,
      I1 => p_0_in,
      I2 => \^odata_reg[1]_0\,
      I3 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      O => \odata[1]_i_1_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1_n_7\,
      Q => \^loop_read_stream_pro_u0_stream_buffer_5_d0\,
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1_n_7\,
      Q => \^odata_reg[1]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized1_61\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_6_d0 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    symbol_histogram_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized1_61\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized1_61\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized1_61\ is
  signal \^loop_read_stream_pro_u0_stream_buffer_6_d0\ : STD_LOGIC;
  signal \odata[0]_i_1_n_7\ : STD_LOGIC;
  signal \odata[0]_i_2_n_7\ : STD_LOGIC;
  signal \odata[1]_i_1_n_7\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair30";
begin
  Loop_read_stream_pro_U0_stream_buffer_6_d0 <= \^loop_read_stream_pro_u0_stream_buffer_6_d0\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => symbol_histogram_TDEST(0),
      I3 => \odata[0]_i_2_n_7\,
      I4 => \^loop_read_stream_pro_u0_stream_buffer_6_d0\,
      O => \odata[0]_i_1_n_7\
    );
\odata[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^odata_reg[1]_0\,
      I1 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      I2 => ap_rst_n,
      O => \odata[0]_i_2_n_7\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => symbol_histogram_TVALID,
      I1 => p_0_in,
      I2 => \^odata_reg[1]_0\,
      I3 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      O => \odata[1]_i_1_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1_n_7\,
      Q => \^loop_read_stream_pro_u0_stream_buffer_6_d0\,
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1_n_7\,
      Q => \^odata_reg[1]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized2\ is
  port (
    encoding_TREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    encoding_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized2\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized2\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \odata[26]_i_1__0_n_7\ : STD_LOGIC;
begin
  Q(27 downto 0) <= \^q\(27 downto 0);
\ireg[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => encoding_TREADY,
      I1 => \^q\(27),
      I2 => \ireg_reg[32]\(0),
      O => encoding_TREADY_0(0)
    );
\odata[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(27),
      I1 => encoding_TREADY,
      O => \odata[26]_i_1__0_n_7\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(0),
      Q => \^q\(0),
      R => SS(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(10),
      Q => \^q\(10),
      R => SS(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(11),
      Q => \^q\(11),
      R => SS(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(12),
      Q => \^q\(12),
      R => SS(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(13),
      Q => \^q\(13),
      R => SS(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(14),
      Q => \^q\(14),
      R => SS(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(15),
      Q => \^q\(15),
      R => SS(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(16),
      Q => \^q\(16),
      R => SS(0)
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(17),
      Q => \^q\(17),
      R => SS(0)
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(18),
      Q => \^q\(18),
      R => SS(0)
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(19),
      Q => \^q\(19),
      R => SS(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(1),
      Q => \^q\(1),
      R => SS(0)
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(20),
      Q => \^q\(20),
      R => SS(0)
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(21),
      Q => \^q\(21),
      R => SS(0)
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(22),
      Q => \^q\(22),
      R => SS(0)
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(23),
      Q => \^q\(23),
      R => SS(0)
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(24),
      Q => \^q\(24),
      R => SS(0)
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(25),
      Q => \^q\(25),
      R => SS(0)
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(26),
      Q => \^q\(26),
      R => SS(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(2),
      Q => \^q\(2),
      R => SS(0)
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(27),
      Q => \^q\(27),
      R => SS(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(3),
      Q => \^q\(3),
      R => SS(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(4),
      Q => \^q\(4),
      R => SS(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(5),
      Q => \^q\(5),
      R => SS(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(6),
      Q => \^q\(6),
      R => SS(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(7),
      Q => \^q\(7),
      R => SS(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(8),
      Q => \^q\(8),
      R => SS(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[26]_i_1__0_n_7\,
      D => D(9),
      Q => \^q\(9),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_obuf__parameterized3\ is
  port (
    \odata_reg[4]_0\ : out STD_LOGIC;
    encoding_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TVALID_int : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    \odata_reg[3]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_obuf__parameterized3\ : entity is "obuf";
end \design_1_huffman_encoding_0_1_obuf__parameterized3\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_obuf__parameterized3\ is
  signal \^encoding_tkeep\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \odata[3]_i_1_n_7\ : STD_LOGIC;
  signal \odata[4]_i_1_n_7\ : STD_LOGIC;
  signal \^odata_reg[4]_0\ : STD_LOGIC;
begin
  encoding_TKEEP(0) <= \^encoding_tkeep\(0);
  \odata_reg[4]_0\ <= \^odata_reg[4]_0\;
\odata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDDD0D"
    )
        port map (
      I0 => p_0_in,
      I1 => \odata_reg[3]_0\,
      I2 => \^odata_reg[4]_0\,
      I3 => encoding_TREADY,
      I4 => \^encoding_tkeep\(0),
      O => \odata[3]_i_1_n_7\
    );
\odata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => encoding_TVALID_int,
      I1 => p_0_in,
      I2 => \^odata_reg[4]_0\,
      I3 => encoding_TREADY,
      O => \odata[4]_i_1_n_7\
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[3]_i_1_n_7\,
      Q => \^encoding_tkeep\(0),
      R => SS(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[4]_i_1_n_7\,
      Q => \^odata_reg[4]_0\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_current_digifYi_ram is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    digit_V_reg_7007 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp4_iter0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp2_iter2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[2]\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_7\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_7\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[2]_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_7\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_7\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_7\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_7\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_7\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_7\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_7\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_7\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \location_curr_V_reg_7056_reg[6]_i_4_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_7\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_7\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_7\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_7\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_7\ : in STD_LOGIC;
    ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \re_sort_location_las_1_reg_7071_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \re_sort_location_las_1_reg_7071_reg[0]_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_current_digifYi_ram : entity is "sort_current_digifYi_ram";
end design_1_huffman_encoding_0_1_sort_current_digifYi_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_current_digifYi_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^doado\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal current_digit_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal current_digit_V_ce0 : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_5_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_6_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_7_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_8_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_5_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_6_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_7_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_8_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_5_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_6_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_7_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_8_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_5_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_6_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_7_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_8_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_10_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_4_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_7_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_8_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_9_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056_reg[3]_i_4_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056_reg[4]_i_3_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056_reg[4]_i_4_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056_reg[5]_i_4_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056_reg[6]_i_4_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \re_sort_location_las_1_reg_7071[0]_i_10_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_3_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_4_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_7_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_8_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_9_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_10_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_11_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_12_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_13_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_14_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_15_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_16_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_17_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_2_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_3_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[7]_i_2_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071_reg[0]_i_5_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071_reg[0]_i_6_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071_reg[5]_i_4_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071_reg[5]_i_5_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071_reg[5]_i_8_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071_reg[5]_i_9_n_7\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "current_digit_V_U/sort_current_digifYi_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 3;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 3;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[1]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[2]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[3]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[4]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[6]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[7]_i_1\ : label is "soft_lutpair365";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  DOADO(3 downto 0) <= \^doado\(3 downto 0);
  E(0) <= \^e\(0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\location_curr_V_reg_7056[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \^ram_reg_0\(0)
    );
\location_curr_V_reg_7056[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071[5]_i_3_n_7\,
      O => \^ram_reg_0\(1)
    );
\location_curr_V_reg_7056[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071[5]_i_2_n_7\,
      O => \^ram_reg_0\(2)
    );
\location_curr_V_reg_7056[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FBFB08FB08FB"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[3]\,
      I1 => \re_sort_location_las_1_reg_7071[0]_i_3_n_7\,
      I2 => \re_sort_location_las_1_reg_7071[0]_i_4_n_7\,
      I3 => \location_curr_V_reg_7056_reg[3]_i_3_n_7\,
      I4 => \location_curr_V_reg_7056_reg[3]_i_4_n_7\,
      I5 => \^doado\(3),
      O => \^ram_reg_0\(3)
    );
\location_curr_V_reg_7056[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[3]_i_3_0\,
      I1 => \location_curr_V_reg_7056_reg[3]_i_3_1\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[3]_i_3_2\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[3]_i_3_3\,
      O => \location_curr_V_reg_7056[3]_i_5_n_7\
    );
\location_curr_V_reg_7056[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[3]_i_3_4\,
      I1 => \location_curr_V_reg_7056_reg[3]_i_3_5\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[3]_i_3_6\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[3]_i_3_7\,
      O => \location_curr_V_reg_7056[3]_i_6_n_7\
    );
\location_curr_V_reg_7056[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[3]_i_4_4\,
      I1 => \location_curr_V_reg_7056_reg[3]_i_4_5\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[3]_i_4_6\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[3]_i_4_7\,
      O => \location_curr_V_reg_7056[3]_i_7_n_7\
    );
\location_curr_V_reg_7056[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[3]_i_4_0\,
      I1 => \location_curr_V_reg_7056_reg[3]_i_4_1\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[3]_i_4_2\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[3]_i_4_3\,
      O => \location_curr_V_reg_7056[3]_i_8_n_7\
    );
\location_curr_V_reg_7056[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FBFB08FB08FB"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[4]\,
      I1 => \re_sort_location_las_1_reg_7071[0]_i_3_n_7\,
      I2 => \re_sort_location_las_1_reg_7071[0]_i_4_n_7\,
      I3 => \location_curr_V_reg_7056_reg[4]_i_3_n_7\,
      I4 => \location_curr_V_reg_7056_reg[4]_i_4_n_7\,
      I5 => \^doado\(3),
      O => \^ram_reg_0\(4)
    );
\location_curr_V_reg_7056[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[4]_i_3_0\,
      I1 => \location_curr_V_reg_7056_reg[4]_i_3_1\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[4]_i_3_2\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[4]_i_3_3\,
      O => \location_curr_V_reg_7056[4]_i_5_n_7\
    );
\location_curr_V_reg_7056[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[4]_i_3_4\,
      I1 => \location_curr_V_reg_7056_reg[4]_i_3_5\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[4]_i_3_6\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[4]_i_3_7\,
      O => \location_curr_V_reg_7056[4]_i_6_n_7\
    );
\location_curr_V_reg_7056[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[4]_i_4_0\,
      I1 => \location_curr_V_reg_7056_reg[4]_i_4_1\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[4]_i_4_2\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[4]_i_4_3\,
      O => \location_curr_V_reg_7056[4]_i_7_n_7\
    );
\location_curr_V_reg_7056[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[4]_i_4_4\,
      I1 => \location_curr_V_reg_7056_reg[4]_i_4_5\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[4]_i_4_6\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[4]_i_4_7\,
      O => \location_curr_V_reg_7056[4]_i_8_n_7\
    );
\location_curr_V_reg_7056[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FBFB08FB08FB"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[5]\,
      I1 => \re_sort_location_las_1_reg_7071[0]_i_3_n_7\,
      I2 => \re_sort_location_las_1_reg_7071[0]_i_4_n_7\,
      I3 => \location_curr_V_reg_7056_reg[5]_i_3_n_7\,
      I4 => \location_curr_V_reg_7056_reg[5]_i_4_n_7\,
      I5 => \^doado\(3),
      O => \^ram_reg_0\(5)
    );
\location_curr_V_reg_7056[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[5]_i_3_0\,
      I1 => \location_curr_V_reg_7056_reg[5]_i_3_1\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[5]_i_3_2\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[5]_i_3_3\,
      O => \location_curr_V_reg_7056[5]_i_5_n_7\
    );
\location_curr_V_reg_7056[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[5]_i_3_4\,
      I1 => \location_curr_V_reg_7056_reg[5]_i_3_5\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[5]_i_3_6\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[5]_i_3_7\,
      O => \location_curr_V_reg_7056[5]_i_6_n_7\
    );
\location_curr_V_reg_7056[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[5]_i_4_4\,
      I1 => \location_curr_V_reg_7056_reg[5]_i_4_5\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[5]_i_4_6\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[5]_i_4_7\,
      O => \location_curr_V_reg_7056[5]_i_7_n_7\
    );
\location_curr_V_reg_7056[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[5]_i_4_0\,
      I1 => \location_curr_V_reg_7056_reg[5]_i_4_1\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[5]_i_4_2\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[5]_i_4_3\,
      O => \location_curr_V_reg_7056[5]_i_8_n_7\
    );
\location_curr_V_reg_7056[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[6]\,
      I1 => \location_curr_V_reg_7056[7]_i_4_n_7\,
      I2 => \location_curr_V_reg_7056_reg[6]_i_3_n_7\,
      I3 => \^doado\(3),
      I4 => \location_curr_V_reg_7056_reg[6]_i_4_n_7\,
      O => \^ram_reg_0\(6)
    );
\location_curr_V_reg_7056[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[6]_i_3_4\,
      I1 => \location_curr_V_reg_7056_reg[6]_i_3_5\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[6]_i_3_6\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[6]_i_3_7\,
      O => \location_curr_V_reg_7056[6]_i_5_n_7\
    );
\location_curr_V_reg_7056[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[6]_i_3_0\,
      I1 => \location_curr_V_reg_7056_reg[6]_i_3_1\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[6]_i_3_2\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[6]_i_3_3\,
      O => \location_curr_V_reg_7056[6]_i_6_n_7\
    );
\location_curr_V_reg_7056[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[6]_i_4_0\,
      I1 => \location_curr_V_reg_7056_reg[6]_i_4_1\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[6]_i_4_2\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[7]_i_6_0\(0),
      O => \location_curr_V_reg_7056[6]_i_7_n_7\
    );
\location_curr_V_reg_7056[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[6]_i_4_3\,
      I1 => \location_curr_V_reg_7056_reg[6]_i_4_4\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[6]_i_4_5\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[6]_i_4_6\,
      O => \location_curr_V_reg_7056[6]_i_8_n_7\
    );
\location_curr_V_reg_7056[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[7]_i_6_4\,
      I1 => \location_curr_V_reg_7056_reg[7]_i_6_5\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[7]_i_6_6\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[7]_i_6_7\,
      O => \location_curr_V_reg_7056[7]_i_10_n_7\
    );
\location_curr_V_reg_7056[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[7]\,
      I1 => \location_curr_V_reg_7056[7]_i_4_n_7\,
      I2 => \location_curr_V_reg_7056_reg[7]_i_5_n_7\,
      I3 => \^doado\(3),
      I4 => \location_curr_V_reg_7056_reg[7]_i_6_n_7\,
      O => \^ram_reg_0\(7)
    );
\location_curr_V_reg_7056[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \^doado\(1),
      I1 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(1),
      I2 => \^doado\(0),
      I3 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(0),
      I4 => \re_sort_location_las_1_reg_7071[0]_i_4_n_7\,
      O => \location_curr_V_reg_7056[7]_i_4_n_7\
    );
\location_curr_V_reg_7056[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[7]_i_5_0\,
      I1 => \location_curr_V_reg_7056_reg[7]_i_5_1\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[7]_i_5_2\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[7]_i_5_3\,
      O => \location_curr_V_reg_7056[7]_i_7_n_7\
    );
\location_curr_V_reg_7056[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[7]_i_5_4\,
      I1 => \location_curr_V_reg_7056_reg[7]_i_5_5\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[7]_i_5_6\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[7]_i_5_7\,
      O => \location_curr_V_reg_7056[7]_i_8_n_7\
    );
\location_curr_V_reg_7056[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \location_curr_V_reg_7056_reg[7]_i_6_1\,
      I1 => \location_curr_V_reg_7056_reg[7]_i_6_2\,
      I2 => \^doado\(1),
      I3 => \location_curr_V_reg_7056_reg[7]_i_6_3\,
      I4 => \^doado\(0),
      I5 => \location_curr_V_reg_7056_reg[7]_i_6_0\(1),
      O => \location_curr_V_reg_7056[7]_i_9_n_7\
    );
\location_curr_V_reg_7056_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \location_curr_V_reg_7056[3]_i_5_n_7\,
      I1 => \location_curr_V_reg_7056[3]_i_6_n_7\,
      O => \location_curr_V_reg_7056_reg[3]_i_3_n_7\,
      S => \^doado\(2)
    );
\location_curr_V_reg_7056_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \location_curr_V_reg_7056[3]_i_7_n_7\,
      I1 => \location_curr_V_reg_7056[3]_i_8_n_7\,
      O => \location_curr_V_reg_7056_reg[3]_i_4_n_7\,
      S => \^doado\(2)
    );
\location_curr_V_reg_7056_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \location_curr_V_reg_7056[4]_i_5_n_7\,
      I1 => \location_curr_V_reg_7056[4]_i_6_n_7\,
      O => \location_curr_V_reg_7056_reg[4]_i_3_n_7\,
      S => \^doado\(2)
    );
\location_curr_V_reg_7056_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \location_curr_V_reg_7056[4]_i_7_n_7\,
      I1 => \location_curr_V_reg_7056[4]_i_8_n_7\,
      O => \location_curr_V_reg_7056_reg[4]_i_4_n_7\,
      S => \^doado\(2)
    );
\location_curr_V_reg_7056_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \location_curr_V_reg_7056[5]_i_5_n_7\,
      I1 => \location_curr_V_reg_7056[5]_i_6_n_7\,
      O => \location_curr_V_reg_7056_reg[5]_i_3_n_7\,
      S => \^doado\(2)
    );
\location_curr_V_reg_7056_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \location_curr_V_reg_7056[5]_i_7_n_7\,
      I1 => \location_curr_V_reg_7056[5]_i_8_n_7\,
      O => \location_curr_V_reg_7056_reg[5]_i_4_n_7\,
      S => \^doado\(2)
    );
\location_curr_V_reg_7056_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \location_curr_V_reg_7056[6]_i_5_n_7\,
      I1 => \location_curr_V_reg_7056[6]_i_6_n_7\,
      O => \location_curr_V_reg_7056_reg[6]_i_3_n_7\,
      S => \^doado\(2)
    );
\location_curr_V_reg_7056_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \location_curr_V_reg_7056[6]_i_7_n_7\,
      I1 => \location_curr_V_reg_7056[6]_i_8_n_7\,
      O => \location_curr_V_reg_7056_reg[6]_i_4_n_7\,
      S => \^doado\(2)
    );
\location_curr_V_reg_7056_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \location_curr_V_reg_7056[7]_i_7_n_7\,
      I1 => \location_curr_V_reg_7056[7]_i_8_n_7\,
      O => \location_curr_V_reg_7056_reg[7]_i_5_n_7\,
      S => \^doado\(2)
    );
\location_curr_V_reg_7056_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \location_curr_V_reg_7056[7]_i_9_n_7\,
      I1 => \location_curr_V_reg_7056[7]_i_10_n_7\,
      O => \location_curr_V_reg_7056_reg[7]_i_6_n_7\,
      S => \^doado\(2)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => current_digit_V_address0(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => digit_V_reg_7007(3 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 4) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 4),
      DOADO(3 downto 0) => \^doado\(3 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => current_digit_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^e\(0),
      WEA(0) => \^e\(0),
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter2,
      I1 => ram_reg_3,
      O => \^e\(0)
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter2,
      I1 => ap_enable_reg_pp4_iter0,
      I2 => ram_reg_1(0),
      O => current_digit_V_ce0
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(7),
      O => current_digit_V_address0(7)
    );
\ram_reg_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(6),
      O => current_digit_V_address0(6)
    );
\ram_reg_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(5),
      O => current_digit_V_address0(5)
    );
\ram_reg_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(4),
      O => current_digit_V_address0(4)
    );
\ram_reg_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(3),
      O => current_digit_V_address0(3)
    );
\ram_reg_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(2),
      O => current_digit_V_address0(2)
    );
\ram_reg_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(1),
      O => current_digit_V_address0(1)
    );
\ram_reg_i_9__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_1(0),
      I2 => ap_enable_reg_pp4_iter0,
      I3 => ram_reg_2(0),
      O => current_digit_V_address0(0)
    );
\re_sort_location_las_1_reg_7071[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F704F7F7F7040404"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[0]\,
      I1 => \re_sort_location_las_1_reg_7071[0]_i_3_n_7\,
      I2 => \re_sort_location_las_1_reg_7071[0]_i_4_n_7\,
      I3 => \re_sort_location_las_1_reg_7071_reg[0]_i_5_n_7\,
      I4 => \^doado\(3),
      I5 => \re_sort_location_las_1_reg_7071_reg[0]_i_6_n_7\,
      O => \^d\(0)
    );
\re_sort_location_las_1_reg_7071[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[0]_i_6_4\,
      I1 => \re_sort_location_las_1_reg_7071_reg[0]_i_6_5\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[0]_i_6_6\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[0]_i_6_7\,
      O => \re_sort_location_las_1_reg_7071[0]_i_10_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[0]_0\(0),
      I1 => \re_sort_location_las_1_reg_7071_reg[0]_1\,
      I2 => \re_sort_location_las_1_reg_7071_reg[0]_2\(0),
      I3 => \^doado\(0),
      I4 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(1),
      I5 => \^doado\(1),
      O => \re_sort_location_las_1_reg_7071[0]_i_3_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F666FFFF6FFF666"
    )
        port map (
      I0 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(2),
      I1 => \^doado\(2),
      I2 => \re_sort_location_las_1_reg_7071_reg[0]_0\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[0]_1\,
      I4 => \re_sort_location_las_1_reg_7071_reg[0]_2\(1),
      I5 => \^doado\(3),
      O => \re_sort_location_las_1_reg_7071[0]_i_4_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[0]_i_5_4\,
      I1 => \re_sort_location_las_1_reg_7071_reg[0]_i_5_5\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[0]_i_5_6\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[0]_i_5_7\,
      O => \re_sort_location_las_1_reg_7071[0]_i_7_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[0]_i_5_0\,
      I1 => \re_sort_location_las_1_reg_7071_reg[0]_i_5_1\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[0]_i_5_2\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[0]_i_5_3\,
      O => \re_sort_location_las_1_reg_7071[0]_i_8_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[0]_i_6_0\,
      I1 => \re_sort_location_las_1_reg_7071_reg[0]_i_6_1\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[0]_i_6_2\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[0]_i_6_3\,
      O => \re_sort_location_las_1_reg_7071[0]_i_9_n_7\
    );
\re_sort_location_las_1_reg_7071[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => \re_sort_location_las_1_reg_7071[5]_i_3_n_7\,
      O => \^d\(1)
    );
\re_sort_location_las_1_reg_7071[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \^d\(0),
      I1 => \re_sort_location_las_1_reg_7071[5]_i_3_n_7\,
      I2 => \re_sort_location_las_1_reg_7071[5]_i_2_n_7\,
      O => \^d\(2)
    );
\re_sort_location_las_1_reg_7071[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071[5]_i_2_n_7\,
      I1 => \re_sort_location_las_1_reg_7071[5]_i_3_n_7\,
      I2 => \^d\(0),
      I3 => \^ram_reg_0\(3),
      O => \^d\(3)
    );
\re_sort_location_las_1_reg_7071[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0002"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \^d\(0),
      I2 => \re_sort_location_las_1_reg_7071[5]_i_3_n_7\,
      I3 => \re_sort_location_las_1_reg_7071[5]_i_2_n_7\,
      I4 => \^ram_reg_0\(4),
      O => \^d\(4)
    );
\re_sort_location_las_1_reg_7071[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFF00020000"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \re_sort_location_las_1_reg_7071[5]_i_2_n_7\,
      I2 => \re_sort_location_las_1_reg_7071[5]_i_3_n_7\,
      I3 => \^d\(0),
      I4 => \^ram_reg_0\(3),
      I5 => \^ram_reg_0\(5),
      O => \^d\(5)
    );
\re_sort_location_las_1_reg_7071[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[5]_i_4_0\,
      I1 => \re_sort_location_las_1_reg_7071_reg[5]_i_4_1\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[5]_i_4_2\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[5]_i_4_3\,
      O => \re_sort_location_las_1_reg_7071[5]_i_10_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[5]_i_4_4\,
      I1 => \re_sort_location_las_1_reg_7071_reg[5]_i_4_5\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[5]_i_4_6\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[5]_i_4_7\,
      O => \re_sort_location_las_1_reg_7071[5]_i_11_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[5]_i_5_0\,
      I1 => \re_sort_location_las_1_reg_7071_reg[5]_i_5_1\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[5]_i_5_2\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[5]_i_5_3\,
      O => \re_sort_location_las_1_reg_7071[5]_i_12_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[5]_i_5_4\,
      I1 => \re_sort_location_las_1_reg_7071_reg[5]_i_5_5\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[5]_i_5_6\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[5]_i_5_7\,
      O => \re_sort_location_las_1_reg_7071[5]_i_13_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[5]_i_8_4\,
      I1 => \re_sort_location_las_1_reg_7071_reg[5]_i_8_5\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[5]_i_8_6\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[5]_i_8_7\,
      O => \re_sort_location_las_1_reg_7071[5]_i_14_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[5]_i_8_0\,
      I1 => \re_sort_location_las_1_reg_7071_reg[5]_i_8_1\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[5]_i_8_2\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[5]_i_8_3\,
      O => \re_sort_location_las_1_reg_7071[5]_i_15_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[5]_i_9_0\,
      I1 => \re_sort_location_las_1_reg_7071_reg[5]_i_9_1\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[5]_i_9_2\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[5]_i_9_3\,
      O => \re_sort_location_las_1_reg_7071[5]_i_16_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[5]_i_9_4\,
      I1 => \re_sort_location_las_1_reg_7071_reg[5]_i_9_5\,
      I2 => \^doado\(1),
      I3 => \re_sort_location_las_1_reg_7071_reg[5]_i_9_6\,
      I4 => \^doado\(0),
      I5 => \re_sort_location_las_1_reg_7071_reg[5]_i_9_7\,
      O => \re_sort_location_las_1_reg_7071[5]_i_17_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B800B8B8B8FFB8"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[5]_i_4_n_7\,
      I1 => \^doado\(3),
      I2 => \re_sort_location_las_1_reg_7071_reg[5]_i_5_n_7\,
      I3 => \re_sort_location_las_1_reg_7071[0]_i_3_n_7\,
      I4 => \re_sort_location_las_1_reg_7071[0]_i_4_n_7\,
      I5 => \re_sort_location_las_1_reg_7071_reg[2]_0\,
      O => \re_sort_location_las_1_reg_7071[5]_i_2_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F704F7F7F7040404"
    )
        port map (
      I0 => \re_sort_location_las_1_reg_7071_reg[2]\,
      I1 => \re_sort_location_las_1_reg_7071[0]_i_3_n_7\,
      I2 => \re_sort_location_las_1_reg_7071[0]_i_4_n_7\,
      I3 => \re_sort_location_las_1_reg_7071_reg[5]_i_8_n_7\,
      I4 => \^doado\(3),
      I5 => \re_sort_location_las_1_reg_7071_reg[5]_i_9_n_7\,
      O => \re_sort_location_las_1_reg_7071[5]_i_3_n_7\
    );
\re_sort_location_las_1_reg_7071[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \re_sort_location_las_1_reg_7071[7]_i_2_n_7\,
      O => \^d\(6)
    );
\re_sort_location_las_1_reg_7071[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \re_sort_location_las_1_reg_7071[7]_i_2_n_7\,
      I2 => \^ram_reg_0\(6),
      O => \^d\(7)
    );
\re_sort_location_las_1_reg_7071[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \^ram_reg_0\(3),
      I2 => \^d\(0),
      I3 => \re_sort_location_las_1_reg_7071[5]_i_3_n_7\,
      I4 => \re_sort_location_las_1_reg_7071[5]_i_2_n_7\,
      I5 => \^ram_reg_0\(4),
      O => \re_sort_location_las_1_reg_7071[7]_i_2_n_7\
    );
\re_sort_location_las_1_reg_7071_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_1_reg_7071[0]_i_7_n_7\,
      I1 => \re_sort_location_las_1_reg_7071[0]_i_8_n_7\,
      O => \re_sort_location_las_1_reg_7071_reg[0]_i_5_n_7\,
      S => \^doado\(2)
    );
\re_sort_location_las_1_reg_7071_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_1_reg_7071[0]_i_9_n_7\,
      I1 => \re_sort_location_las_1_reg_7071[0]_i_10_n_7\,
      O => \re_sort_location_las_1_reg_7071_reg[0]_i_6_n_7\,
      S => \^doado\(2)
    );
\re_sort_location_las_1_reg_7071_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_1_reg_7071[5]_i_10_n_7\,
      I1 => \re_sort_location_las_1_reg_7071[5]_i_11_n_7\,
      O => \re_sort_location_las_1_reg_7071_reg[5]_i_4_n_7\,
      S => \^doado\(2)
    );
\re_sort_location_las_1_reg_7071_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_1_reg_7071[5]_i_12_n_7\,
      I1 => \re_sort_location_las_1_reg_7071[5]_i_13_n_7\,
      O => \re_sort_location_las_1_reg_7071_reg[5]_i_5_n_7\,
      S => \^doado\(2)
    );
\re_sort_location_las_1_reg_7071_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_1_reg_7071[5]_i_14_n_7\,
      I1 => \re_sort_location_las_1_reg_7071[5]_i_15_n_7\,
      O => \re_sort_location_las_1_reg_7071_reg[5]_i_8_n_7\,
      S => \^doado\(2)
    );
\re_sort_location_las_1_reg_7071_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_1_reg_7071[5]_i_16_n_7\,
      I1 => \re_sort_location_las_1_reg_7071[5]_i_17_n_7\,
      O => \re_sort_location_las_1_reg_7071_reg[5]_i_9_n_7\,
      S => \^doado\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram : entity is "sort_previous_sorbkb_ram";
end design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "sorting_value_V_U/sort_previous_sorbkb_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => ram_reg_0(8 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => sorting_frequency_V_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_22 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    previous_sorting_fre_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    previous_sorting_fre_we0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_22 : entity is "sort_previous_sorbkb_ram";
end design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_22;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_22 is
  signal \^doado\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "previous_sorting_val_U/sort_previous_sorbkb_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 8;
begin
  DOADO(8 downto 0) <= \^doado\(8 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 9) => B"0000000",
      DIADI(8 downto 0) => ram_reg_0(8 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 9) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 9),
      DOADO(8 downto 0) => \^doado\(8 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => previous_sorting_fre_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => previous_sorting_fre_we0,
      WEA(0) => previous_sorting_fre_we0,
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_10__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(8),
      I1 => ram_reg_1,
      I2 => DOBDO(8),
      O => DIADI(8)
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => ram_reg_1,
      I2 => DOBDO(7),
      O => DIADI(7)
    );
\ram_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => ram_reg_1,
      I2 => DOBDO(6),
      O => DIADI(6)
    );
\ram_reg_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => ram_reg_1,
      I2 => DOBDO(5),
      O => DIADI(5)
    );
\ram_reg_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => ram_reg_1,
      I2 => DOBDO(4),
      O => DIADI(4)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => ram_reg_1,
      I2 => DOBDO(3),
      O => DIADI(3)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => ram_reg_1,
      I2 => DOBDO(2),
      O => DIADI(2)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => ram_reg_1,
      I2 => DOBDO(1),
      O => DIADI(1)
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => ram_reg_1,
      I2 => DOBDO(0),
      O => DIADI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorcud_ram is
  port (
    sorting_frequency_V_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sorting_frequency_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln67_reg_7031_pp4_iter1_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln23_reg_6936 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorcud_ram : entity is "sort_previous_sorcud_ram";
end design_1_huffman_encoding_0_1_sort_previous_sorcud_ram;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorcud_ram is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\ : STD_LOGIC;
  signal \^sorting_frequency_v_ce0\ : STD_LOGIC;
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "sorting_frequency_V_U/sort_previous_sorcud_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 255;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of ram_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of ram_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
  ADDRARDADDR(7 downto 0) <= \^addrardaddr\(7 downto 0);
  WEA(0) <= \^wea\(0);
  \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\ <= \^icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\;
  sorting_frequency_V_ce0 <= \^sorting_frequency_v_ce0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => \^addrardaddr\(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => \^addrardaddr\(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => sorting_frequency_V_d0(15 downto 0),
      DIBDI(15 downto 14) => B"11",
      DIBDI(13 downto 0) => sorting_frequency_V_d0(31 downto 18),
      DIPADIP(1 downto 0) => sorting_frequency_V_d0(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => sorting_frequency_V_q0(15 downto 0),
      DOBDO(15 downto 14) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => sorting_frequency_V_q0(31 downto 18),
      DOPADOP(1 downto 0) => sorting_frequency_V_q0(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^sorting_frequency_v_ce0\,
      ENBWREN => \^sorting_frequency_v_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \^wea\(0),
      WEBWE(0) => \^wea\(0)
    );
\ram_reg_i_19__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => icmp_ln23_reg_6936,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\,
      O => \^wea\(0)
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ram_reg_0,
      O => \^sorting_frequency_v_ce0\
    );
ram_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln67_reg_7031_pp4_iter1_reg,
      I1 => ram_reg_0,
      O => \^icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_1(7),
      I1 => ram_reg_0,
      I2 => ram_reg_2(7),
      I3 => Q(1),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_3(7),
      O => \^addrardaddr\(7)
    );
\ram_reg_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_1(6),
      I1 => ram_reg_0,
      I2 => ram_reg_2(6),
      I3 => Q(1),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_3(6),
      O => \^addrardaddr\(6)
    );
\ram_reg_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_1(5),
      I1 => ram_reg_0,
      I2 => ram_reg_2(5),
      I3 => Q(1),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_3(5),
      O => \^addrardaddr\(5)
    );
\ram_reg_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_1(4),
      I1 => ram_reg_0,
      I2 => ram_reg_2(4),
      I3 => Q(1),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_3(4),
      O => \^addrardaddr\(4)
    );
\ram_reg_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => ram_reg_0,
      I2 => ram_reg_2(3),
      I3 => Q(1),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_3(3),
      O => \^addrardaddr\(3)
    );
\ram_reg_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => ram_reg_0,
      I2 => ram_reg_2(2),
      I3 => Q(1),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_3(2),
      O => \^addrardaddr\(2)
    );
\ram_reg_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => ram_reg_0,
      I2 => ram_reg_2(1),
      I3 => Q(1),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_3(1),
      O => \^addrardaddr\(1)
    );
\ram_reg_i_9__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => ram_reg_0,
      I2 => ram_reg_2(0),
      I3 => Q(1),
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ram_reg_3(0),
      O => \^addrardaddr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_23 is
  port (
    sort_U0_out_frequency_V_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    previous_sorting_fre_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    sorting_frequency_V_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp4_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    icmp_ln40_reg_6981 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    filtered_frequency_V_t_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_23 : entity is "sort_previous_sorcud_ram";
end design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_23;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_23 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^previous_sorting_fre_ce0\ : STD_LOGIC;
  signal \^sort_u0_out_frequency_v_d0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "previous_sorting_fre_U/sort_previous_sorcud_ram_U/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 255;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 255;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of ram_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of ram_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
  ADDRARDADDR(7 downto 0) <= \^addrardaddr\(7 downto 0);
  WEBWE(0) <= \^webwe\(0);
  previous_sorting_fre_ce0 <= \^previous_sorting_fre_ce0\;
  sort_U0_out_frequency_V_d0(31 downto 0) <= \^sort_u0_out_frequency_v_d0\(31 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => \^addrardaddr\(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => \^addrardaddr\(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => sorting_frequency_V_q0(15 downto 0),
      DIBDI(15 downto 14) => B"11",
      DIBDI(13 downto 0) => sorting_frequency_V_q0(31 downto 18),
      DIPADIP(1 downto 0) => sorting_frequency_V_q0(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^sort_u0_out_frequency_v_d0\(15 downto 0),
      DOBDO(15 downto 14) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => \^sort_u0_out_frequency_v_d0\(31 downto 18),
      DOPADOP(1 downto 0) => \^sort_u0_out_frequency_v_d0\(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^previous_sorting_fre_ce0\,
      ENBWREN => \^previous_sorting_fre_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^webwe\(0),
      WEA(0) => \^webwe\(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
\ram_reg_i_10__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter1,
      I1 => Q(0),
      I2 => icmp_ln40_reg_6981,
      O => \^webwe\(0)
    );
\ram_reg_i_10__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(6),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(6),
      O => sorting_frequency_V_d0(6)
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(5),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(5),
      O => sorting_frequency_V_d0(5)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(4),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(4),
      O => sorting_frequency_V_d0(4)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(3),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(3),
      O => sorting_frequency_V_d0(3)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(2),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(2),
      O => sorting_frequency_V_d0(2)
    );
ram_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(1),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(1),
      O => sorting_frequency_V_d0(1)
    );
ram_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(0),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(0),
      O => sorting_frequency_V_d0(0)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(31),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(31),
      O => sorting_frequency_V_d0(31)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(30),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(30),
      O => sorting_frequency_V_d0(30)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(29),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(29),
      O => sorting_frequency_V_d0(29)
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp2_iter1,
      I3 => Q(0),
      O => \^previous_sorting_fre_ce0\
    );
\ram_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(15),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(15),
      O => sorting_frequency_V_d0(15)
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(28),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(28),
      O => sorting_frequency_V_d0(28)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(27),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(27),
      O => sorting_frequency_V_d0(27)
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(26),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(26),
      O => sorting_frequency_V_d0(26)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(25),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(25),
      O => sorting_frequency_V_d0(25)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(24),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(24),
      O => sorting_frequency_V_d0(24)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(23),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(23),
      O => sorting_frequency_V_d0(23)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(22),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(22),
      O => sorting_frequency_V_d0(22)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(21),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(21),
      O => sorting_frequency_V_d0(21)
    );
\ram_reg_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(20),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(20),
      O => sorting_frequency_V_d0(20)
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(19),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(19),
      O => sorting_frequency_V_d0(19)
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(7),
      I1 => Q(1),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(7),
      O => \^addrardaddr\(7)
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(14),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(14),
      O => sorting_frequency_V_d0(14)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(18),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(18),
      O => sorting_frequency_V_d0(18)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(17),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(17),
      O => sorting_frequency_V_d0(17)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(16),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(16),
      O => sorting_frequency_V_d0(16)
    );
\ram_reg_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(13),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(13),
      O => sorting_frequency_V_d0(13)
    );
\ram_reg_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(6),
      I1 => Q(1),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(6),
      O => \^addrardaddr\(6)
    );
\ram_reg_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(12),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(12),
      O => sorting_frequency_V_d0(12)
    );
\ram_reg_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(5),
      I1 => Q(1),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(5),
      O => \^addrardaddr\(5)
    );
\ram_reg_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(11),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(11),
      O => sorting_frequency_V_d0(11)
    );
\ram_reg_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(4),
      I1 => Q(1),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(4),
      O => \^addrardaddr\(4)
    );
\ram_reg_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(10),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(10),
      O => sorting_frequency_V_d0(10)
    );
\ram_reg_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(3),
      I1 => Q(1),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(3),
      O => \^addrardaddr\(3)
    );
\ram_reg_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(9),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(9),
      O => sorting_frequency_V_d0(9)
    );
\ram_reg_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => Q(1),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(2),
      O => \^addrardaddr\(2)
    );
\ram_reg_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(8),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(8),
      O => sorting_frequency_V_d0(8)
    );
\ram_reg_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => Q(1),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(1),
      O => \^addrardaddr\(1)
    );
\ram_reg_i_9__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp4_iter1,
      I3 => ram_reg_1(0),
      O => \^addrardaddr\(0)
    );
\ram_reg_i_9__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^sort_u0_out_frequency_v_d0\(7),
      I1 => ram_reg_2,
      I2 => filtered_frequency_V_t_q0(7),
      O => sorting_frequency_V_d0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_start_for_Block_hEe0 is
  port (
    start_for_Block_huffman_encodi_U0_full_n : out STD_LOGIC;
    Block_huffman_encodi_U0_ap_start : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    internal_empty_n_reg_2 : out STD_LOGIC;
    internal_empty_n_reg_3 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    filter_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    n_c18_full_n : in STD_LOGIC;
    n_c_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Block_huffman_encodi_U0_ap_continue : in STD_LOGIC;
    Block_proc_U0_ap_start : in STD_LOGIC;
    truncate_tree_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    extLd8_loc_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_start_for_Block_hEe0 : entity is "start_for_Block_hEe0";
end design_1_huffman_encoding_0_1_start_for_Block_hEe0;

architecture STRUCTURE of design_1_huffman_encoding_0_1_start_for_Block_hEe0 is
  signal \^block_huffman_encodi_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_7\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_3__2_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  signal \^start_for_block_huffman_encodi_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__2\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair766";
begin
  Block_huffman_encodi_U0_ap_start <= \^block_huffman_encodi_u0_ap_start\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
  start_for_Block_huffman_encodi_U0_full_n <= \^start_for_block_huffman_encodi_u0_full_n\;
\ap_done_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECCC0000"
    )
        port map (
      I0 => \^block_huffman_encodi_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => n_c18_full_n,
      I3 => n_c_empty_n,
      I4 => ap_rst_n,
      I5 => Block_huffman_encodi_U0_ap_continue,
      O => internal_empty_n_reg_1
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^block_huffman_encodi_u0_ap_start\,
      I1 => Block_proc_U0_ap_start,
      I2 => truncate_tree_U0_ap_start,
      I3 => Q(0),
      I4 => extLd8_loc_channel_empty_n,
      I5 => int_ap_idle_reg,
      O => internal_empty_n_reg_3
    );
int_ap_idle_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_for_block_huffman_encodi_u0_full_n\,
      I1 => start_once_reg,
      I2 => filter_U0_ap_start,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n4_out,
      I2 => \^block_huffman_encodi_u0_ap_start\,
      I3 => \internal_full_n_i_3__2_n_7\,
      I4 => \mOutPtr_reg_n_7_[0]\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \internal_empty_n_i_1__6_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_7\,
      Q => \^block_huffman_encodi_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDFFFFFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_block_huffman_encodi_u0_full_n\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \mOutPtr_reg_n_7_[1]\,
      I4 => internal_empty_n4_out,
      I5 => \internal_full_n_i_3__2_n_7\,
      O => \internal_full_n_i_1__6_n_7\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => \^block_huffman_encodi_u0_ap_start\,
      I1 => \^internal_empty_n_reg_0\,
      I2 => \^start_for_block_huffman_encodi_u0_full_n\,
      I3 => filter_U0_ap_start,
      I4 => start_once_reg,
      O => internal_empty_n4_out
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFDDD"
    )
        port map (
      I0 => \^block_huffman_encodi_u0_ap_start\,
      I1 => \^internal_empty_n_reg_0\,
      I2 => \^start_for_block_huffman_encodi_u0_full_n\,
      I3 => filter_U0_ap_start,
      I4 => start_once_reg,
      O => \internal_full_n_i_3__2_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_7\,
      Q => \^start_for_block_huffman_encodi_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^block_huffman_encodi_u0_ap_start\,
      I1 => \^internal_empty_n_reg_0\,
      I2 => \^start_for_block_huffman_encodi_u0_full_n\,
      I3 => filter_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFBAAA20004555"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => start_once_reg,
      I2 => filter_U0_ap_start,
      I3 => \^start_for_block_huffman_encodi_u0_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^block_huffman_encodi_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => n_c18_full_n,
      I3 => n_c_empty_n,
      O => \^internal_empty_n_reg_0\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1333FFFF"
    )
        port map (
      I0 => \^block_huffman_encodi_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => n_c18_full_n,
      I3 => n_c_empty_n,
      I4 => Block_huffman_encodi_U0_ap_continue,
      O => internal_empty_n_reg_2
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_start_for_Block_pGfk is
  port (
    start_for_Block_proc_U0_full_n : out STD_LOGIC;
    Block_proc_U0_ap_start : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    extLd_loc_c19_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_start_for_Block_pGfk : entity is "start_for_Block_pGfk";
end design_1_huffman_encoding_0_1_start_for_Block_pGfk;

architecture STRUCTURE of design_1_huffman_encoding_0_1_start_for_Block_pGfk is
  signal \^block_proc_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_3__4_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  signal \^start_for_block_proc_u0_full_n\ : STD_LOGIC;
begin
  Block_proc_U0_ap_start <= \^block_proc_u0_ap_start\;
  start_for_Block_proc_U0_full_n <= \^start_for_block_proc_u0_full_n\;
\int_num_nonzero_symbols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^block_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => extLd_loc_c19_empty_n,
      O => E(0)
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AA88AA80AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^block_proc_u0_ap_start\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \mOutPtr_reg_n_7_[0]\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \internal_empty_n_i_1__9_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_7\,
      Q => \^block_proc_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDFFFFFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_block_proc_u0_full_n\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \mOutPtr_reg_n_7_[1]\,
      I4 => internal_empty_n4_out,
      I5 => \internal_full_n_i_3__4_n_7\,
      O => \internal_full_n_i_1__9_n_7\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7000000"
    )
        port map (
      I0 => \^block_proc_u0_ap_start\,
      I1 => extLd_loc_c19_empty_n,
      I2 => ap_done_reg,
      I3 => \^start_for_block_proc_u0_full_n\,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => start_once_reg,
      O => internal_empty_n4_out
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F7FFF7F7F7"
    )
        port map (
      I0 => \^block_proc_u0_ap_start\,
      I1 => extLd_loc_c19_empty_n,
      I2 => ap_done_reg,
      I3 => \^start_for_block_proc_u0_full_n\,
      I4 => \mOutPtr_reg[0]_1\,
      I5 => start_once_reg,
      O => \internal_full_n_i_3__4_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_7\,
      Q => \^start_for_block_proc_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD2DDD2222D222"
    )
        port map (
      I0 => \^block_proc_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_block_proc_u0_full_n\,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBDDDDDD24222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => ap_done_reg,
      I3 => extLd_loc_c19_empty_n,
      I4 => \^block_proc_u0_ap_start\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_start_for_create_Ffa is
  port (
    start_for_create_tree_U0_full_n : out STD_LOGIC;
    create_tree_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_start_for_create_Ffa : entity is "start_for_create_Ffa";
end design_1_huffman_encoding_0_1_start_for_create_Ffa;

architecture STRUCTURE of design_1_huffman_encoding_0_1_start_for_create_Ffa is
  signal \^create_tree_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_3__3_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  signal \^start_for_create_tree_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__3\ : label is "soft_lutpair767";
begin
  create_tree_U0_ap_start <= \^create_tree_u0_ap_start\;
  start_for_create_tree_U0_full_n <= \^start_for_create_tree_u0_full_n\;
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88AA88AA88AA08AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^create_tree_u0_ap_start\,
      I2 => ap_ready,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \mOutPtr_reg_n_7_[0]\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \internal_empty_n_i_1__8_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_7\,
      Q => \^create_tree_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDFFFFFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_create_tree_u0_full_n\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \mOutPtr_reg_n_7_[1]\,
      I4 => internal_empty_n4_out,
      I5 => \internal_full_n_i_3__3_n_7\,
      O => \internal_full_n_i_1__8_n_7\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007000"
    )
        port map (
      I0 => \^create_tree_u0_ap_start\,
      I1 => ap_ready,
      I2 => \^start_for_create_tree_u0_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      O => internal_empty_n4_out
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777F777"
    )
        port map (
      I0 => \^create_tree_u0_ap_start\,
      I1 => ap_ready,
      I2 => \^start_for_create_tree_u0_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      O => \internal_full_n_i_3__3_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_7\,
      Q => \^start_for_create_tree_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^create_tree_u0_ap_start\,
      I1 => ap_ready,
      I2 => \^start_for_create_tree_u0_full_n\,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => ap_ready,
      I3 => \^create_tree_u0_ap_start\,
      I4 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_start_for_filter_U0 is
  port (
    start_for_filter_U0_full_n : out STD_LOGIC;
    filter_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    n_c_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    Loop_read_stream_pro_U0_ap_start : in STD_LOGIC;
    filter_U0_ap_ready : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_start_for_filter_U0 : entity is "start_for_filter_U0";
end design_1_huffman_encoding_0_1_start_for_filter_U0;

architecture STRUCTURE of design_1_huffman_encoding_0_1_start_for_filter_U0 is
  signal \^filter_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  signal \^start_for_filter_u0_full_n\ : STD_LOGIC;
begin
  filter_U0_ap_start <= \^filter_u0_ap_start\;
  start_for_filter_U0_full_n <= \^start_for_filter_u0_full_n\;
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n4_out,
      I2 => \^filter_u0_ap_start\,
      I3 => \mOutPtr[1]_i_3_n_7\,
      I4 => \mOutPtr_reg_n_7_[0]\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \internal_empty_n_i_1__5_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_7\,
      Q => \^filter_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDFFFFFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_filter_u0_full_n\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \mOutPtr_reg_n_7_[1]\,
      I4 => internal_empty_n4_out,
      I5 => \mOutPtr[1]_i_3_n_7\,
      O => \internal_full_n_i_1__5_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_7\,
      Q => \^start_for_filter_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \^filter_u0_ap_start\,
      I1 => filter_U0_ap_ready,
      I2 => \^start_for_filter_u0_full_n\,
      I3 => start_once_reg,
      I4 => Loop_read_stream_pro_U0_ap_start,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7A85"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => internal_empty_n4_out,
      I2 => \mOutPtr[1]_i_3_n_7\,
      I3 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => \^filter_u0_ap_start\,
      I1 => Q(0),
      I2 => n_c_full_n,
      I3 => \^start_for_filter_u0_full_n\,
      I4 => start_once_reg,
      I5 => Loop_read_stream_pro_U0_ap_start,
      O => internal_empty_n4_out
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFF7F7F7F7F7F"
    )
        port map (
      I0 => \^filter_u0_ap_start\,
      I1 => Q(0),
      I2 => n_c_full_n,
      I3 => \^start_for_filter_u0_full_n\,
      I4 => start_once_reg,
      I5 => Loop_read_stream_pro_U0_ap_start,
      O => \mOutPtr[1]_i_3_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_truncate_tree is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    truncate_tree_U0_output_length_histogram1_V_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \i_0_reg_155_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    truncate_tree_U0_ap_ready : out STD_LOGIC;
    truncate_tree_U0_ap_done : out STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_ce0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \i2_0_reg_188_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln45_reg_434_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    iptr : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_199_p2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_ap_start : in STD_LOGIC;
    truncated_length_his_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_truncated_length_his_1_reg : in STD_LOGIC;
    truncated_length_his_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_truncated_length_his : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_truncate_tree : entity is "truncate_tree";
end design_1_huffman_encoding_0_1_truncate_tree;

architecture STRUCTURE of design_1_huffman_encoding_0_1_truncate_tree is
  signal \ap_CS_fsm[13]_i_1_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__6_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_3_n_7\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[13]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal i1_0_reg_166 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i1_0_reg_166[5]_i_3_n_7\ : STD_LOGIC;
  signal \i2_0_reg_188_reg_n_7_[0]\ : STD_LOGIC;
  signal \i2_0_reg_188_reg_n_7_[1]\ : STD_LOGIC;
  signal \i2_0_reg_188_reg_n_7_[2]\ : STD_LOGIC;
  signal \i2_0_reg_188_reg_n_7_[3]\ : STD_LOGIC;
  signal \i2_0_reg_188_reg_n_7_[4]\ : STD_LOGIC;
  signal \i2_0_reg_188_reg_n_7_[5]\ : STD_LOGIC;
  signal \i2_0_reg_188_reg_n_7_[6]\ : STD_LOGIC;
  signal i_0_reg_155 : STD_LOGIC;
  signal \^i_0_reg_155_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i_0_reg_155_reg_n_7_[6]\ : STD_LOGIC;
  signal i_1_fu_241_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i_1_reg_3830 : STD_LOGIC;
  signal \i_1_reg_383[1]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_reg_383[2]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_reg_383[3]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_reg_383[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_reg_383[5]_i_2_n_7\ : STD_LOGIC;
  signal i_2_fu_338_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_2_reg_429 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_2_reg_429[6]_i_2_n_7\ : STD_LOGIC;
  signal i_fu_214_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_reg_352 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \i_reg_352[6]_i_2_n_7\ : STD_LOGIC;
  signal icmp_ln879_fu_252_p2 : STD_LOGIC;
  signal icmp_ln879_reg_396 : STD_LOGIC;
  signal \icmp_ln879_reg_396[0]_i_1_n_7\ : STD_LOGIC;
  signal j_V_2_fu_60 : STD_LOGIC;
  signal \j_V_2_fu_60[8]_i_2_n_7\ : STD_LOGIC;
  signal \j_V_2_fu_60[8]_i_4_n_7\ : STD_LOGIC;
  signal j_V_2_fu_60_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \j_V_2_fu_60_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal j_V_reg_400 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \j_V_reg_400[0]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_400[1]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_400[2]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_400[3]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_400[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_400[5]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_400[6]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_400[7]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_400[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_400[8]_i_2_n_7\ : STD_LOGIC;
  signal output_length_histog_1_reg_378 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal output_length_histog_2_reg_388 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal output_length_histog_6_reg_414 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal output_length_histog_8_reg_420 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal \ram_reg_i_101__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_102__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_103__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_104__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_105__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_36__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_37__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_41__4_n_7\ : STD_LOGIC;
  signal \ram_reg_i_61__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_62__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_63__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_64__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_65__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_66__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_67__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_68__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_69__2_n_7\ : STD_LOGIC;
  signal ret_V_fu_282_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal t_V_reg_177 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal t_V_reg_1770 : STD_LOGIC;
  signal \^truncate_tree_u0_ap_done\ : STD_LOGIC;
  signal \^truncate_tree_u0_ap_ready\ : STD_LOGIC;
  signal \^truncate_tree_u0_output_length_histogram1_v_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal truncate_tree_U0_output_length_histogram1_V_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal zext_ln11_reg_357_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln11_reg_357_reg0 : STD_LOGIC;
  signal \zext_ln45_reg_434[5]_i_2_n_7\ : STD_LOGIC;
  signal zext_ln45_reg_434_reg0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_2\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__6\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__1\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__1\ : label is "soft_lutpair800";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i1_0_reg_166[5]_i_3\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \i_1_reg_383[1]_i_1\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \i_1_reg_383[2]_i_1\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \i_1_reg_383[3]_i_1\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \i_1_reg_383[4]_i_1\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \i_2_reg_429[0]_i_1\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \i_2_reg_429[1]_i_1\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \i_2_reg_429[2]_i_1\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \i_2_reg_429[3]_i_1\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \i_2_reg_429[4]_i_1\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \i_2_reg_429[6]_i_2\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \i_reg_352[1]_i_1\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \i_reg_352[2]_i_1\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \i_reg_352[3]_i_1\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \i_reg_352[4]_i_1\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \i_reg_352[6]_i_2\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \iptr[0]_i_2\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \j_V_2_fu_60[0]_i_1\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \j_V_2_fu_60[1]_i_1\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \j_V_reg_400[0]_i_1\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \j_V_reg_400[2]_i_1\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \j_V_reg_400[3]_i_1\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \j_V_reg_400[4]_i_1\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \j_V_reg_400[7]_i_1\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \j_V_reg_400[8]_i_1\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \output_length_histog_8_reg_420[0]_i_1\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \output_length_histog_8_reg_420[1]_i_1\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \output_length_histog_8_reg_420[2]_i_1\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \output_length_histog_8_reg_420[3]_i_1\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \output_length_histog_8_reg_420[4]_i_1\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \ram_reg_i_101__0\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \ram_reg_i_103__0\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \ram_reg_i_104__0\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \ram_reg_i_105__0\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \ram_reg_i_47__2\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \ram_reg_i_60__2\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \ram_reg_i_62__2\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \ram_reg_i_63__2\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \ram_reg_i_69__2\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \zext_ln45_reg_434[5]_i_2\ : label is "soft_lutpair810";
begin
  \ap_CS_fsm_reg[13]_0\(5 downto 0) <= \^ap_cs_fsm_reg[13]_0\(5 downto 0);
  \i_0_reg_155_reg[5]_0\(5 downto 0) <= \^i_0_reg_155_reg[5]_0\(5 downto 0);
  truncate_tree_U0_ap_done <= \^truncate_tree_u0_ap_done\;
  truncate_tree_U0_ap_ready <= \^truncate_tree_u0_ap_ready\;
  truncate_tree_U0_output_length_histogram1_V_address0(5 downto 0) <= \^truncate_tree_u0_output_length_histogram1_v_address0\(5 downto 0);
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA2A2A2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(0),
      I1 => truncate_tree_U0_ap_start,
      I2 => ap_done_reg,
      I3 => \^truncate_tree_u0_ap_ready\,
      I4 => ap_CS_fsm_state13,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEEEEEEE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(5),
      I1 => ap_CS_fsm_state4,
      I2 => i1_0_reg_166(3),
      I3 => i1_0_reg_166(2),
      I4 => i1_0_reg_166(4),
      I5 => i1_0_reg_166(5),
      O => ap_NS_fsm(12)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \^truncate_tree_u0_ap_ready\,
      O => \ap_CS_fsm[13]_i_1_n_7\
    );
\ap_CS_fsm[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \zext_ln45_reg_434[5]_i_2_n_7\,
      I1 => \i2_0_reg_188_reg_n_7_[6]\,
      I2 => \i2_0_reg_188_reg_n_7_[0]\,
      I3 => \i2_0_reg_188_reg_n_7_[5]\,
      I4 => ap_CS_fsm_state13,
      O => \^truncate_tree_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => truncate_tree_U0_ap_start,
      I1 => ap_done_reg,
      I2 => \^ap_cs_fsm_reg[13]_0\(0),
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(1),
      I1 => ap_NS_fsm15_out,
      O => \ap_CS_fsm[2]_i_1__6_n_7\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ap_NS_fsm15_out,
      I1 => \^ap_cs_fsm_reg[13]_0\(1),
      I2 => \^ap_cs_fsm_reg[13]_0\(2),
      I3 => E(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAA0000"
    )
        port map (
      I0 => i1_0_reg_166(5),
      I1 => i1_0_reg_166(4),
      I2 => i1_0_reg_166(2),
      I3 => i1_0_reg_166(3),
      I4 => ap_CS_fsm_state4,
      I5 => \^ap_cs_fsm_reg[13]_0\(4),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30880088"
    )
        port map (
      I0 => icmp_ln879_fu_252_p2,
      I1 => \^ap_cs_fsm_reg[13]_0\(2),
      I2 => ap_CS_fsm_state8,
      I3 => grp_fu_199_p2,
      I4 => icmp_ln879_reg_396,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => icmp_ln879_fu_252_p2,
      I1 => grp_fu_199_p2,
      I2 => \^ap_cs_fsm_reg[13]_0\(2),
      I3 => ap_CS_fsm_state7,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => \ap_CS_fsm[7]_i_3_n_7\,
      I2 => \j_V_2_fu_60_reg__0\(8),
      I3 => \j_V_2_fu_60_reg__0\(7),
      I4 => j_V_2_fu_60_reg(5),
      I5 => \j_V_2_fu_60_reg__0\(6),
      O => icmp_ln879_fu_252_p2
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => j_V_2_fu_60_reg(4),
      I1 => j_V_2_fu_60_reg(2),
      I2 => j_V_2_fu_60_reg(1),
      I3 => j_V_2_fu_60_reg(3),
      O => \ap_CS_fsm[7]_i_3_n_7\
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => grp_fu_199_p2,
      I2 => icmp_ln879_reg_396,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[13]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[13]_0\(3),
      Q => ap_CS_fsm_state11,
      R => SS(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => \^ap_cs_fsm_reg[13]_0\(4),
      R => SS(0)
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => SS(0)
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[13]_i_1_n_7\,
      Q => \^ap_cs_fsm_reg[13]_0\(5),
      R => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[13]_0\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__6_n_7\,
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^ap_cs_fsm_reg[13]_0\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => \^ap_cs_fsm_reg[13]_0\(3),
      R => SS(0)
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
ap_sync_reg_channel_write_truncated_length_his_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505050F800000000"
    )
        port map (
      I0 => \^truncate_tree_u0_ap_done\,
      I1 => truncated_length_his_1_i_full_n,
      I2 => ap_sync_reg_channel_write_truncated_length_his_1_reg,
      I3 => truncated_length_his_i_full_n,
      I4 => ap_sync_reg_channel_write_truncated_length_his,
      I5 => ap_rst_n,
      O => full_n_reg
    );
ap_sync_reg_channel_write_truncated_length_his_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757020000000000"
    )
        port map (
      I0 => \^truncate_tree_u0_ap_done\,
      I1 => truncated_length_his_1_i_full_n,
      I2 => ap_sync_reg_channel_write_truncated_length_his_1_reg,
      I3 => truncated_length_his_i_full_n,
      I4 => ap_sync_reg_channel_write_truncated_length_his,
      I5 => ap_rst_n,
      O => full_n_reg_0
    );
\i1_0_reg_166[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \i1_0_reg_166[5]_i_3_n_7\,
      I1 => \i_0_reg_155_reg_n_7_[6]\,
      I2 => \^i_0_reg_155_reg[5]_0\(0),
      I3 => \^i_0_reg_155_reg[5]_0\(5),
      I4 => \^ap_cs_fsm_reg[13]_0\(1),
      O => ap_NS_fsm15_out
    );
\i1_0_reg_166[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^i_0_reg_155_reg[5]_0\(3),
      I1 => \^i_0_reg_155_reg[5]_0\(4),
      I2 => \^i_0_reg_155_reg[5]_0\(1),
      I3 => \^i_0_reg_155_reg[5]_0\(2),
      O => \i1_0_reg_166[5]_i_3_n_7\
    );
\i1_0_reg_166_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_388(0),
      Q => i1_0_reg_166(0),
      S => ap_NS_fsm15_out
    );
\i1_0_reg_166_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_388(1),
      Q => i1_0_reg_166(1),
      S => ap_NS_fsm15_out
    );
\i1_0_reg_166_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_388(2),
      Q => i1_0_reg_166(2),
      S => ap_NS_fsm15_out
    );
\i1_0_reg_166_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_388(3),
      Q => i1_0_reg_166(3),
      S => ap_NS_fsm15_out
    );
\i1_0_reg_166_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_388(4),
      Q => i1_0_reg_166(4),
      S => ap_NS_fsm15_out
    );
\i1_0_reg_166_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => output_length_histog_2_reg_388(5),
      Q => i1_0_reg_166(5),
      S => ap_NS_fsm15_out
    );
\i2_0_reg_188[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => i1_0_reg_166(3),
      I2 => i1_0_reg_166(2),
      I3 => i1_0_reg_166(4),
      I4 => i1_0_reg_166(5),
      O => ap_NS_fsm14_out
    );
\i2_0_reg_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(5),
      D => i_2_reg_429(0),
      Q => \i2_0_reg_188_reg_n_7_[0]\,
      R => ap_NS_fsm14_out
    );
\i2_0_reg_188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(5),
      D => i_2_reg_429(1),
      Q => \i2_0_reg_188_reg_n_7_[1]\,
      R => ap_NS_fsm14_out
    );
\i2_0_reg_188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(5),
      D => i_2_reg_429(2),
      Q => \i2_0_reg_188_reg_n_7_[2]\,
      R => ap_NS_fsm14_out
    );
\i2_0_reg_188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(5),
      D => i_2_reg_429(3),
      Q => \i2_0_reg_188_reg_n_7_[3]\,
      R => ap_NS_fsm14_out
    );
\i2_0_reg_188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(5),
      D => i_2_reg_429(4),
      Q => \i2_0_reg_188_reg_n_7_[4]\,
      R => ap_NS_fsm14_out
    );
\i2_0_reg_188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(5),
      D => i_2_reg_429(5),
      Q => \i2_0_reg_188_reg_n_7_[5]\,
      R => ap_NS_fsm14_out
    );
\i2_0_reg_188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(5),
      D => i_2_reg_429(6),
      Q => \i2_0_reg_188_reg_n_7_[6]\,
      R => ap_NS_fsm14_out
    );
\i_0_reg_155[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_done_reg,
      I1 => truncate_tree_U0_ap_start,
      I2 => \^ap_cs_fsm_reg[13]_0\(0),
      I3 => ap_CS_fsm_state3,
      O => i_0_reg_155
    );
\i_0_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_reg_352(0),
      Q => \^i_0_reg_155_reg[5]_0\(0),
      R => i_0_reg_155
    );
\i_0_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_reg_352(1),
      Q => \^i_0_reg_155_reg[5]_0\(1),
      R => i_0_reg_155
    );
\i_0_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_reg_352(2),
      Q => \^i_0_reg_155_reg[5]_0\(2),
      R => i_0_reg_155
    );
\i_0_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_reg_352(3),
      Q => \^i_0_reg_155_reg[5]_0\(3),
      R => i_0_reg_155
    );
\i_0_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_reg_352(4),
      Q => \^i_0_reg_155_reg[5]_0\(4),
      R => i_0_reg_155
    );
\i_0_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_reg_352(5),
      Q => \^i_0_reg_155_reg[5]_0\(5),
      R => i_0_reg_155
    );
\i_0_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => i_reg_352(6),
      Q => \i_0_reg_155_reg_n_7_[6]\,
      R => i_0_reg_155
    );
\i_1_reg_383[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i1_0_reg_166(0),
      O => i_1_fu_241_p2(0)
    );
\i_1_reg_383[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i1_0_reg_166(0),
      I1 => i1_0_reg_166(1),
      O => \i_1_reg_383[1]_i_1_n_7\
    );
\i_1_reg_383[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => i1_0_reg_166(1),
      I1 => i1_0_reg_166(0),
      I2 => i1_0_reg_166(2),
      O => \i_1_reg_383[2]_i_1_n_7\
    );
\i_1_reg_383[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => i1_0_reg_166(2),
      I1 => i1_0_reg_166(0),
      I2 => i1_0_reg_166(1),
      I3 => i1_0_reg_166(3),
      O => \i_1_reg_383[3]_i_1_n_7\
    );
\i_1_reg_383[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => i1_0_reg_166(3),
      I1 => i1_0_reg_166(1),
      I2 => i1_0_reg_166(0),
      I3 => i1_0_reg_166(2),
      I4 => i1_0_reg_166(4),
      O => \i_1_reg_383[4]_i_1_n_7\
    );
\i_1_reg_383[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => i1_0_reg_166(3),
      I2 => i1_0_reg_166(2),
      I3 => i1_0_reg_166(4),
      I4 => i1_0_reg_166(5),
      O => i_1_reg_3830
    );
\i_1_reg_383[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => i1_0_reg_166(4),
      I1 => i1_0_reg_166(2),
      I2 => i1_0_reg_166(0),
      I3 => i1_0_reg_166(1),
      I4 => i1_0_reg_166(3),
      I5 => i1_0_reg_166(5),
      O => \i_1_reg_383[5]_i_2_n_7\
    );
\i_1_reg_383_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => i_1_fu_241_p2(0),
      Q => output_length_histog_2_reg_388(0),
      R => '0'
    );
\i_1_reg_383_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => \i_1_reg_383[1]_i_1_n_7\,
      Q => output_length_histog_2_reg_388(1),
      R => '0'
    );
\i_1_reg_383_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => \i_1_reg_383[2]_i_1_n_7\,
      Q => output_length_histog_2_reg_388(2),
      R => '0'
    );
\i_1_reg_383_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => \i_1_reg_383[3]_i_1_n_7\,
      Q => output_length_histog_2_reg_388(3),
      R => '0'
    );
\i_1_reg_383_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => \i_1_reg_383[4]_i_1_n_7\,
      Q => output_length_histog_2_reg_388(4),
      R => '0'
    );
\i_1_reg_383_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => \i_1_reg_383[5]_i_2_n_7\,
      Q => output_length_histog_2_reg_388(5),
      R => '0'
    );
\i_2_reg_429[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[0]\,
      O => i_2_fu_338_p2(0)
    );
\i_2_reg_429[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[0]\,
      I1 => \i2_0_reg_188_reg_n_7_[1]\,
      O => i_2_fu_338_p2(1)
    );
\i_2_reg_429[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[0]\,
      I1 => \i2_0_reg_188_reg_n_7_[1]\,
      I2 => \i2_0_reg_188_reg_n_7_[2]\,
      O => i_2_fu_338_p2(2)
    );
\i_2_reg_429[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[1]\,
      I1 => \i2_0_reg_188_reg_n_7_[0]\,
      I2 => \i2_0_reg_188_reg_n_7_[2]\,
      I3 => \i2_0_reg_188_reg_n_7_[3]\,
      O => i_2_fu_338_p2(3)
    );
\i_2_reg_429[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[2]\,
      I1 => \i2_0_reg_188_reg_n_7_[0]\,
      I2 => \i2_0_reg_188_reg_n_7_[1]\,
      I3 => \i2_0_reg_188_reg_n_7_[3]\,
      I4 => \i2_0_reg_188_reg_n_7_[4]\,
      O => i_2_fu_338_p2(4)
    );
\i_2_reg_429[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[3]\,
      I1 => \i2_0_reg_188_reg_n_7_[1]\,
      I2 => \i2_0_reg_188_reg_n_7_[0]\,
      I3 => \i2_0_reg_188_reg_n_7_[2]\,
      I4 => \i2_0_reg_188_reg_n_7_[4]\,
      I5 => \i2_0_reg_188_reg_n_7_[5]\,
      O => i_2_fu_338_p2(5)
    );
\i_2_reg_429[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_2_reg_429[6]_i_2_n_7\,
      I1 => \i2_0_reg_188_reg_n_7_[5]\,
      I2 => \i2_0_reg_188_reg_n_7_[6]\,
      O => i_2_fu_338_p2(6)
    );
\i_2_reg_429[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[4]\,
      I1 => \i2_0_reg_188_reg_n_7_[2]\,
      I2 => \i2_0_reg_188_reg_n_7_[0]\,
      I3 => \i2_0_reg_188_reg_n_7_[1]\,
      I4 => \i2_0_reg_188_reg_n_7_[3]\,
      O => \i_2_reg_429[6]_i_2_n_7\
    );
\i_2_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_fu_338_p2(0),
      Q => i_2_reg_429(0),
      R => '0'
    );
\i_2_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_fu_338_p2(1),
      Q => i_2_reg_429(1),
      R => '0'
    );
\i_2_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_fu_338_p2(2),
      Q => i_2_reg_429(2),
      R => '0'
    );
\i_2_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_fu_338_p2(3),
      Q => i_2_reg_429(3),
      R => '0'
    );
\i_2_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_fu_338_p2(4),
      Q => i_2_reg_429(4),
      R => '0'
    );
\i_2_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_fu_338_p2(5),
      Q => i_2_reg_429(5),
      R => '0'
    );
\i_2_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => i_2_fu_338_p2(6),
      Q => i_2_reg_429(6),
      R => '0'
    );
\i_reg_352[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_0_reg_155_reg[5]_0\(0),
      O => i_fu_214_p2(0)
    );
\i_reg_352[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_0_reg_155_reg[5]_0\(0),
      I1 => \^i_0_reg_155_reg[5]_0\(1),
      O => i_fu_214_p2(1)
    );
\i_reg_352[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^i_0_reg_155_reg[5]_0\(0),
      I1 => \^i_0_reg_155_reg[5]_0\(1),
      I2 => \^i_0_reg_155_reg[5]_0\(2),
      O => i_fu_214_p2(2)
    );
\i_reg_352[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^i_0_reg_155_reg[5]_0\(1),
      I1 => \^i_0_reg_155_reg[5]_0\(0),
      I2 => \^i_0_reg_155_reg[5]_0\(2),
      I3 => \^i_0_reg_155_reg[5]_0\(3),
      O => i_fu_214_p2(3)
    );
\i_reg_352[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^i_0_reg_155_reg[5]_0\(2),
      I1 => \^i_0_reg_155_reg[5]_0\(0),
      I2 => \^i_0_reg_155_reg[5]_0\(1),
      I3 => \^i_0_reg_155_reg[5]_0\(3),
      I4 => \^i_0_reg_155_reg[5]_0\(4),
      O => i_fu_214_p2(4)
    );
\i_reg_352[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^i_0_reg_155_reg[5]_0\(3),
      I1 => \^i_0_reg_155_reg[5]_0\(1),
      I2 => \^i_0_reg_155_reg[5]_0\(0),
      I3 => \^i_0_reg_155_reg[5]_0\(2),
      I4 => \^i_0_reg_155_reg[5]_0\(4),
      I5 => \^i_0_reg_155_reg[5]_0\(5),
      O => i_fu_214_p2(5)
    );
\i_reg_352[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_352[6]_i_2_n_7\,
      I1 => \^i_0_reg_155_reg[5]_0\(5),
      I2 => \i_0_reg_155_reg_n_7_[6]\,
      O => i_fu_214_p2(6)
    );
\i_reg_352[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^i_0_reg_155_reg[5]_0\(4),
      I1 => \^i_0_reg_155_reg[5]_0\(2),
      I2 => \^i_0_reg_155_reg[5]_0\(0),
      I3 => \^i_0_reg_155_reg[5]_0\(1),
      I4 => \^i_0_reg_155_reg[5]_0\(3),
      O => \i_reg_352[6]_i_2_n_7\
    );
\i_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(1),
      D => i_fu_214_p2(0),
      Q => i_reg_352(0),
      R => '0'
    );
\i_reg_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(1),
      D => i_fu_214_p2(1),
      Q => i_reg_352(1),
      R => '0'
    );
\i_reg_352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(1),
      D => i_fu_214_p2(2),
      Q => i_reg_352(2),
      R => '0'
    );
\i_reg_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(1),
      D => i_fu_214_p2(3),
      Q => i_reg_352(3),
      R => '0'
    );
\i_reg_352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(1),
      D => i_fu_214_p2(4),
      Q => i_reg_352(4),
      R => '0'
    );
\i_reg_352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(1),
      D => i_fu_214_p2(5),
      Q => i_reg_352(5),
      R => '0'
    );
\i_reg_352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[13]_0\(1),
      D => i_fu_214_p2(6),
      Q => i_reg_352(6),
      R => '0'
    );
\icmp_ln879_reg_396[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln879_fu_252_p2,
      I1 => \^ap_cs_fsm_reg[13]_0\(2),
      I2 => grp_fu_199_p2,
      I3 => icmp_ln879_reg_396,
      O => \icmp_ln879_reg_396[0]_i_1_n_7\
    );
\icmp_ln879_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln879_reg_396[0]_i_1_n_7\,
      Q => icmp_ln879_reg_396,
      R => '0'
    );
\iptr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^truncate_tree_u0_ap_ready\,
      I1 => ap_done_reg,
      O => \^truncate_tree_u0_ap_done\
    );
\j_V_2_fu_60[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => ap_CS_fsm_state9,
      I2 => j_V_reg_400(0),
      O => p_0_in(0)
    );
\j_V_2_fu_60[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => j_V_2_fu_60_reg(1),
      I2 => ap_CS_fsm_state9,
      I3 => j_V_reg_400(1),
      O => p_0_in(1)
    );
\j_V_2_fu_60[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => j_V_2_fu_60_reg(1),
      I2 => j_V_2_fu_60_reg(2),
      I3 => ap_CS_fsm_state9,
      I4 => j_V_reg_400(2),
      O => p_0_in(2)
    );
\j_V_2_fu_60[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => j_V_2_fu_60_reg(1),
      I1 => j_V_2_fu_60_reg(0),
      I2 => j_V_2_fu_60_reg(2),
      I3 => j_V_2_fu_60_reg(3),
      I4 => ap_CS_fsm_state9,
      I5 => j_V_reg_400(3),
      O => p_0_in(3)
    );
\j_V_2_fu_60[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ret_V_fu_282_p2(4),
      I1 => ap_CS_fsm_state9,
      I2 => j_V_reg_400(4),
      O => p_0_in(4)
    );
\j_V_2_fu_60[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ret_V_fu_282_p2(5),
      I1 => ap_CS_fsm_state9,
      I2 => j_V_reg_400(5),
      O => p_0_in(5)
    );
\j_V_2_fu_60[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \j_V_2_fu_60[8]_i_4_n_7\,
      I1 => \j_V_2_fu_60_reg__0\(6),
      I2 => ap_CS_fsm_state9,
      I3 => j_V_reg_400(6),
      O => p_0_in(6)
    );
\j_V_2_fu_60[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => \j_V_2_fu_60[8]_i_4_n_7\,
      I1 => \j_V_2_fu_60_reg__0\(6),
      I2 => \j_V_2_fu_60_reg__0\(7),
      I3 => ap_CS_fsm_state9,
      I4 => j_V_reg_400(7),
      O => p_0_in(7)
    );
\j_V_2_fu_60[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF00"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => grp_fu_199_p2,
      I2 => icmp_ln879_reg_396,
      I3 => ap_NS_fsm15_out,
      I4 => ap_CS_fsm_state9,
      O => j_V_2_fu_60
    );
\j_V_2_fu_60[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => icmp_ln879_reg_396,
      I2 => grp_fu_199_p2,
      I3 => ap_CS_fsm_state8,
      O => \j_V_2_fu_60[8]_i_2_n_7\
    );
\j_V_2_fu_60[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => \j_V_2_fu_60_reg__0\(6),
      I1 => \j_V_2_fu_60[8]_i_4_n_7\,
      I2 => \j_V_2_fu_60_reg__0\(7),
      I3 => \j_V_2_fu_60_reg__0\(8),
      I4 => ap_CS_fsm_state9,
      I5 => j_V_reg_400(8),
      O => p_0_in(8)
    );
\j_V_2_fu_60[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_V_2_fu_60_reg(5),
      I1 => j_V_2_fu_60_reg(3),
      I2 => j_V_2_fu_60_reg(1),
      I3 => j_V_2_fu_60_reg(0),
      I4 => j_V_2_fu_60_reg(2),
      I5 => j_V_2_fu_60_reg(4),
      O => \j_V_2_fu_60[8]_i_4_n_7\
    );
\j_V_2_fu_60_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(0),
      Q => j_V_2_fu_60_reg(0),
      S => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(1),
      Q => j_V_2_fu_60_reg(1),
      S => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(2),
      Q => j_V_2_fu_60_reg(2),
      R => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(3),
      Q => j_V_2_fu_60_reg(3),
      S => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(4),
      Q => j_V_2_fu_60_reg(4),
      S => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(5),
      Q => j_V_2_fu_60_reg(5),
      R => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(6),
      Q => \j_V_2_fu_60_reg__0\(6),
      R => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(7),
      Q => \j_V_2_fu_60_reg__0\(7),
      R => j_V_2_fu_60
    );
\j_V_2_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \j_V_2_fu_60[8]_i_2_n_7\,
      D => p_0_in(8),
      Q => \j_V_2_fu_60_reg__0\(8),
      R => j_V_2_fu_60
    );
\j_V_reg_400[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_177(0),
      O => \j_V_reg_400[0]_i_1_n_7\
    );
\j_V_reg_400[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t_V_reg_177(1),
      I1 => t_V_reg_177(0),
      O => \j_V_reg_400[1]_i_1_n_7\
    );
\j_V_reg_400[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => t_V_reg_177(2),
      I1 => t_V_reg_177(0),
      I2 => t_V_reg_177(1),
      O => \j_V_reg_400[2]_i_1_n_7\
    );
\j_V_reg_400[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => t_V_reg_177(3),
      I1 => t_V_reg_177(1),
      I2 => t_V_reg_177(0),
      I3 => t_V_reg_177(2),
      O => \j_V_reg_400[3]_i_1_n_7\
    );
\j_V_reg_400[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => t_V_reg_177(4),
      I1 => t_V_reg_177(2),
      I2 => t_V_reg_177(0),
      I3 => t_V_reg_177(1),
      I4 => t_V_reg_177(3),
      O => \j_V_reg_400[4]_i_1_n_7\
    );
\j_V_reg_400[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => t_V_reg_177(5),
      I1 => t_V_reg_177(3),
      I2 => t_V_reg_177(1),
      I3 => t_V_reg_177(0),
      I4 => t_V_reg_177(2),
      I5 => t_V_reg_177(4),
      O => \j_V_reg_400[5]_i_1_n_7\
    );
\j_V_reg_400[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \j_V_reg_400[8]_i_2_n_7\,
      I1 => t_V_reg_177(6),
      O => \j_V_reg_400[6]_i_1_n_7\
    );
\j_V_reg_400[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => t_V_reg_177(6),
      I1 => \j_V_reg_400[8]_i_2_n_7\,
      I2 => t_V_reg_177(7),
      O => \j_V_reg_400[7]_i_1_n_7\
    );
\j_V_reg_400[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => t_V_reg_177(7),
      I1 => \j_V_reg_400[8]_i_2_n_7\,
      I2 => t_V_reg_177(6),
      I3 => t_V_reg_177(8),
      O => \j_V_reg_400[8]_i_1_n_7\
    );
\j_V_reg_400[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => t_V_reg_177(4),
      I1 => t_V_reg_177(2),
      I2 => t_V_reg_177(0),
      I3 => t_V_reg_177(1),
      I4 => t_V_reg_177(3),
      I5 => t_V_reg_177(5),
      O => \j_V_reg_400[8]_i_2_n_7\
    );
\j_V_reg_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \j_V_reg_400[0]_i_1_n_7\,
      Q => j_V_reg_400(0),
      R => '0'
    );
\j_V_reg_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \j_V_reg_400[1]_i_1_n_7\,
      Q => j_V_reg_400(1),
      R => '0'
    );
\j_V_reg_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \j_V_reg_400[2]_i_1_n_7\,
      Q => j_V_reg_400(2),
      R => '0'
    );
\j_V_reg_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \j_V_reg_400[3]_i_1_n_7\,
      Q => j_V_reg_400(3),
      R => '0'
    );
\j_V_reg_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \j_V_reg_400[4]_i_1_n_7\,
      Q => j_V_reg_400(4),
      R => '0'
    );
\j_V_reg_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \j_V_reg_400[5]_i_1_n_7\,
      Q => j_V_reg_400(5),
      R => '0'
    );
\j_V_reg_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \j_V_reg_400[6]_i_1_n_7\,
      Q => j_V_reg_400(6),
      R => '0'
    );
\j_V_reg_400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \j_V_reg_400[7]_i_1_n_7\,
      Q => j_V_reg_400(7),
      R => '0'
    );
\j_V_reg_400_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \j_V_reg_400[8]_i_1_n_7\,
      Q => j_V_reg_400(8),
      R => '0'
    );
\output_length_histog_1_reg_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => i1_0_reg_166(0),
      Q => output_length_histog_1_reg_378(0),
      R => '0'
    );
\output_length_histog_1_reg_378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => i1_0_reg_166(1),
      Q => output_length_histog_1_reg_378(1),
      R => '0'
    );
\output_length_histog_1_reg_378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => i1_0_reg_166(2),
      Q => output_length_histog_1_reg_378(2),
      R => '0'
    );
\output_length_histog_1_reg_378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => i1_0_reg_166(3),
      Q => output_length_histog_1_reg_378(3),
      R => '0'
    );
\output_length_histog_1_reg_378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => i1_0_reg_166(4),
      Q => output_length_histog_1_reg_378(4),
      R => '0'
    );
\output_length_histog_1_reg_378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_3830,
      D => i1_0_reg_166(5),
      Q => output_length_histog_1_reg_378(5),
      R => '0'
    );
\output_length_histog_6_reg_414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => j_V_2_fu_60_reg(0),
      Q => output_length_histog_6_reg_414(0),
      R => '0'
    );
\output_length_histog_6_reg_414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => j_V_2_fu_60_reg(1),
      Q => output_length_histog_6_reg_414(1),
      R => '0'
    );
\output_length_histog_6_reg_414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => j_V_2_fu_60_reg(2),
      Q => output_length_histog_6_reg_414(2),
      R => '0'
    );
\output_length_histog_6_reg_414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => j_V_2_fu_60_reg(3),
      Q => output_length_histog_6_reg_414(3),
      R => '0'
    );
\output_length_histog_6_reg_414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => j_V_2_fu_60_reg(4),
      Q => output_length_histog_6_reg_414(4),
      R => '0'
    );
\output_length_histog_6_reg_414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => j_V_2_fu_60_reg(5),
      Q => output_length_histog_6_reg_414(5),
      R => '0'
    );
\output_length_histog_8_reg_420[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      O => ret_V_fu_282_p2(0)
    );
\output_length_histog_8_reg_420[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => j_V_2_fu_60_reg(1),
      O => ret_V_fu_282_p2(1)
    );
\output_length_histog_8_reg_420[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => j_V_2_fu_60_reg(0),
      I1 => j_V_2_fu_60_reg(1),
      I2 => j_V_2_fu_60_reg(2),
      O => ret_V_fu_282_p2(2)
    );
\output_length_histog_8_reg_420[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => j_V_2_fu_60_reg(1),
      I1 => j_V_2_fu_60_reg(0),
      I2 => j_V_2_fu_60_reg(2),
      I3 => j_V_2_fu_60_reg(3),
      O => ret_V_fu_282_p2(3)
    );
\output_length_histog_8_reg_420[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => j_V_2_fu_60_reg(2),
      I1 => j_V_2_fu_60_reg(0),
      I2 => j_V_2_fu_60_reg(1),
      I3 => j_V_2_fu_60_reg(3),
      I4 => j_V_2_fu_60_reg(4),
      O => ret_V_fu_282_p2(4)
    );
\output_length_histog_8_reg_420[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_V_2_fu_60_reg(3),
      I1 => j_V_2_fu_60_reg(1),
      I2 => j_V_2_fu_60_reg(0),
      I3 => j_V_2_fu_60_reg(2),
      I4 => j_V_2_fu_60_reg(4),
      I5 => j_V_2_fu_60_reg(5),
      O => ret_V_fu_282_p2(5)
    );
\output_length_histog_8_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => ret_V_fu_282_p2(0),
      Q => output_length_histog_8_reg_420(0),
      R => '0'
    );
\output_length_histog_8_reg_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => ret_V_fu_282_p2(1),
      Q => output_length_histog_8_reg_420(1),
      R => '0'
    );
\output_length_histog_8_reg_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => ret_V_fu_282_p2(2),
      Q => output_length_histog_8_reg_420(2),
      R => '0'
    );
\output_length_histog_8_reg_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => ret_V_fu_282_p2(3),
      Q => output_length_histog_8_reg_420(3),
      R => '0'
    );
\output_length_histog_8_reg_420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => ret_V_fu_282_p2(4),
      Q => output_length_histog_8_reg_420(4),
      R => '0'
    );
\output_length_histog_8_reg_420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => ret_V_fu_282_p2(5),
      Q => output_length_histog_8_reg_420(5),
      R => '0'
    );
\ram_reg_i_101__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => \^ap_cs_fsm_reg[13]_0\(4),
      I2 => ap_CS_fsm_state5,
      O => \ram_reg_i_101__0_n_7\
    );
\ram_reg_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => t_V_reg_177(4),
      I1 => t_V_reg_177(2),
      I2 => t_V_reg_177(0),
      I3 => t_V_reg_177(1),
      I4 => t_V_reg_177(3),
      I5 => t_V_reg_177(5),
      O => \ram_reg_i_102__0_n_7\
    );
\ram_reg_i_103__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => t_V_reg_177(3),
      I1 => t_V_reg_177(1),
      I2 => t_V_reg_177(0),
      I3 => t_V_reg_177(2),
      I4 => t_V_reg_177(4),
      O => \ram_reg_i_103__0_n_7\
    );
\ram_reg_i_104__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => t_V_reg_177(2),
      I1 => t_V_reg_177(0),
      I2 => t_V_reg_177(1),
      I3 => t_V_reg_177(3),
      O => \ram_reg_i_104__0_n_7\
    );
\ram_reg_i_105__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => t_V_reg_177(1),
      I1 => t_V_reg_177(0),
      I2 => t_V_reg_177(2),
      O => \ram_reg_i_105__0_n_7\
    );
\ram_reg_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_address0\(4),
      I1 => ram_reg(0),
      I2 => iptr,
      O => ADDRBWRADDR(1)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_address0\(0),
      I1 => Q(0),
      I2 => iptr,
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state13,
      I2 => ap_CS_fsm_state11,
      I3 => \^ap_cs_fsm_reg[13]_0\(4),
      I4 => \^ap_cs_fsm_reg[13]_0\(3),
      I5 => iptr,
      O => \ap_CS_fsm_reg[8]_0\
    );
\ram_reg_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state13,
      I2 => ap_CS_fsm_state11,
      I3 => \^ap_cs_fsm_reg[13]_0\(4),
      I4 => \^ap_cs_fsm_reg[13]_0\(3),
      I5 => iptr,
      O => \ap_CS_fsm_reg[8]_1\
    );
\ram_reg_i_33__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(3),
      I1 => \^ap_cs_fsm_reg[13]_0\(4),
      I2 => iptr,
      O => WEA(0)
    );
\ram_reg_i_33__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(3),
      I1 => \^ap_cs_fsm_reg[13]_0\(4),
      I2 => iptr,
      O => \ap_CS_fsm_reg[9]_0\(0)
    );
\ram_reg_i_34__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^ap_cs_fsm_reg[13]_0\(4),
      I2 => \^ap_cs_fsm_reg[13]_0\(3),
      I3 => iptr,
      O => WEBWE(0)
    );
\ram_reg_i_34__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \^ap_cs_fsm_reg[13]_0\(4),
      I2 => \^ap_cs_fsm_reg[13]_0\(3),
      I3 => iptr,
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\ram_reg_i_35__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(3),
      I1 => p_5_in,
      I2 => ap_CS_fsm_state3,
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state7,
      I5 => ap_CS_fsm_state9,
      O => truncate_tree_U0_output_length_histogram1_V_ce0
    );
\ram_reg_i_36__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => output_length_histog_2_reg_388(5),
      I1 => \^ap_cs_fsm_reg[13]_0\(4),
      I2 => ap_CS_fsm_state11,
      I3 => output_length_histog_6_reg_414(5),
      I4 => \^ap_cs_fsm_reg[13]_0\(3),
      I5 => ret_V_fu_282_p2(5),
      O => \ram_reg_i_36__4_n_7\
    );
\ram_reg_i_37__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => output_length_histog_2_reg_388(4),
      I1 => \^ap_cs_fsm_reg[13]_0\(4),
      I2 => ap_CS_fsm_state11,
      I3 => output_length_histog_6_reg_414(4),
      I4 => \^ap_cs_fsm_reg[13]_0\(3),
      I5 => ret_V_fu_282_p2(4),
      O => \ram_reg_i_37__4_n_7\
    );
\ram_reg_i_38__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state13,
      I2 => output_length_histog_2_reg_388(3),
      I3 => \^ap_cs_fsm_reg[13]_0\(4),
      I4 => ap_CS_fsm_state11,
      I5 => \ram_reg_i_61__2_n_7\,
      O => truncate_tree_U0_output_length_histogram1_V_address1(3)
    );
\ram_reg_i_39__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state13,
      I2 => output_length_histog_2_reg_388(2),
      I3 => \^ap_cs_fsm_reg[13]_0\(4),
      I4 => ap_CS_fsm_state11,
      I5 => \ram_reg_i_62__2_n_7\,
      O => truncate_tree_U0_output_length_histogram1_V_address1(2)
    );
\ram_reg_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state13,
      I2 => \ram_reg_i_36__4_n_7\,
      I3 => iptr,
      O => \i2_0_reg_188_reg[5]_0\(5)
    );
\ram_reg_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state13,
      I2 => \ram_reg_i_36__4_n_7\,
      I3 => iptr,
      O => ADDRARDADDR(5)
    );
\ram_reg_i_40__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state13,
      I2 => output_length_histog_2_reg_388(1),
      I3 => \^ap_cs_fsm_reg[13]_0\(4),
      I4 => ap_CS_fsm_state11,
      I5 => \ram_reg_i_63__2_n_7\,
      O => truncate_tree_U0_output_length_histogram1_V_address1(1)
    );
\ram_reg_i_41__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8A8A8ABA8ABAB"
    )
        port map (
      I0 => output_length_histog_2_reg_388(0),
      I1 => \^ap_cs_fsm_reg[13]_0\(4),
      I2 => ap_CS_fsm_state11,
      I3 => output_length_histog_6_reg_414(0),
      I4 => \^ap_cs_fsm_reg[13]_0\(3),
      I5 => j_V_2_fu_60_reg(0),
      O => \ram_reg_i_41__4_n_7\
    );
\ram_reg_i_42__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_64__2_n_7\,
      I1 => ap_CS_fsm_state9,
      I2 => \^ap_cs_fsm_reg[13]_0\(3),
      I3 => j_V_2_fu_60_reg(5),
      I4 => output_length_histog_8_reg_420(5),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(5)
    );
\ram_reg_i_43__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_65__2_n_7\,
      I1 => ap_CS_fsm_state9,
      I2 => \^ap_cs_fsm_reg[13]_0\(3),
      I3 => j_V_2_fu_60_reg(4),
      I4 => output_length_histog_8_reg_420(4),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(4)
    );
\ram_reg_i_44__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_66__2_n_7\,
      I1 => ap_CS_fsm_state9,
      I2 => \^ap_cs_fsm_reg[13]_0\(3),
      I3 => j_V_2_fu_60_reg(3),
      I4 => output_length_histog_8_reg_420(3),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(3)
    );
\ram_reg_i_45__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_67__2_n_7\,
      I1 => ap_CS_fsm_state9,
      I2 => \^ap_cs_fsm_reg[13]_0\(3),
      I3 => j_V_2_fu_60_reg(2),
      I4 => output_length_histog_8_reg_420(2),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(2)
    );
\ram_reg_i_46__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_68__2_n_7\,
      I1 => ap_CS_fsm_state9,
      I2 => \^ap_cs_fsm_reg[13]_0\(3),
      I3 => j_V_2_fu_60_reg(1),
      I4 => output_length_histog_8_reg_420(1),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(1)
    );
\ram_reg_i_47__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF20E02"
    )
        port map (
      I0 => \ram_reg_i_69__2_n_7\,
      I1 => ap_CS_fsm_state9,
      I2 => \^ap_cs_fsm_reg[13]_0\(3),
      I3 => j_V_2_fu_60_reg(0),
      I4 => output_length_histog_8_reg_420(0),
      O => \^truncate_tree_u0_output_length_histogram1_v_address0\(0)
    );
\ram_reg_i_4__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state13,
      I2 => \ram_reg_i_37__4_n_7\,
      I3 => iptr,
      O => \i2_0_reg_188_reg[5]_0\(4)
    );
\ram_reg_i_4__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state13,
      I2 => \ram_reg_i_37__4_n_7\,
      I3 => iptr,
      O => ADDRARDADDR(4)
    );
\ram_reg_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(3),
      I1 => iptr,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(3),
      I1 => iptr,
      O => \i2_0_reg_188_reg[5]_0\(3)
    );
\ram_reg_i_60__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(4),
      I1 => ap_CS_fsm_state11,
      O => p_5_in
    );
\ram_reg_i_61__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBB8888888"
    )
        port map (
      I0 => output_length_histog_6_reg_414(3),
      I1 => \^ap_cs_fsm_reg[13]_0\(3),
      I2 => j_V_2_fu_60_reg(1),
      I3 => j_V_2_fu_60_reg(0),
      I4 => j_V_2_fu_60_reg(2),
      I5 => j_V_2_fu_60_reg(3),
      O => \ram_reg_i_61__2_n_7\
    );
\ram_reg_i_62__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBBB888"
    )
        port map (
      I0 => output_length_histog_6_reg_414(2),
      I1 => \^ap_cs_fsm_reg[13]_0\(3),
      I2 => j_V_2_fu_60_reg(0),
      I3 => j_V_2_fu_60_reg(1),
      I4 => j_V_2_fu_60_reg(2),
      O => \ram_reg_i_62__2_n_7\
    );
\ram_reg_i_63__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => output_length_histog_6_reg_414(1),
      I1 => \^ap_cs_fsm_reg[13]_0\(3),
      I2 => j_V_2_fu_60_reg(0),
      I3 => j_V_2_fu_60_reg(1),
      O => \ram_reg_i_63__2_n_7\
    );
\ram_reg_i_64__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFD8D8"
    )
        port map (
      I0 => \ram_reg_i_101__0_n_7\,
      I1 => output_length_histog_1_reg_378(5),
      I2 => zext_ln11_reg_357_reg(5),
      I3 => \ram_reg_i_102__0_n_7\,
      I4 => ap_CS_fsm_state7,
      O => \ram_reg_i_64__2_n_7\
    );
\ram_reg_i_65__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFD8D8"
    )
        port map (
      I0 => \ram_reg_i_101__0_n_7\,
      I1 => output_length_histog_1_reg_378(4),
      I2 => zext_ln11_reg_357_reg(4),
      I3 => \ram_reg_i_103__0_n_7\,
      I4 => ap_CS_fsm_state7,
      O => \ram_reg_i_65__2_n_7\
    );
\ram_reg_i_66__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFD8D8"
    )
        port map (
      I0 => \ram_reg_i_101__0_n_7\,
      I1 => output_length_histog_1_reg_378(3),
      I2 => zext_ln11_reg_357_reg(3),
      I3 => \ram_reg_i_104__0_n_7\,
      I4 => ap_CS_fsm_state7,
      O => \ram_reg_i_66__2_n_7\
    );
\ram_reg_i_67__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFD8D8"
    )
        port map (
      I0 => \ram_reg_i_101__0_n_7\,
      I1 => output_length_histog_1_reg_378(2),
      I2 => zext_ln11_reg_357_reg(2),
      I3 => \ram_reg_i_105__0_n_7\,
      I4 => ap_CS_fsm_state7,
      O => \ram_reg_i_67__2_n_7\
    );
\ram_reg_i_68__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFD8D8D8D8"
    )
        port map (
      I0 => \ram_reg_i_101__0_n_7\,
      I1 => output_length_histog_1_reg_378(1),
      I2 => zext_ln11_reg_357_reg(1),
      I3 => t_V_reg_177(0),
      I4 => t_V_reg_177(1),
      I5 => ap_CS_fsm_state7,
      O => \ram_reg_i_68__2_n_7\
    );
\ram_reg_i_69__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFD8D8"
    )
        port map (
      I0 => \ram_reg_i_101__0_n_7\,
      I1 => output_length_histog_1_reg_378(0),
      I2 => zext_ln11_reg_357_reg(0),
      I3 => t_V_reg_177(0),
      I4 => ap_CS_fsm_state7,
      O => \ram_reg_i_69__2_n_7\
    );
\ram_reg_i_6__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(2),
      I1 => iptr,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_6__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(2),
      I1 => iptr,
      O => \i2_0_reg_188_reg[5]_0\(2)
    );
\ram_reg_i_7__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(1),
      I1 => iptr,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_7__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => truncate_tree_U0_output_length_histogram1_V_address1(1),
      I1 => iptr,
      O => \i2_0_reg_188_reg[5]_0\(1)
    );
\ram_reg_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_i_41__4_n_7\,
      I1 => ap_CS_fsm_state13,
      I2 => \i2_0_reg_188_reg_n_7_[0]\,
      I3 => iptr,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_8__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \ram_reg_i_41__4_n_7\,
      I1 => ap_CS_fsm_state13,
      I2 => \i2_0_reg_188_reg_n_7_[0]\,
      I3 => iptr,
      O => \i2_0_reg_188_reg[5]_0\(0)
    );
\ram_reg_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^truncate_tree_u0_output_length_histogram1_v_address0\(5),
      I1 => ram_reg(1),
      I2 => iptr,
      O => ADDRBWRADDR(2)
    );
\t_V_reg_177[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => grp_fu_199_p2,
      I1 => \^ap_cs_fsm_reg[13]_0\(2),
      I2 => icmp_ln879_fu_252_p2,
      O => ap_NS_fsm11_out
    );
\t_V_reg_177[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => grp_fu_199_p2,
      I2 => icmp_ln879_reg_396,
      O => t_V_reg_1770
    );
\t_V_reg_177_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => t_V_reg_1770,
      D => j_V_reg_400(0),
      Q => t_V_reg_177(0),
      S => ap_NS_fsm11_out
    );
\t_V_reg_177_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => t_V_reg_1770,
      D => j_V_reg_400(1),
      Q => t_V_reg_177(1),
      S => ap_NS_fsm11_out
    );
\t_V_reg_177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_1770,
      D => j_V_reg_400(2),
      Q => t_V_reg_177(2),
      R => ap_NS_fsm11_out
    );
\t_V_reg_177_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => t_V_reg_1770,
      D => j_V_reg_400(3),
      Q => t_V_reg_177(3),
      S => ap_NS_fsm11_out
    );
\t_V_reg_177_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => t_V_reg_1770,
      D => j_V_reg_400(4),
      Q => t_V_reg_177(4),
      S => ap_NS_fsm11_out
    );
\t_V_reg_177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_1770,
      D => j_V_reg_400(5),
      Q => t_V_reg_177(5),
      R => ap_NS_fsm11_out
    );
\t_V_reg_177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_1770,
      D => j_V_reg_400(6),
      Q => t_V_reg_177(6),
      R => ap_NS_fsm11_out
    );
\t_V_reg_177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_1770,
      D => j_V_reg_400(7),
      Q => t_V_reg_177(7),
      R => ap_NS_fsm11_out
    );
\t_V_reg_177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_reg_1770,
      D => j_V_reg_400(8),
      Q => t_V_reg_177(8),
      R => ap_NS_fsm11_out
    );
\zext_ln11_reg_357[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[13]_0\(1),
      I1 => \i1_0_reg_166[5]_i_3_n_7\,
      I2 => \i_0_reg_155_reg_n_7_[6]\,
      I3 => \^i_0_reg_155_reg[5]_0\(0),
      I4 => \^i_0_reg_155_reg[5]_0\(5),
      O => zext_ln11_reg_357_reg0
    );
\zext_ln11_reg_357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_357_reg0,
      D => \^i_0_reg_155_reg[5]_0\(0),
      Q => zext_ln11_reg_357_reg(0),
      R => '0'
    );
\zext_ln11_reg_357_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_357_reg0,
      D => \^i_0_reg_155_reg[5]_0\(1),
      Q => zext_ln11_reg_357_reg(1),
      R => '0'
    );
\zext_ln11_reg_357_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_357_reg0,
      D => \^i_0_reg_155_reg[5]_0\(2),
      Q => zext_ln11_reg_357_reg(2),
      R => '0'
    );
\zext_ln11_reg_357_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_357_reg0,
      D => \^i_0_reg_155_reg[5]_0\(3),
      Q => zext_ln11_reg_357_reg(3),
      R => '0'
    );
\zext_ln11_reg_357_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_357_reg0,
      D => \^i_0_reg_155_reg[5]_0\(4),
      Q => zext_ln11_reg_357_reg(4),
      R => '0'
    );
\zext_ln11_reg_357_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln11_reg_357_reg0,
      D => \^i_0_reg_155_reg[5]_0\(5),
      Q => zext_ln11_reg_357_reg(5),
      R => '0'
    );
\zext_ln45_reg_434[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \zext_ln45_reg_434[5]_i_2_n_7\,
      I2 => \i2_0_reg_188_reg_n_7_[6]\,
      I3 => \i2_0_reg_188_reg_n_7_[0]\,
      I4 => \i2_0_reg_188_reg_n_7_[5]\,
      O => zext_ln45_reg_434_reg0
    );
\zext_ln45_reg_434[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \i2_0_reg_188_reg_n_7_[3]\,
      I1 => \i2_0_reg_188_reg_n_7_[4]\,
      I2 => \i2_0_reg_188_reg_n_7_[1]\,
      I3 => \i2_0_reg_188_reg_n_7_[2]\,
      O => \zext_ln45_reg_434[5]_i_2_n_7\
    );
\zext_ln45_reg_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_434_reg0,
      D => \i2_0_reg_188_reg_n_7_[0]\,
      Q => \zext_ln45_reg_434_reg[5]_0\(0),
      R => '0'
    );
\zext_ln45_reg_434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_434_reg0,
      D => \i2_0_reg_188_reg_n_7_[1]\,
      Q => \zext_ln45_reg_434_reg[5]_0\(1),
      R => '0'
    );
\zext_ln45_reg_434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_434_reg0,
      D => \i2_0_reg_188_reg_n_7_[2]\,
      Q => \zext_ln45_reg_434_reg[5]_0\(2),
      R => '0'
    );
\zext_ln45_reg_434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_434_reg0,
      D => \i2_0_reg_188_reg_n_7_[3]\,
      Q => \zext_ln45_reg_434_reg[5]_0\(3),
      R => '0'
    );
\zext_ln45_reg_434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_434_reg0,
      D => \i2_0_reg_188_reg_n_7_[4]\,
      Q => \zext_ln45_reg_434_reg[5]_0\(4),
      R => '0'
    );
\zext_ln45_reg_434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln45_reg_434_reg0,
      D => \i2_0_reg_188_reg_n_7_[5]\,
      Q => \zext_ln45_reg_434_reg[5]_0\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_compute_bit_lengtjbC is
  port (
    \p_0106_0_i_i_reg_351_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_tptr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_fu_452_p3 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_097_0_i_i_reg_293_reg[5]\ : in STD_LOGIC;
    \p_0106_0_i_i_reg_351_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_compute_bit_lengtjbC : entity is "compute_bit_lengtjbC";
end design_1_huffman_encoding_0_1_compute_bit_lengtjbC;

architecture STRUCTURE of design_1_huffman_encoding_0_1_compute_bit_lengtjbC is
begin
compute_bit_lengtjbC_ram_U: entity work.design_1_huffman_encoding_0_1_compute_bit_lengtjbC_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      D(1 downto 0) => D(1 downto 0),
      DIADI(3 downto 0) => DIADI(3 downto 0),
      DOADO(3 downto 0) => DOADO(3 downto 0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[7]\(5 downto 0) => \ap_CS_fsm_reg[7]\(5 downto 0),
      \ap_CS_fsm_reg[7]_0\(5 downto 0) => \ap_CS_fsm_reg[7]_0\(5 downto 0),
      ap_clk => ap_clk,
      \p_0106_0_i_i_reg_351_reg[1]\(1 downto 0) => \p_0106_0_i_i_reg_351_reg[1]\(1 downto 0),
      \p_0106_0_i_i_reg_351_reg[5]\(5 downto 0) => \p_0106_0_i_i_reg_351_reg[5]\(5 downto 0),
      \p_097_0_i_i_reg_293_reg[5]\ => \p_097_0_i_i_reg_293_reg[5]\,
      prev_tptr => prev_tptr,
      ram_reg_0(6 downto 0) => ram_reg(6 downto 0),
      ram_reg_1(3 downto 0) => ram_reg_0(3 downto 0),
      ram_reg_2(1 downto 0) => ram_reg_1(1 downto 0),
      tmp_fu_452_p3 => tmp_fu_452_p3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_compute_bit_lengtkbM is
  port (
    \i_0_i_i_reg_282_reg[2]\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    length_histogram_V_d0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    icmp_ln883_1_reg_651 : in STD_LOGIC;
    icmp_ln883_reg_647 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_compute_bit_lengtkbM : entity is "compute_bit_lengtkbM";
end design_1_huffman_encoding_0_1_compute_bit_lengtkbM;

architecture STRUCTURE of design_1_huffman_encoding_0_1_compute_bit_lengtkbM is
begin
compute_bit_lengtkbM_ram_U: entity work.design_1_huffman_encoding_0_1_compute_bit_lengtkbM_ram
     port map (
      DIADI(3 downto 0) => DIADI(3 downto 0),
      Q(6 downto 0) => Q(6 downto 0),
      \ap_CS_fsm_reg[1]\ => p_0_in,
      ap_clk => ap_clk,
      \i_0_i_i_reg_282_reg[2]\ => \i_0_i_i_reg_282_reg[2]\,
      icmp_ln883_1_reg_651 => icmp_ln883_1_reg_651,
      icmp_ln883_reg_647 => icmp_ln883_reg_647,
      length_histogram_V_d0(8 downto 0) => length_histogram_V_d0(8 downto 0),
      \q0_reg[0]_0\(2 downto 0) => \q0_reg[0]\(2 downto 0),
      \q0_reg[0]_1\ => \q0_reg[0]_0\,
      \q0_reg[0]_2\ => \q0_reg[0]_1\,
      \q0_reg[0]_3\ => \q0_reg[0]_2\,
      \q0_reg[0]_4\ => \q0_reg[0]_3\,
      \q0_reg[0]_5\ => \q0_reg[0]_4\,
      \q0_reg[0]_6\ => \q0_reg[0]_5\,
      ram_reg(5 downto 0) => ram_reg(5 downto 0),
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_2 => ram_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_codeword_flbW is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 21 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln18_reg_428 : in STD_LOGIC;
    \q0_reg[26]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[26]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_15_0_0__52\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \tmp_data_V_fu_102_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_15_0_0__0\ : in STD_LOGIC;
    icmp_ln883_reg_498 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_codeword_flbW : entity is "create_codeword_flbW";
end design_1_huffman_encoding_0_1_create_codeword_flbW;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_codeword_flbW is
begin
create_codeword_flbW_ram_U: entity work.design_1_huffman_encoding_0_1_create_codeword_flbW_ram
     port map (
      D(21 downto 0) => D(21 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      icmp_ln18_reg_428 => icmp_ln18_reg_428,
      icmp_ln883_reg_498 => icmp_ln883_reg_498,
      \q0_reg[26]_0\(4 downto 0) => \q0_reg[26]\(4 downto 0),
      \q0_reg[26]_1\(4 downto 0) => \q0_reg[26]_0\(4 downto 0),
      \ram_reg_0_15_0_0__0_0\ => \ram_reg_0_15_0_0__0\,
      \ram_reg_0_15_0_0__52_0\(25 downto 0) => \ram_reg_0_15_0_0__52\(25 downto 0),
      \tmp_data_V_fu_102_reg[5]\(4 downto 0) => \tmp_data_V_fu_102_reg[5]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_tree_frequhbi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    add_ln209_fu_704_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    add_ln209_1_fu_675_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    left_V_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_52__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_52__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_51__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_tree_frequhbi : entity is "create_tree_frequhbi";
end design_1_huffman_encoding_0_1_create_tree_frequhbi;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_tree_frequhbi is
begin
create_tree_frequhbi_ram_U: entity work.design_1_huffman_encoding_0_1_create_tree_frequhbi_ram
     port map (
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      CO(0) => CO(0),
      D(31 downto 0) => D(31 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln209_1_fu_675_p2(31 downto 0) => add_ln209_1_fu_675_p2(31 downto 0),
      add_ln209_fu_704_p2(31 downto 0) => add_ln209_fu_704_p2(31 downto 0),
      ap_clk => ap_clk,
      left_V_address0(7 downto 0) => left_V_address0(7 downto 0),
      ram_reg_0 => ram_reg,
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2(0) => ram_reg_1(0),
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      \ram_reg_i_51__1_0\(31 downto 0) => \ram_reg_i_51__1\(31 downto 0),
      \ram_reg_i_52__1_0\(31 downto 0) => \ram_reg_i_52__1\(31 downto 0),
      \ram_reg_i_52__1_1\(31 downto 0) => \ram_reg_i_52__1_0\(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_tree_frequibs is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    or_ln34_fu_617_p2 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_0_0_i_i_reg_275_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \extLd_loc_read_reg_734_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_1_1_i_i_reg_345_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_4_reg_370_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    iptr : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln34_reg_806_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    iptr_2 : in STD_LOGIC;
    \ram_reg_i_32__3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_i_32__3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_i_30__3\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln209_fu_704_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    add_ln209_1_fu_675_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_30__2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_31__3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_31__3_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ram_reg_i_30__3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_tree_frequibs : entity is "create_tree_frequibs";
end design_1_huffman_encoding_0_1_create_tree_frequibs;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_tree_frequibs is
begin
create_tree_frequibs_ram_U: entity work.design_1_huffman_encoding_0_1_create_tree_frequibs_ram
     port map (
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      CO(0) => CO(0),
      D(31 downto 0) => D(31 downto 0),
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      add_ln209_1_fu_675_p2(31 downto 0) => add_ln209_1_fu_675_p2(31 downto 0),
      add_ln209_fu_704_p2(31 downto 0) => add_ln209_fu_704_p2(31 downto 0),
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      \ap_CS_fsm_reg[3]_0\(0) => \ap_CS_fsm_reg[3]_0\(0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      \extLd_loc_read_reg_734_reg[8]\(0) => \extLd_loc_read_reg_734_reg[8]\(0),
      iptr => iptr,
      iptr_2 => iptr_2,
      or_ln34_fu_617_p2 => or_ln34_fu_617_p2,
      \or_ln34_reg_806_reg[0]\(0) => \or_ln34_reg_806_reg[0]\(0),
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      \ram_reg_i_30__2_0\(31 downto 0) => \ram_reg_i_30__2\(31 downto 0),
      \ram_reg_i_30__3_0\(8 downto 0) => \ram_reg_i_30__3\(8 downto 0),
      \ram_reg_i_30__3_1\(8 downto 0) => \ram_reg_i_30__3_0\(8 downto 0),
      \ram_reg_i_31__3_0\(31 downto 0) => \ram_reg_i_31__3\(31 downto 0),
      \ram_reg_i_31__3_1\(31 downto 0) => \ram_reg_i_31__3_0\(31 downto 0),
      \ram_reg_i_32__3_0\(8 downto 0) => \ram_reg_i_32__3\(8 downto 0),
      \ram_reg_i_32__3_1\(8 downto 0) => \ram_reg_i_32__3_0\(8 downto 0),
      \s_0_0_i_i_reg_275_reg[8]\(8 downto 0) => \s_0_0_i_i_reg_275_reg[8]\(8 downto 0),
      \s_1_1_i_i_reg_345_reg[30]\(0) => \s_1_1_i_i_reg_345_reg[30]\(0),
      \t_V_4_reg_370_reg[6]\(0) => \t_V_4_reg_370_reg[6]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A is
  port (
    Block_huffman_encodi_U0_ap_continue : out STD_LOGIC;
    extLd8_loc_channel_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j5_0_i_i_reg_1763_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j7_0_i_i_reg_4725_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    sort_U0_in_value_V_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    j_0_i_i_reg_301_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \zext_ln69_reg_7040_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    sort_U0_ap_ready : in STD_LOGIC;
    n_c_empty_n : in STD_LOGIC;
    n_c18_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_huffman_encodi_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A : entity is "fifo_w9_d2_A";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A is
  signal \^block_huffman_encodi_u0_ap_continue\ : STD_LOGIC;
  signal \^extld8_loc_channel_empty_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
begin
  Block_huffman_encodi_U0_ap_continue <= \^block_huffman_encodi_u0_ap_continue\;
  extLd8_loc_channel_empty_n <= \^extld8_loc_channel_empty_n\;
U_fifo_w9_d2_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_43
     port map (
      Block_huffman_encodi_U0_ap_start => Block_huffman_encodi_U0_ap_start,
      CO(0) => CO(0),
      D(8 downto 0) => D(8 downto 0),
      Q(8 downto 0) => Q(8 downto 0),
      S(0) => S(0),
      \SRL_SIG_reg[1][0]_0\ => \^block_huffman_encodi_u0_ap_continue\,
      \SRL_SIG_reg[1][2]_0\(2 downto 0) => \SRL_SIG_reg[1][2]\(2 downto 0),
      \ap_CS_fsm[2]_i_3_0\ => \mOutPtr_reg_n_7_[0]\,
      \ap_CS_fsm[2]_i_3_1\ => \mOutPtr_reg_n_7_[1]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      \j5_0_i_i_reg_1763_reg[6]\(0) => \j5_0_i_i_reg_1763_reg[6]\(0),
      \j7_0_i_i_reg_4725_reg[6]\(0) => \j7_0_i_i_reg_4725_reg[6]\(0),
      j_0_i_i_reg_301_reg(0) => j_0_i_i_reg_301_reg(0),
      n_c18_full_n => n_c18_full_n,
      n_c_empty_n => n_c_empty_n,
      sort_U0_in_value_V_address0(7 downto 0) => sort_U0_in_value_V_address0(7 downto 0),
      \zext_ln69_reg_7040_reg[7]_i_2_0\(5 downto 0) => \zext_ln69_reg_7040_reg[7]_i_2\(5 downto 0)
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^extld8_loc_channel_empty_n\,
      I3 => sort_U0_ap_ready,
      I4 => \mOutPtr_reg_n_7_[1]\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \internal_empty_n_i_1__0_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_7\,
      Q => \^extld8_loc_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_7\,
      I1 => \mOutPtr_reg_n_7_[1]\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \^block_huffman_encodi_u0_ap_continue\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_7\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0000007F007F00"
    )
        port map (
      I0 => \^extld8_loc_channel_empty_n\,
      I1 => \mOutPtr_reg[1]_1\(0),
      I2 => \mOutPtr_reg[1]_2\(0),
      I3 => \^block_huffman_encodi_u0_ap_continue\,
      I4 => ap_done_reg,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__5_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_7\,
      Q => \^block_huffman_encodi_u0_ap_continue\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777878778887878"
    )
        port map (
      I0 => \^extld8_loc_channel_empty_n\,
      I1 => sort_U0_ap_ready,
      I2 => \^block_huffman_encodi_u0_ap_continue\,
      I3 => ap_done_reg,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1__0_n_7\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[1]_2\(0),
      I3 => \mOutPtr_reg[1]_1\(0),
      I4 => \^extld8_loc_channel_empty_n\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1__0_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_0 is
  port (
    extLd_loc_c19_full_n : out STD_LOGIC;
    extLd_loc_c19_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \num_nonzero_symbols_preg_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    extLd_loc_c_full_n : in STD_LOGIC;
    val_assign6_loc_c_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_proc_U0_ap_start : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_extLd_out_out1_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_num_nonzero_symbols_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_0 : entity is "fifo_w9_d2_A";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_0;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_0 is
  signal \^extld_loc_c19_empty_n\ : STD_LOGIC;
  signal \^extld_loc_c19_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_7\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_3__6_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__6\ : label is "soft_lutpair309";
begin
  extLd_loc_c19_empty_n <= \^extld_loc_c19_empty_n\;
  extLd_loc_c19_full_n <= \^extld_loc_c19_full_n\;
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
U_fifo_w9_d2_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_42
     port map (
      CO(0) => CO(0),
      D(8 downto 0) => D(8 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[1][0]_0\ => \^extld_loc_c19_full_n\,
      ap_clk => ap_clk,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      if_din(8 downto 0) => if_din(8 downto 0),
      \int_num_nonzero_symbols_reg[0]\ => \mOutPtr_reg_n_7_[0]\,
      \int_num_nonzero_symbols_reg[0]_0\ => \mOutPtr_reg_n_7_[1]\,
      \int_num_nonzero_symbols_reg[8]\(8 downto 0) => \int_num_nonzero_symbols_reg[8]\(8 downto 0),
      \int_num_nonzero_symbols_reg[8]_0\ => \^internal_empty_n_reg_0\,
      \num_nonzero_symbols_preg_reg[8]\(8 downto 0) => \num_nonzero_symbols_preg_reg[8]\(8 downto 0),
      val_assign6_loc_c_full_n => val_assign6_loc_c_full_n
    );
\int_num_nonzero_symbols[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^extld_loc_c19_empty_n\,
      I1 => ap_done_reg,
      I2 => Block_proc_U0_ap_start,
      O => \^internal_empty_n_reg_0\
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AAA0A8A0A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^internal_empty_n_reg_0\,
      I2 => internal_empty_n_reg_1,
      I3 => \^extld_loc_c19_empty_n\,
      I4 => \mOutPtr_reg_n_7_[1]\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \internal_empty_n_i_1__3_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_7\,
      Q => \^extld_loc_c19_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__6_n_7\,
      I1 => \mOutPtr_reg_n_7_[1]\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \^extld_loc_c19_full_n\,
      I4 => ap_rst_n,
      I5 => \internal_full_n_i_3__6_n_7\,
      O => \internal_full_n_i_1__3_n_7\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF000000"
    )
        port map (
      I0 => \^extld_loc_c19_empty_n\,
      I1 => ap_done_reg,
      I2 => Block_proc_U0_ap_start,
      I3 => \^extld_loc_c19_full_n\,
      I4 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      O => \internal_full_n_i_2__6_n_7\
    );
\internal_full_n_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700000"
    )
        port map (
      I0 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I1 => \^extld_loc_c19_full_n\,
      I2 => Block_proc_U0_ap_start,
      I3 => ap_done_reg,
      I4 => \^extld_loc_c19_empty_n\,
      O => \internal_full_n_i_3__6_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_7\,
      Q => \^extld_loc_c19_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20DFDFDFDF202020"
    )
        port map (
      I0 => \^extld_loc_c19_empty_n\,
      I1 => ap_done_reg,
      I2 => Block_proc_U0_ap_start,
      I3 => \^extld_loc_c19_full_n\,
      I4 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1__3_n_7\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEA7F7F80158080"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I2 => \^extld_loc_c19_full_n\,
      I3 => \^internal_empty_n_reg_0\,
      I4 => \^extld_loc_c19_empty_n\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1__2_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_1 is
  port (
    extLd_loc_c20_full_n : out STD_LOGIC;
    extLd_loc_c20_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    right_V_t_empty_n : in STD_LOGIC;
    left_V_t_empty_n : in STD_LOGIC;
    parent_V_t_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    compute_bit_length_U0_extLd_loc_read : in STD_LOGIC;
    create_tree_U0_extLd_loc_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_1 : entity is "fifo_w9_d2_A";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_1;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_1 is
  signal \^extld_loc_c20_empty_n\ : STD_LOGIC;
  signal \^extld_loc_c20_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_2__8_n_7\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair310";
begin
  extLd_loc_c20_empty_n <= \^extld_loc_c20_empty_n\;
  extLd_loc_c20_full_n <= \^extld_loc_c20_full_n\;
U_fifo_w9_d2_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_41
     port map (
      D(8 downto 0) => D(8 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^extld_loc_c20_full_n\,
      \SRL_SIG_reg[1][8]_0\(8 downto 0) => \SRL_SIG_reg[1][8]\(8 downto 0),
      ap_clk => ap_clk,
      create_tree_U0_extLd_loc_read => create_tree_U0_extLd_loc_read,
      \zext_ln13_reg_543_reg[0]\ => \mOutPtr_reg_n_7_[0]\,
      \zext_ln13_reg_543_reg[0]_0\ => \mOutPtr_reg_n_7_[1]\
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^extld_loc_c20_empty_n\,
      I1 => right_V_t_empty_n,
      I2 => left_V_t_empty_n,
      I3 => parent_V_t_empty_n,
      I4 => ap_done_reg,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_1,
      I2 => \^extld_loc_c20_empty_n\,
      I3 => compute_bit_length_U0_extLd_loc_read,
      I4 => \mOutPtr_reg_n_7_[1]\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \internal_empty_n_i_1__4_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_7\,
      Q => \^extld_loc_c20_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__8_n_7\,
      I1 => \mOutPtr_reg_n_7_[1]\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \^extld_loc_c20_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_7\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^extld_loc_c20_empty_n\,
      I1 => compute_bit_length_U0_extLd_loc_read,
      I2 => \^extld_loc_c20_full_n\,
      I3 => create_tree_U0_extLd_loc_read,
      O => \internal_full_n_i_2__8_n_7\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => compute_bit_length_U0_extLd_loc_read,
      I1 => \^extld_loc_c20_empty_n\,
      I2 => create_tree_U0_extLd_loc_read,
      I3 => \^extld_loc_c20_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_7\,
      Q => \^extld_loc_c20_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^extld_loc_c20_empty_n\,
      I1 => compute_bit_length_U0_extLd_loc_read,
      I2 => \^extld_loc_c20_full_n\,
      I3 => create_tree_U0_extLd_loc_read,
      I4 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1__4_n_7\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => create_tree_U0_extLd_loc_read,
      I2 => \^extld_loc_c20_full_n\,
      I3 => compute_bit_length_U0_extLd_loc_read,
      I4 => \^extld_loc_c20_empty_n\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1__3_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_2 is
  port (
    extLd_loc_c_full_n : out STD_LOGIC;
    extLd_loc_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    create_tree_U0_extLd_loc_read : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    extLd_loc_c19_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    val_assign6_loc_c_full_n : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_extLd_out_out1_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_2 : entity is "fifo_w9_d2_A";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_2;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_2 is
  signal \^extld_loc_c_empty_n\ : STD_LOGIC;
  signal \^extld_loc_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_2__7_n_7\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair311";
begin
  extLd_loc_c_empty_n <= \^extld_loc_c_empty_n\;
  extLd_loc_c_full_n <= \^extld_loc_c_full_n\;
U_fifo_w9_d2_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg_40
     port map (
      CO(0) => CO(0),
      D(8 downto 0) => D(8 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_7_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_7_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^extld_loc_c_full_n\,
      ap_clk => ap_clk,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      if_din(8 downto 0) => if_din(8 downto 0),
      val_assign6_loc_c_full_n => val_assign6_loc_c_full_n
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^extld_loc_c_empty_n\,
      I3 => create_tree_U0_extLd_loc_read,
      I4 => \mOutPtr_reg_n_7_[1]\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => \internal_empty_n_i_1__2_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_7\,
      Q => \^extld_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__7_n_7\,
      I1 => \mOutPtr_reg_n_7_[1]\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \^extld_loc_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_7\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^extld_loc_c_empty_n\,
      I1 => create_tree_U0_extLd_loc_read,
      I2 => \^extld_loc_c_full_n\,
      I3 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      O => \internal_full_n_i_2__7_n_7\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => create_tree_U0_extLd_loc_read,
      I1 => \^extld_loc_c_empty_n\,
      I2 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I3 => \^extld_loc_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_7\,
      Q => \^extld_loc_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^extld_loc_c_empty_n\,
      I1 => create_tree_U0_extLd_loc_read,
      I2 => \^extld_loc_c_full_n\,
      I3 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I4 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1__2_n_7\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I2 => \^extld_loc_c_full_n\,
      I3 => create_tree_U0_extLd_loc_read,
      I4 => \^extld_loc_c_empty_n\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1__1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d2_A_3 is
  port (
    n_c_full_n : out STD_LOGIC;
    n_c_empty_n : out STD_LOGIC;
    Block_huffman_encodi_U0_ap_ready : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    n_c18_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_huffman_encodi_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : in STD_LOGIC;
    internal_empty_n_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d2_A_3 : entity is "fifo_w9_d2_A";
end design_1_huffman_encoding_0_1_fifo_w9_d2_A_3;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d2_A_3 is
  signal internal_empty_n_i_1_n_7 : STD_LOGIC;
  signal internal_full_n_i_1_n_7 : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_3__5_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_7_[1]\ : STD_LOGIC;
  signal \^n_c_empty_n\ : STD_LOGIC;
  signal \^n_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_preg[8]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__4\ : label is "soft_lutpair341";
begin
  n_c_empty_n <= \^n_c_empty_n\;
  n_c_full_n <= \^n_c_full_n\;
U_fifo_w9_d2_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_shiftReg
     port map (
      D(8 downto 0) => D(8 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_7_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_7_[1]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[1][0]_0\ => \^n_c_full_n\,
      \SRL_SIG_reg[1][8]_0\(8 downto 0) => \SRL_SIG_reg[1][8]\(8 downto 0),
      ap_clk => ap_clk,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      \in\(8 downto 0) => \in\(8 downto 0)
    );
\ap_return_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^n_c_empty_n\,
      I1 => n_c18_full_n,
      I2 => ap_done_reg,
      I3 => Block_huffman_encodi_U0_ap_start,
      O => Block_huffman_encodi_U0_ap_ready
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AAA0A8A0A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \SRL_SIG_reg[0][8]\,
      I2 => internal_empty_n_reg_2,
      I3 => \^n_c_empty_n\,
      I4 => \mOutPtr_reg_n_7_[1]\,
      I5 => \mOutPtr_reg_n_7_[0]\,
      O => internal_empty_n_i_1_n_7
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_7,
      Q => \^n_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__4_n_7\,
      I1 => \mOutPtr_reg_n_7_[1]\,
      I2 => \mOutPtr_reg_n_7_[0]\,
      I3 => \^n_c_full_n\,
      I4 => ap_rst_n,
      I5 => \internal_full_n_i_3__5_n_7\,
      O => internal_full_n_i_1_n_7
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF000000000000"
    )
        port map (
      I0 => \^n_c_empty_n\,
      I1 => Block_huffman_encodi_U0_ap_start,
      I2 => ap_done_reg,
      I3 => n_c18_full_n,
      I4 => \^n_c_full_n\,
      I5 => Q(0),
      O => \internal_full_n_i_2__4_n_7\
    );
\internal_full_n_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => Q(0),
      I1 => \^n_c_full_n\,
      I2 => \^n_c_empty_n\,
      I3 => n_c18_full_n,
      I4 => ap_done_reg,
      I5 => Block_huffman_encodi_U0_ap_start,
      O => \internal_full_n_i_3__5_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_7,
      Q => \^n_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DDDD222"
    )
        port map (
      I0 => \^n_c_empty_n\,
      I1 => \SRL_SIG_reg[0][8]\,
      I2 => \^n_c_full_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_7_[0]\,
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FEA7F7F80158080"
    )
        port map (
      I0 => \mOutPtr_reg_n_7_[0]\,
      I1 => Q(0),
      I2 => \^n_c_full_n\,
      I3 => \SRL_SIG_reg[0][8]\,
      I4 => \^n_c_empty_n\,
      I5 => \mOutPtr_reg_n_7_[1]\,
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^n_c_empty_n\,
      I1 => n_c18_full_n,
      I2 => ap_done_reg,
      I3 => Block_huffman_encodi_U0_ap_start,
      O => internal_empty_n_reg_0
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^n_c_empty_n\,
      I1 => ap_done_reg,
      I2 => Block_huffman_encodi_U0_ap_start,
      I3 => n_c18_full_n,
      O => internal_empty_n_reg_1
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => \mOutPtr_reg_n_7_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d3_A is
  port (
    n_c18_full_n : out STD_LOGIC;
    n_c18_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_n_read : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    Block_huffman_encodi_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    n_c_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d3_A : entity is "fifo_w9_d3_A";
end design_1_huffman_encoding_0_1_fifo_w9_d3_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d3_A is
  signal \internal_empty_n_i_1__7_n_7\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_7\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_7\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_7\ : STD_LOGIC;
  signal \^n_c18_empty_n\ : STD_LOGIC;
  signal \^n_c18_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair340";
begin
  n_c18_empty_n <= \^n_c18_empty_n\;
  n_c18_full_n <= \^n_c18_full_n\;
U_fifo_w9_d3_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d3_A_shiftReg
     port map (
      Block_huffman_encodi_U0_ap_start => Block_huffman_encodi_U0_ap_start,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      \in\(8 downto 0) => \in\(8 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      n_c_empty_n => n_c_empty_n,
      \n_read_reg_165_reg[0]\ => \^n_c18_full_n\,
      \out\(8 downto 0) => \out\(8 downto 0)
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAA00AA00AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => mOutPtr(2),
      I2 => \internal_empty_n_i_2__4_n_7\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => Loop_copy_sorted_pro_U0_n_read,
      I5 => \^n_c18_empty_n\,
      O => \internal_empty_n_i_1__7_n_7\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \internal_empty_n_i_2__4_n_7\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_7\,
      Q => \^n_c18_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF755F755F755"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__3_n_7\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^n_c18_full_n\,
      I4 => Loop_copy_sorted_pro_U0_n_read,
      I5 => \^n_c18_empty_n\,
      O => \internal_full_n_i_1__7_n_7\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__3_n_7\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_7\,
      Q => \^n_c18_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77878878"
    )
        port map (
      I0 => \^n_c18_empty_n\,
      I1 => Loop_copy_sorted_pro_U0_n_read,
      I2 => \^n_c18_full_n\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_7\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^n_c18_full_n\,
      I3 => Loop_copy_sorted_pro_U0_n_read,
      I4 => \^n_c18_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_7\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => Loop_copy_sorted_pro_U0_n_read,
      I4 => \^n_c18_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_7\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_7\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_7\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_7\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_fifo_w9_d5_A is
  port (
    internal_full_n_reg_0 : out STD_LOGIC;
    val_assign6_loc_c_full_n : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    val_assign6_loc_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    extLd_loc_c19_full_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    extLd_loc_c_full_n : in STD_LOGIC;
    canonize_tree_U0_val_assign6_loc_read : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_extLd_out_out1_write : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_fifo_w9_d5_A : entity is "fifo_w9_d5_A";
end design_1_huffman_encoding_0_1_fifo_w9_d5_A;

architecture STRUCTURE of design_1_huffman_encoding_0_1_fifo_w9_d5_A is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_7\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_7\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_7\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_7\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^val_assign6_loc_c_empty_n\ : STD_LOGIC;
  signal \^val_assign6_loc_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair834";
begin
  val_assign6_loc_c_empty_n <= \^val_assign6_loc_c_empty_n\;
  val_assign6_loc_c_full_n <= \^val_assign6_loc_c_full_n\;
U_fifo_w9_d5_A_ram: entity work.design_1_huffman_encoding_0_1_fifo_w9_d5_A_shiftReg
     port map (
      CO(0) => CO(0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      \in\(8 downto 0) => \in\(8 downto 0),
      \out\(8 downto 0) => \out\(8 downto 0),
      \val_assign6_loc_read_reg_245_reg[0]\ => \^val_assign6_loc_c_full_n\,
      \val_assign6_loc_read_reg_245_reg[0]_0\(3 downto 0) => mOutPtr_reg(3 downto 0)
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^val_assign6_loc_c_full_n\,
      I2 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I3 => \^val_assign6_loc_c_empty_n\,
      I4 => canonize_tree_U0_val_assign6_loc_read,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__1_n_7\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^val_assign6_loc_c_full_n\,
      I1 => Q(0),
      I2 => extLd_loc_c19_full_n,
      I3 => CO(0),
      I4 => extLd_loc_c_full_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^val_assign6_loc_c_full_n\,
      I1 => extLd_loc_c_full_n,
      I2 => Q(0),
      I3 => CO(0),
      I4 => extLd_loc_c19_full_n,
      O => internal_full_n_reg_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_7\,
      Q => \^val_assign6_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => canonize_tree_U0_val_assign6_loc_read,
      I3 => \^val_assign6_loc_c_empty_n\,
      I4 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I5 => \^val_assign6_loc_c_full_n\,
      O => \internal_full_n_i_1__1_n_7\
    );
internal_full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_7\,
      Q => \^val_assign6_loc_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_7\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => canonize_tree_U0_val_assign6_loc_read,
      I2 => \^val_assign6_loc_c_empty_n\,
      I3 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I4 => \^val_assign6_loc_c_full_n\,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__4_n_7\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_7\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I1 => \^val_assign6_loc_c_full_n\,
      I2 => canonize_tree_U0_val_assign6_loc_read,
      I3 => \^val_assign6_loc_c_empty_n\,
      O => \mOutPtr[3]_i_1_n_7\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2_n_7\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => canonize_tree_U0_val_assign6_loc_read,
      I1 => \^val_assign6_loc_c_empty_n\,
      I2 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I3 => \^val_assign6_loc_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_7\,
      D => \mOutPtr[0]_i_1__1_n_7\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_7\,
      D => \mOutPtr[1]_i_1__4_n_7\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_7\,
      D => \mOutPtr[2]_i_1_n_7\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_7\,
      D => \mOutPtr[3]_i_2_n_7\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_codeword_U0_codeword_length_histogram_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore : entity is "huffman_encoding_Aem_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore is
begin
huffman_encoding_Aem_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      DIADI(8 downto 0) => DIADI(8 downto 0),
      ap_clk => ap_clk,
      create_codeword_U0_codeword_length_histogram_V_ce0 => create_codeword_U0_codeword_length_histogram_V_ce0,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1(0) => ram_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_30 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    compute_bit_length_U0_length_histogram_V_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    length_histogram_V_d0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_30 : entity is "huffman_encoding_Aem_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_30;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_30 is
begin
huffman_encoding_Aem_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_ram_31
     port map (
      ADDRARDADDR(6 downto 0) => ADDRARDADDR(6 downto 0),
      ADDRBWRADDR(6 downto 0) => ADDRBWRADDR(6 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      compute_bit_length_U0_length_histogram_V_we0 => compute_bit_length_U0_length_histogram_V_we0,
      length_histogram_V_d0(8 downto 0) => length_histogram_V_d0(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_d1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \p_066_0_i_i_reg_127_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    \iptr_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 6 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_output_length_histogram1_V_ce0 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    \t_V_5_reg_151_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    prev_iptr : in STD_LOGIC;
    \ram_reg_i_49__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_54__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_17 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_5_reg_151_reg[0]_0\ : in STD_LOGIC;
    truncated_length_his_t_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_5_reg_151_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prev_tptr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore : entity is "huffman_encoding_Bew_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore is
begin
huffman_encoding_Bew_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram_13
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      \iptr_reg[0]\(1 downto 0) => \iptr_reg[0]\(1 downto 0),
      \p_066_0_i_i_reg_127_reg[0]\(0) => \p_066_0_i_i_reg_127_reg[0]\(0),
      prev_iptr => prev_iptr,
      prev_tptr => prev_tptr,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_10(5 downto 0) => ram_reg_9(5 downto 0),
      ram_reg_11 => ram_reg_10,
      ram_reg_12 => ram_reg_11,
      ram_reg_13(0) => ram_reg_12(0),
      ram_reg_14 => ram_reg_13,
      ram_reg_15(1 downto 0) => ram_reg_14(1 downto 0),
      ram_reg_16 => ram_reg_15,
      ram_reg_17 => ram_reg_16,
      ram_reg_18(3 downto 0) => ram_reg_17(3 downto 0),
      ram_reg_19(0) => ram_reg_18(0),
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8 => ram_reg_7,
      ram_reg_9 => ram_reg_8,
      \ram_reg_i_49__2_0\(7 downto 0) => \ram_reg_i_49__2\(7 downto 0),
      \ram_reg_i_54__2_0\(1 downto 0) => \ram_reg_i_54__2\(1 downto 0),
      \t_V_5_reg_151_reg[0]\(7 downto 0) => \t_V_5_reg_151_reg[0]\(7 downto 0),
      \t_V_5_reg_151_reg[0]_0\ => \t_V_5_reg_151_reg[0]_0\,
      \t_V_5_reg_151_reg[0]_1\(0) => \t_V_5_reg_151_reg[0]_1\(0),
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncate_tree_U0_output_length_histogram1_V_d1(8 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(8 downto 0),
      truncated_length_his_t_q0(0) => truncated_length_his_t_q0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_12 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_199_p2 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \p_066_0_i_i_reg_127_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_output_length_histogram1_V_ce0 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_iptr : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    \ram_reg_i_90__0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ram_reg_i_51__2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_reg_i_91__0\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[1]\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \t_V_5_reg_151_reg[1]_0\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[4]\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[6]\ : in STD_LOGIC;
    icmp_ln879_reg_273 : in STD_LOGIC;
    prev_tptr : in STD_LOGIC;
    \t_V_5_reg_151_reg[7]\ : in STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_d1 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_12 : entity is "huffman_encoding_Bew_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_12;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_12 is
begin
huffman_encoding_Bew_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_ram
     port map (
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      D(0) => D(0),
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DIBDI(6 downto 0) => DIBDI(6 downto 0),
      DOADO(7 downto 0) => ram_reg(7 downto 0),
      DOBDO(7 downto 0) => ram_reg_0(7 downto 0),
      E(0) => E(0),
      S(3 downto 0) => S(3 downto 0),
      \ap_CS_fsm_reg[5]\(1 downto 0) => \ap_CS_fsm_reg[5]\(1 downto 0),
      ap_clk => ap_clk,
      grp_fu_199_p2 => grp_fu_199_p2,
      icmp_ln879_reg_273 => icmp_ln879_reg_273,
      \p_066_0_i_i_reg_127_reg[8]\(7 downto 0) => \p_066_0_i_i_reg_127_reg[8]\(7 downto 0),
      prev_iptr => prev_iptr,
      prev_tptr => prev_tptr,
      ram_reg_0(0) => ram_reg_1(0),
      ram_reg_1(3 downto 0) => ram_reg_2(3 downto 0),
      ram_reg_10(0) => ram_reg_11(0),
      ram_reg_11 => ram_reg_12,
      ram_reg_12 => ram_reg_13,
      ram_reg_13 => ram_reg_14,
      ram_reg_14(2 downto 0) => ram_reg_15(2 downto 0),
      ram_reg_15 => ram_reg_16,
      ram_reg_16 => ram_reg_17,
      ram_reg_17 => ram_reg_18,
      ram_reg_18(8 downto 0) => DOADO(8 downto 0),
      ram_reg_2 => ram_reg_4,
      ram_reg_3(0) => ram_reg_3(0),
      ram_reg_4 => ram_reg_5,
      ram_reg_5 => ram_reg_6,
      ram_reg_6 => ram_reg_7,
      ram_reg_7(5 downto 0) => ram_reg_8(5 downto 0),
      ram_reg_8(1 downto 0) => ram_reg_9(1 downto 0),
      ram_reg_9(0) => ram_reg_10(0),
      \ram_reg_i_51__2_0\(6 downto 0) => \ram_reg_i_51__2\(6 downto 0),
      \ram_reg_i_90__0_0\ => \ram_reg_i_90__0\,
      \ram_reg_i_91__0_0\ => \ram_reg_i_91__0\,
      \t_V_5_reg_151_reg[1]\ => \t_V_5_reg_151_reg[1]\,
      \t_V_5_reg_151_reg[1]_0\ => \t_V_5_reg_151_reg[1]_0\,
      \t_V_5_reg_151_reg[4]\ => \t_V_5_reg_151_reg[4]\,
      \t_V_5_reg_151_reg[6]\ => \t_V_5_reg_151_reg[6]\,
      \t_V_5_reg_151_reg[7]\ => \t_V_5_reg_151_reg[7]\,
      \t_V_5_reg_151_reg[8]\(8 downto 0) => DOBDO(8 downto 0),
      \t_V_5_reg_151_reg[8]_0\(7 downto 0) => \t_V_5_reg_151_reg[8]\(7 downto 0),
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncate_tree_U0_output_length_histogram1_V_d1(8 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln883_fu_317_p2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    canonize_tree_U0_symbol_bits_V_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore : entity is "huffman_encoding_DeQ_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore is
begin
huffman_encoding_DeQ_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      canonize_tree_U0_symbol_bits_V_we0 => canonize_tree_U0_symbol_bits_V_we0,
      icmp_ln883_fu_317_p2 => icmp_ln883_fu_317_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore : entity is "huffman_encoding_mb6_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore is
begin
huffman_encoding_mb6_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      if_din(8 downto 0) => if_din(8 downto 0),
      ram_reg_0(0) => ram_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_18 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    sort_U0_out_value_V_we0 : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_18 : entity is "huffman_encoding_mb6_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_18;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_18 is
begin
huffman_encoding_mb6_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_19
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      ap_clk => ap_clk,
      if_din(8 downto 0) => if_din(8 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0,
      sort_U0_out_value_V_we0 => sort_U0_out_value_V_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_36 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    filter_U0_in_data_V_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_36 : entity is "huffman_encoding_mb6_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_36;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_36 is
begin
huffman_encoding_mb6_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_ram_37
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      ap_clk => ap_clk,
      filter_U0_in_data_V_read => filter_U0_in_data_V_read,
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore is
  port (
    if_din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    sort_U0_out_value_V_we0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_frequency_V_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore : entity is "huffman_encoding_ncg_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore is
begin
huffman_encoding_ncg_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      ap_clk => ap_clk,
      if_din(31 downto 0) => if_din(31 downto 0),
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0,
      sort_U0_out_value_V_we0 => sort_U0_out_value_V_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_38 is
  port (
    filtered_frequency_V_t_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    filter_U0_in_data_V_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_38 : entity is "huffman_encoding_ncg_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_38;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_38 is
begin
huffman_encoding_ncg_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_ram_39
     port map (
      ADDRARDADDR(8 downto 0) => ADDRARDADDR(8 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      filter_U0_in_data_V_read => filter_U0_in_data_V_read,
      filtered_frequency_V_t_q0(31 downto 0) => filtered_frequency_V_t_q0(31 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore : entity is "huffman_encoding_rcU_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore is
begin
huffman_encoding_rcU_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_25
     port map (
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(6 downto 0) => ram_reg_0(6 downto 0),
      ram_reg_2(8 downto 0) => ram_reg_1(8 downto 0),
      ram_reg_3(0) => ram_reg_2(0),
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7(0) => ram_reg_6(0),
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_24 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_tptr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_24 : entity is "huffman_encoding_rcU_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_24;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_24 is
begin
huffman_encoding_rcU_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      prev_tptr => prev_tptr,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_2(6 downto 0) => ram_reg_1(6 downto 0),
      ram_reg_3(8 downto 0) => ram_reg_2(8 downto 0),
      ram_reg_4(0) => ram_reg_3(0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8(0) => ram_reg_7(0),
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_26 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tptr : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    create_tree_U0_parent_V_ce0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_26 : entity is "huffman_encoding_rcU_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_26;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_26 is
begin
huffman_encoding_rcU_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_29
     port map (
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(6 downto 0) => ram_reg_0(6 downto 0),
      ram_reg_2(8 downto 0) => ram_reg_1(8 downto 0),
      ram_reg_3(0) => ram_reg_2(0),
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6(0) => ram_reg_5(0),
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_27 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_parent_V_ce0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    \parent_next_V_1_reg_685_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_27 : entity is "huffman_encoding_rcU_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_27;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_27 is
begin
huffman_encoding_rcU_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_28
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      D(8 downto 0) => D(8 downto 0),
      DOADO(3 downto 0) => DOADO(3 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      \parent_next_V_1_reg_685_reg[8]\(8 downto 0) => \parent_next_V_1_reg_685_reg[8]\(8 downto 0),
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(6 downto 0) => ram_reg_1(6 downto 0),
      ram_reg_3(8 downto 0) => ram_reg_2(8 downto 0),
      ram_reg_4(0) => ram_reg_3(0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => ram_reg_6,
      ram_reg_8(2 downto 0) => ram_reg_7(2 downto 0),
      ram_reg_9(7 downto 0) => ram_reg_8(7 downto 0),
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_32 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    tptr : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_32 : entity is "huffman_encoding_rcU_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_32;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_32 is
begin
huffman_encoding_rcU_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_35
     port map (
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(6 downto 0) => ram_reg_0(6 downto 0),
      ram_reg_2(1 downto 0) => ram_reg_1(1 downto 0),
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5(0) => ram_reg_4(0),
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_33 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tptr : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prev_tptr : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_33 : entity is "huffman_encoding_rcU_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_33;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_33 is
begin
huffman_encoding_rcU_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_ram_34
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      prev_tptr => prev_tptr,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_2(6 downto 0) => ram_reg_1(6 downto 0),
      ram_reg_3(8 downto 0) => ram_reg_2(8 downto 0),
      ram_reg_4 => ram_reg_3,
      ram_reg_5(1 downto 0) => ram_reg_4(1 downto 0),
      ram_reg_6 => ram_reg_5,
      ram_reg_7(0) => ram_reg_6(0),
      tptr => tptr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore is
  port (
    stream_buffer_6_t_q0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_6_d0 : in STD_LOGIC;
    \q1_reg[0]\ : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[0]_2\ : in STD_LOGIC;
    \q1_reg[0]_3\ : in STD_LOGIC;
    \q1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore : entity is "huffman_encoding_wdI_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore is
begin
huffman_encoding_wdI_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram
     port map (
      Loop_read_stream_pro_U0_stream_buffer_6_d0 => Loop_read_stream_pro_U0_stream_buffer_6_d0,
      addr0(6 downto 0) => addr0(6 downto 0),
      addr1(0) => addr1(0),
      ap_clk => ap_clk,
      \q1_reg[0]_0\ => \q1_reg[0]\,
      \q1_reg[0]_1\(7 downto 0) => \q1_reg[0]_0\(7 downto 0),
      \q1_reg[0]_2\ => \q1_reg[0]_1\,
      \q1_reg[0]_3\ => \q1_reg[0]_2\,
      \q1_reg[0]_4\ => \q1_reg[0]_3\,
      \q1_reg[0]_5\(0) => \q1_reg[0]_4\(0),
      stream_buffer_6_t_q0 => stream_buffer_6_t_q0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_14 is
  port (
    stream_buffer_5_t_q0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_5_d0 : in STD_LOGIC;
    \q1_reg[0]\ : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[0]_2\ : in STD_LOGIC;
    \q1_reg[0]_3\ : in STD_LOGIC;
    \q1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_14 : entity is "huffman_encoding_wdI_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_14;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_14 is
begin
huffman_encoding_wdI_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_15
     port map (
      Loop_read_stream_pro_U0_stream_buffer_5_d0 => Loop_read_stream_pro_U0_stream_buffer_5_d0,
      addr0(6 downto 0) => addr0(6 downto 0),
      addr1(0) => addr1(0),
      ap_clk => ap_clk,
      \q1_reg[0]_0\ => \q1_reg[0]\,
      \q1_reg[0]_1\(7 downto 0) => \q1_reg[0]_0\(7 downto 0),
      \q1_reg[0]_2\ => \q1_reg[0]_1\,
      \q1_reg[0]_3\ => \q1_reg[0]_2\,
      \q1_reg[0]_4\ => \q1_reg[0]_3\,
      \q1_reg[0]_5\(0) => \q1_reg[0]_4\(0),
      stream_buffer_5_t_q0 => stream_buffer_5_t_q0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_16 is
  port (
    stream_buffer_3_t_q0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_d0 : in STD_LOGIC;
    \q1_reg[0]\ : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[0]_2\ : in STD_LOGIC;
    \q1_reg[0]_3\ : in STD_LOGIC;
    \q1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_16 : entity is "huffman_encoding_wdI_memcore";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_16;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_16 is
begin
huffman_encoding_wdI_memcore_ram_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_ram_17
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_d0 => Loop_read_stream_pro_U0_stream_buffer_3_d0,
      addr0(6 downto 0) => addr0(6 downto 0),
      addr1(0) => addr1(0),
      ap_clk => ap_clk,
      \q1_reg[0]_0\ => \q1_reg[0]\,
      \q1_reg[0]_1\(7 downto 0) => \q1_reg[0]_0\(7 downto 0),
      \q1_reg[0]_2\ => \q1_reg[0]_1\,
      \q1_reg[0]_3\ => \q1_reg[0]_2\,
      \q1_reg[0]_4\ => \q1_reg[0]_3\,
      \q1_reg[0]_5\(0) => \q1_reg[0]_4\(0),
      stream_buffer_3_t_q0 => stream_buffer_3_t_q0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_regslice_both is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_0_write : out STD_LOGIC;
    \i_0_i_reg_177_reg[5]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : out STD_LOGIC;
    symbol_histogram_TREADY : out STD_LOGIC;
    \odata_reg[48]\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_2 : out STD_LOGIC;
    \odata_reg[40]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    icmp_ln25_reg_248 : in STD_LOGIC;
    stream_buffer_0_chan_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_127_0_0_i_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 41 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_regslice_both : entity is "regslice_both";
end design_1_huffman_encoding_0_1_regslice_both;

architecture STRUCTURE of design_1_huffman_encoding_0_1_regslice_both is
  signal \^full_n_reg\ : STD_LOGIC;
  signal \^i_0_i_reg_177_reg[5]\ : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_36 : STD_LOGIC;
  signal ibuf_inst_n_37 : STD_LOGIC;
  signal ibuf_inst_n_38 : STD_LOGIC;
  signal ibuf_inst_n_39 : STD_LOGIC;
  signal ibuf_inst_n_40 : STD_LOGIC;
  signal ibuf_inst_n_41 : STD_LOGIC;
  signal ibuf_inst_n_42 : STD_LOGIC;
  signal ibuf_inst_n_43 : STD_LOGIC;
  signal ibuf_inst_n_44 : STD_LOGIC;
  signal ibuf_inst_n_45 : STD_LOGIC;
  signal ibuf_inst_n_46 : STD_LOGIC;
  signal ibuf_inst_n_47 : STD_LOGIC;
  signal ibuf_inst_n_48 : STD_LOGIC;
  signal ibuf_inst_n_49 : STD_LOGIC;
  signal ibuf_inst_n_50 : STD_LOGIC;
  signal ibuf_inst_n_51 : STD_LOGIC;
  signal ibuf_inst_n_52 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal symbol_histogram_TVALID_int : STD_LOGIC;
begin
  full_n_reg <= \^full_n_reg\;
  \i_0_i_reg_177_reg[5]\ <= \^i_0_i_reg_177_reg[5]\;
ibuf_inst: entity work.design_1_huffman_encoding_0_1_ibuf
     port map (
      D(41 downto 0) => D(41 downto 0),
      E(0) => ireg01_out,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_rst_n => ap_rst_n,
      full_n_reg => \^full_n_reg\,
      \i_0_i_reg_177_reg[5]\ => \^i_0_i_reg_177_reg[5]\,
      icmp_ln25_reg_248 => icmp_ln25_reg_248,
      \ireg_reg[48]_0\(0) => p_0_in,
      \ireg_reg[48]_1\ => mem_reg,
      \ireg_reg[48]_2\(0) => symbol_histogram_TVALID_int,
      ram_reg_0_127_0_0_i_3_0(8 downto 0) => ram_reg_0_127_0_0_i_3(8 downto 0),
      stream_buffer_0_chan_full_n => stream_buffer_0_chan_full_n,
      symbol_histogram_TREADY => symbol_histogram_TREADY,
      symbol_histogram_TVALID(41) => ibuf_inst_n_11,
      symbol_histogram_TVALID(40) => ibuf_inst_n_12,
      symbol_histogram_TVALID(39) => ibuf_inst_n_13,
      symbol_histogram_TVALID(38) => ibuf_inst_n_14,
      symbol_histogram_TVALID(37) => ibuf_inst_n_15,
      symbol_histogram_TVALID(36) => ibuf_inst_n_16,
      symbol_histogram_TVALID(35) => ibuf_inst_n_17,
      symbol_histogram_TVALID(34) => ibuf_inst_n_18,
      symbol_histogram_TVALID(33) => ibuf_inst_n_19,
      symbol_histogram_TVALID(32) => ibuf_inst_n_20,
      symbol_histogram_TVALID(31) => ibuf_inst_n_21,
      symbol_histogram_TVALID(30) => ibuf_inst_n_22,
      symbol_histogram_TVALID(29) => ibuf_inst_n_23,
      symbol_histogram_TVALID(28) => ibuf_inst_n_24,
      symbol_histogram_TVALID(27) => ibuf_inst_n_25,
      symbol_histogram_TVALID(26) => ibuf_inst_n_26,
      symbol_histogram_TVALID(25) => ibuf_inst_n_27,
      symbol_histogram_TVALID(24) => ibuf_inst_n_28,
      symbol_histogram_TVALID(23) => ibuf_inst_n_29,
      symbol_histogram_TVALID(22) => ibuf_inst_n_30,
      symbol_histogram_TVALID(21) => ibuf_inst_n_31,
      symbol_histogram_TVALID(20) => ibuf_inst_n_32,
      symbol_histogram_TVALID(19) => ibuf_inst_n_33,
      symbol_histogram_TVALID(18) => ibuf_inst_n_34,
      symbol_histogram_TVALID(17) => ibuf_inst_n_35,
      symbol_histogram_TVALID(16) => ibuf_inst_n_36,
      symbol_histogram_TVALID(15) => ibuf_inst_n_37,
      symbol_histogram_TVALID(14) => ibuf_inst_n_38,
      symbol_histogram_TVALID(13) => ibuf_inst_n_39,
      symbol_histogram_TVALID(12) => ibuf_inst_n_40,
      symbol_histogram_TVALID(11) => ibuf_inst_n_41,
      symbol_histogram_TVALID(10) => ibuf_inst_n_42,
      symbol_histogram_TVALID(9) => ibuf_inst_n_43,
      symbol_histogram_TVALID(8) => ibuf_inst_n_44,
      symbol_histogram_TVALID(7) => ibuf_inst_n_45,
      symbol_histogram_TVALID(6) => ibuf_inst_n_46,
      symbol_histogram_TVALID(5) => ibuf_inst_n_47,
      symbol_histogram_TVALID(4) => ibuf_inst_n_48,
      symbol_histogram_TVALID(3) => ibuf_inst_n_49,
      symbol_histogram_TVALID(2) => ibuf_inst_n_50,
      symbol_histogram_TVALID(1) => ibuf_inst_n_51,
      symbol_histogram_TVALID(0) => ibuf_inst_n_52
    );
obuf_inst: entity work.design_1_huffman_encoding_0_1_obuf
     port map (
      D(41) => ibuf_inst_n_11,
      D(40) => ibuf_inst_n_12,
      D(39) => ibuf_inst_n_13,
      D(38) => ibuf_inst_n_14,
      D(37) => ibuf_inst_n_15,
      D(36) => ibuf_inst_n_16,
      D(35) => ibuf_inst_n_17,
      D(34) => ibuf_inst_n_18,
      D(33) => ibuf_inst_n_19,
      D(32) => ibuf_inst_n_20,
      D(31) => ibuf_inst_n_21,
      D(30) => ibuf_inst_n_22,
      D(29) => ibuf_inst_n_23,
      D(28) => ibuf_inst_n_24,
      D(27) => ibuf_inst_n_25,
      D(26) => ibuf_inst_n_26,
      D(25) => ibuf_inst_n_27,
      D(24) => ibuf_inst_n_28,
      D(23) => ibuf_inst_n_29,
      D(22) => ibuf_inst_n_30,
      D(21) => ibuf_inst_n_31,
      D(20) => ibuf_inst_n_32,
      D(19) => ibuf_inst_n_33,
      D(18) => ibuf_inst_n_34,
      D(17) => ibuf_inst_n_35,
      D(16) => ibuf_inst_n_36,
      D(15) => ibuf_inst_n_37,
      D(14) => ibuf_inst_n_38,
      D(13) => ibuf_inst_n_39,
      D(12) => ibuf_inst_n_40,
      D(11) => ibuf_inst_n_41,
      D(10) => ibuf_inst_n_42,
      D(9) => ibuf_inst_n_43,
      D(8) => ibuf_inst_n_44,
      D(7) => ibuf_inst_n_45,
      D(6) => ibuf_inst_n_46,
      D(5) => ibuf_inst_n_47,
      D(4) => ibuf_inst_n_48,
      D(3) => ibuf_inst_n_49,
      D(2) => ibuf_inst_n_50,
      D(1) => ibuf_inst_n_51,
      D(0) => ibuf_inst_n_52,
      E(0) => E(0),
      Loop_read_stream_pro_U0_stream_buffer_0_write => Loop_read_stream_pro_U0_stream_buffer_0_write,
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      Q(0) => Q(0),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg(0) => ireg01_out,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_1 => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter0_reg_2 => ap_enable_reg_pp0_iter0_reg_1,
      ap_enable_reg_pp0_iter0_reg_3 => ap_enable_reg_pp0_iter0_reg_2,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      full_n_reg(0) => full_n_reg_0(0),
      icmp_ln25_reg_248 => icmp_ln25_reg_248,
      \ireg_reg[48]\ => \^i_0_i_reg_177_reg[5]\,
      \ireg_reg[48]_0\ => \^full_n_reg\,
      \ireg_reg[48]_1\(0) => p_0_in,
      mem_reg => mem_reg,
      \odata_reg[48]_0\(41) => symbol_histogram_TVALID_int,
      \odata_reg[48]_0\(40 downto 0) => \odata_reg[40]\(40 downto 0),
      \odata_reg[48]_1\ => \odata_reg[48]\,
      ram_reg_0_127_0_0(1 downto 0) => ram_reg_0_127_0_0_i_3(7 downto 6),
      stream_buffer_0_chan_full_n => stream_buffer_0_chan_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized1\ is
  port (
    encoding_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TREADY : in STD_LOGIC;
    result_dest_V_reg_517 : in STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized1\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized1\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized1\ is
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized1_51\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \ireg_reg[0]_0\ => ibuf_inst_n_8,
      \ireg_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      result_dest_V_reg_517 => result_dest_V_reg_517
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized1_52\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      encoding_TDEST(0) => encoding_TDEST(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \odata_reg[0]_0\ => ibuf_inst_n_8,
      \odata_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      result_dest_V_reg_517 => result_dest_V_reg_517
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized1_44\ is
  port (
    encoding_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TREADY : in STD_LOGIC;
    result_id_V_reg_512 : in STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_44\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized1_44\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_44\ is
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized1_49\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \ireg_reg[0]_0\ => ibuf_inst_n_8,
      \ireg_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      result_id_V_reg_512 => result_id_V_reg_512
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized1_50\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      encoding_TID(0) => encoding_TID(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \odata_reg[0]_0\ => ibuf_inst_n_8,
      \odata_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      result_id_V_reg_512 => result_id_V_reg_512
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized1_45\ is
  port (
    encoding_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TREADY : in STD_LOGIC;
    \odata_reg[0]\ : in STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_45\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized1_45\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_45\ is
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized1_47\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \ireg_reg[0]_0\ => ibuf_inst_n_8,
      \ireg_reg[0]_1\ => \odata_reg[0]\,
      \ireg_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized1_48\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      encoding_TLAST(0) => encoding_TLAST(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \odata_reg[0]_0\ => \odata_reg[0]\,
      \odata_reg[0]_1\ => ibuf_inst_n_8,
      \odata_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized1_46\ is
  port (
    encoding_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TREADY : in STD_LOGIC;
    result_user_V_reg_507 : in STD_LOGIC;
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_46\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized1_46\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_46\ is
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \ireg_reg[0]_0\ => ibuf_inst_n_8,
      \ireg_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      result_user_V_reg_507 => result_user_V_reg_507
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized1\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      encoding_TREADY => encoding_TREADY,
      encoding_TUSER(0) => encoding_TUSER(0),
      encoding_TVALID_int => encoding_TVALID_int,
      \odata_reg[0]_0\ => ibuf_inst_n_8,
      \odata_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      result_user_V_reg_507 => result_user_V_reg_507
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized1_53\ is
  port (
    Loop_read_stream_pro_U0_stream_buffer_6_d0 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    symbol_histogram_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_53\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized1_53\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_53\ is
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized1_60\
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_8,
      \ireg_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      symbol_histogram_TDEST(0) => symbol_histogram_TDEST(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized1_61\
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      Loop_read_stream_pro_U0_stream_buffer_6_d0 => Loop_read_stream_pro_U0_stream_buffer_6_d0,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_reg[0]_0\ => ibuf_inst_n_8,
      \odata_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      symbol_histogram_TDEST(0) => symbol_histogram_TDEST(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized1_54\ is
  port (
    Loop_read_stream_pro_U0_stream_buffer_5_d0 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    symbol_histogram_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_54\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized1_54\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_54\ is
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized1_58\
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_8,
      \ireg_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      symbol_histogram_TID(0) => symbol_histogram_TID(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized1_59\
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      Loop_read_stream_pro_U0_stream_buffer_5_d0 => Loop_read_stream_pro_U0_stream_buffer_5_d0,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_reg[0]_0\ => ibuf_inst_n_8,
      \odata_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      symbol_histogram_TID(0) => symbol_histogram_TID(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized1_55\ is
  port (
    Loop_read_stream_pro_U0_stream_buffer_3_d0 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_we0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    symbol_histogram_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_55\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized1_55\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized1_55\ is
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized1_56\
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]_0\ => ibuf_inst_n_8,
      \ireg_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      symbol_histogram_TUSER(0) => symbol_histogram_TUSER(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized1_57\
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_d0 => Loop_read_stream_pro_U0_stream_buffer_3_d0,
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \odata_reg[0]_0\ => ibuf_inst_n_8,
      \odata_reg[1]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in,
      symbol_histogram_TUSER(0) => symbol_histogram_TUSER(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized2\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    encoding_TVALID_int : out STD_LOGIC;
    \odata_reg[32]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_rst_n_1 : out STD_LOGIC;
    full_n : out STD_LOGIC;
    \count_reg[0]_1\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    empty_n_reg_2 : out STD_LOGIC;
    ap_sync_done : out STD_LOGIC;
    \count_reg[0]_2\ : out STD_LOGIC;
    \count_reg[0]_3\ : out STD_LOGIC;
    \count_reg[0]_4\ : out STD_LOGIC;
    \count_reg[0]_5\ : out STD_LOGIC;
    \count_reg[0]_6\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \count_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    encoding_TREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    Block_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    extLd_loc_c19_empty_n : in STD_LOGIC;
    ap_done_reg_0 : in STD_LOGIC;
    create_codeword_U0_ap_start : in STD_LOGIC;
    \ireg_reg[26]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    empty_n_reg_3 : in STD_LOGIC;
    truncated_length_his_1_t_empty_n : in STD_LOGIC;
    stream_buffer_3_t_empty_n : in STD_LOGIC;
    stream_buffer_5_t_empty_n : in STD_LOGIC;
    stream_buffer_6_t_empty_n : in STD_LOGIC;
    symbol_bits_V_t_empty_n : in STD_LOGIC;
    DPRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized2\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized2\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized2\ is
  signal count : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \count_reg_n_7_[0]\ : STD_LOGIC;
  signal \count_reg_n_7_[1]\ : STD_LOGIC;
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_36 : STD_LOGIC;
  signal ibuf_inst_n_37 : STD_LOGIC;
  signal ibuf_inst_n_38 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^odata_reg[32]\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__2\ : label is "soft_lutpair115";
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \odata_reg[32]\(27 downto 0) <= \^odata_reg[32]\(27 downto 0);
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => ap_done_reg_0,
      I1 => create_codeword_U0_ap_start,
      I2 => Q(0),
      I3 => \^count_reg[0]_0\,
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \count_reg_n_7_[0]\,
      I1 => \count_reg_n_7_[1]\,
      I2 => encoding_TREADY,
      I3 => Q(5),
      O => \^count_reg[0]_0\
    );
\ap_CS_fsm[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7000"
    )
        port map (
      I0 => encoding_TREADY,
      I1 => \count_reg_n_7_[1]\,
      I2 => \count_reg_n_7_[0]\,
      I3 => Q(5),
      I4 => \ap_CS_fsm_reg[8]\,
      O => D(4)
    );
\ap_done_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020A020A020A0000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Block_proc_U0_ap_start,
      I2 => ap_done_reg,
      I3 => extLd_loc_c19_empty_n,
      I4 => \^count_reg[0]_0\,
      I5 => ap_done_reg_0,
      O => ap_rst_n_0
    );
\ap_done_reg_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002020000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_reg_0,
      I2 => \^count_reg[0]_0\,
      I3 => extLd_loc_c19_empty_n,
      I4 => ap_done_reg,
      I5 => Block_proc_U0_ap_start,
      O => ap_rst_n_1
    );
\count[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7777"
    )
        port map (
      I0 => stream_buffer_3_t_empty_n,
      I1 => Q(5),
      I2 => encoding_TREADY,
      I3 => \count_reg_n_7_[1]\,
      I4 => \count_reg_n_7_[0]\,
      O => empty_n_reg
    );
\count[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7777"
    )
        port map (
      I0 => stream_buffer_5_t_empty_n,
      I1 => Q(5),
      I2 => encoding_TREADY,
      I3 => \count_reg_n_7_[1]\,
      I4 => \count_reg_n_7_[0]\,
      O => empty_n_reg_0
    );
\count[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7777"
    )
        port map (
      I0 => stream_buffer_6_t_empty_n,
      I1 => Q(5),
      I2 => encoding_TREADY,
      I3 => \count_reg_n_7_[1]\,
      I4 => \count_reg_n_7_[0]\,
      O => empty_n_reg_1
    );
\count[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7777"
    )
        port map (
      I0 => symbol_bits_V_t_empty_n,
      I1 => Q(5),
      I2 => encoding_TREADY,
      I3 => \count_reg_n_7_[1]\,
      I4 => \count_reg_n_7_[0]\,
      O => empty_n_reg_2
    );
\count[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222000000000000"
    )
        port map (
      I0 => empty_n_reg_3,
      I1 => \count_reg_n_7_[0]\,
      I2 => \count_reg_n_7_[1]\,
      I3 => encoding_TREADY,
      I4 => Q(5),
      I5 => truncated_length_his_1_t_empty_n,
      O => full_n
    );
\count[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBAAAAAAAAAAAA"
    )
        port map (
      I0 => empty_n_reg_3,
      I1 => \count_reg_n_7_[0]\,
      I2 => \count_reg_n_7_[1]\,
      I3 => encoding_TREADY,
      I4 => Q(5),
      I5 => truncated_length_his_1_t_empty_n,
      O => \count_reg[0]_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ibuf_inst_n_10,
      Q => \count_reg_n_7_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => count(1),
      Q => \count_reg_n_7_[1]\,
      R => SS(0)
    );
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized2\
     port map (
      D(27) => ibuf_inst_n_11,
      D(26) => ibuf_inst_n_12,
      D(25) => ibuf_inst_n_13,
      D(24) => ibuf_inst_n_14,
      D(23) => ibuf_inst_n_15,
      D(22) => ibuf_inst_n_16,
      D(21) => ibuf_inst_n_17,
      D(20) => ibuf_inst_n_18,
      D(19) => ibuf_inst_n_19,
      D(18) => ibuf_inst_n_20,
      D(17) => ibuf_inst_n_21,
      D(16) => ibuf_inst_n_22,
      D(15) => ibuf_inst_n_23,
      D(14) => ibuf_inst_n_24,
      D(13) => ibuf_inst_n_25,
      D(12) => ibuf_inst_n_26,
      D(11) => ibuf_inst_n_27,
      D(10) => ibuf_inst_n_28,
      D(9) => ibuf_inst_n_29,
      D(8) => ibuf_inst_n_30,
      D(7) => ibuf_inst_n_31,
      D(6) => ibuf_inst_n_32,
      D(5) => ibuf_inst_n_33,
      D(4) => ibuf_inst_n_34,
      D(3) => ibuf_inst_n_35,
      D(2) => ibuf_inst_n_36,
      D(1) => ibuf_inst_n_37,
      D(0) => ibuf_inst_n_38,
      E(0) => E(0),
      Q(0) => p_0_in,
      \ap_CS_fsm_reg[3]\(3 downto 0) => Q(4 downto 1),
      \ap_CS_fsm_reg[6]\ => ibuf_inst_n_10,
      \ap_CS_fsm_reg[7]\(2 downto 0) => D(3 downto 1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      count(0) => count(1),
      \count_reg[0]\ => \count_reg_n_7_[0]\,
      \count_reg[0]_0\ => \count_reg_n_7_[1]\,
      \count_reg[1]\ => \count_reg[1]_0\,
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \ireg_reg[26]_0\(26 downto 0) => \ireg_reg[26]\(26 downto 0),
      \ireg_reg[32]_0\(0) => \^odata_reg[32]\(27),
      \ireg_reg[32]_1\(0) => ireg01_out
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0EE00"
    )
        port map (
      I0 => ap_done_reg_0,
      I1 => \^count_reg[0]_0\,
      I2 => extLd_loc_c19_empty_n,
      I3 => ap_done_reg,
      I4 => Block_proc_U0_ap_start,
      O => ap_sync_done
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized2\
     port map (
      D(27) => ibuf_inst_n_11,
      D(26) => ibuf_inst_n_12,
      D(25) => ibuf_inst_n_13,
      D(24) => ibuf_inst_n_14,
      D(23) => ibuf_inst_n_15,
      D(22) => ibuf_inst_n_16,
      D(21) => ibuf_inst_n_17,
      D(20) => ibuf_inst_n_18,
      D(19) => ibuf_inst_n_19,
      D(18) => ibuf_inst_n_20,
      D(17) => ibuf_inst_n_21,
      D(16) => ibuf_inst_n_22,
      D(15) => ibuf_inst_n_23,
      D(14) => ibuf_inst_n_24,
      D(13) => ibuf_inst_n_25,
      D(12) => ibuf_inst_n_26,
      D(11) => ibuf_inst_n_27,
      D(10) => ibuf_inst_n_28,
      D(9) => ibuf_inst_n_29,
      D(8) => ibuf_inst_n_30,
      D(7) => ibuf_inst_n_31,
      D(6) => ibuf_inst_n_32,
      D(5) => ibuf_inst_n_33,
      D(4) => ibuf_inst_n_34,
      D(3) => ibuf_inst_n_35,
      D(2) => ibuf_inst_n_36,
      D(1) => ibuf_inst_n_37,
      D(0) => ibuf_inst_n_38,
      Q(27 downto 0) => \^odata_reg[32]\(27 downto 0),
      SS(0) => SS(0),
      ap_clk => ap_clk,
      encoding_TREADY => encoding_TREADY,
      encoding_TREADY_0(0) => ireg01_out,
      \ireg_reg[32]\(0) => p_0_in
    );
\tptr[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFFD5000000"
    )
        port map (
      I0 => \count_reg_n_7_[0]\,
      I1 => \count_reg_n_7_[1]\,
      I2 => encoding_TREADY,
      I3 => Q(5),
      I4 => stream_buffer_5_t_empty_n,
      I5 => \tptr_reg[0]\(0),
      O => \count_reg[0]_3\
    );
\tptr[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFFD5000000"
    )
        port map (
      I0 => \count_reg_n_7_[0]\,
      I1 => \count_reg_n_7_[1]\,
      I2 => encoding_TREADY,
      I3 => Q(5),
      I4 => stream_buffer_6_t_empty_n,
      I5 => \tptr_reg[0]_0\(0),
      O => \count_reg[0]_4\
    );
\tptr[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFFD5000000"
    )
        port map (
      I0 => \count_reg_n_7_[0]\,
      I1 => \count_reg_n_7_[1]\,
      I2 => encoding_TREADY,
      I3 => Q(5),
      I4 => truncated_length_his_1_t_empty_n,
      I5 => ADDRBWRADDR(0),
      O => \count_reg[0]_5\
    );
\tptr[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFFD5000000"
    )
        port map (
      I0 => \count_reg_n_7_[0]\,
      I1 => \count_reg_n_7_[1]\,
      I2 => encoding_TREADY,
      I3 => Q(5),
      I4 => symbol_bits_V_t_empty_n,
      I5 => \tptr_reg[0]_1\(0),
      O => \count_reg[0]_6\
    );
\tptr[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFFD5000000"
    )
        port map (
      I0 => \count_reg_n_7_[0]\,
      I1 => \count_reg_n_7_[1]\,
      I2 => encoding_TREADY,
      I3 => Q(5),
      I4 => stream_buffer_3_t_empty_n,
      I5 => DPRA(0),
      O => \count_reg[0]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_huffman_encoding_0_1_regslice_both__parameterized3\ is
  port (
    encoding_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_huffman_encoding_0_1_regslice_both__parameterized3\ : entity is "regslice_both";
end \design_1_huffman_encoding_0_1_regslice_both__parameterized3\;

architecture STRUCTURE of \design_1_huffman_encoding_0_1_regslice_both__parameterized3\ is
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal obuf_inst_n_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\design_1_huffman_encoding_0_1_ibuf__parameterized3\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \ireg_reg[3]_0\ => ibuf_inst_n_8,
      \ireg_reg[4]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\design_1_huffman_encoding_0_1_obuf__parameterized3\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      encoding_TKEEP(0) => encoding_TKEEP(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \odata_reg[3]_0\ => ibuf_inst_n_8,
      \odata_reg[4]_0\ => obuf_inst_n_7,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_current_digifYi is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    digit_V_reg_7007 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp4_iter0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp2_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[2]\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_9_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_8_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[2]_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_5_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[5]_i_4_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_3_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[3]_i_4_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_3_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[4]_i_4_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_3_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[5]_i_4_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \location_curr_V_reg_7056_reg[6]_i_4_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_4_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[6]_i_3_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_6_6\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_0\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_1\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_2\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_3\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_4\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_5\ : in STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_i_5_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_6_6\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_0\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_2\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_3\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_4\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_5\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_i_5_6\ : in STD_LOGIC;
    ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \re_sort_location_las_1_reg_7071_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \re_sort_location_las_1_reg_7071_reg[0]_1\ : in STD_LOGIC;
    \re_sort_location_las_1_reg_7071_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_current_digifYi : entity is "sort_current_digifYi";
end design_1_huffman_encoding_0_1_sort_current_digifYi;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_current_digifYi is
begin
sort_current_digifYi_ram_U: entity work.design_1_huffman_encoding_0_1_sort_current_digifYi_ram
     port map (
      D(7 downto 0) => D(7 downto 0),
      DOADO(3 downto 0) => DOADO(3 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter2 => ap_enable_reg_pp2_iter2,
      ap_enable_reg_pp4_iter0 => ap_enable_reg_pp4_iter0,
      ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(2 downto 0) => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(2 downto 0),
      digit_V_reg_7007(3 downto 0) => digit_V_reg_7007(3 downto 0),
      \location_curr_V_reg_7056_reg[3]\ => \location_curr_V_reg_7056_reg[3]\,
      \location_curr_V_reg_7056_reg[3]_i_3_0\ => \location_curr_V_reg_7056_reg[3]_i_3\,
      \location_curr_V_reg_7056_reg[3]_i_3_1\ => \location_curr_V_reg_7056_reg[3]_i_3_0\,
      \location_curr_V_reg_7056_reg[3]_i_3_2\ => \location_curr_V_reg_7056_reg[3]_i_3_1\,
      \location_curr_V_reg_7056_reg[3]_i_3_3\ => \location_curr_V_reg_7056_reg[3]_i_3_2\,
      \location_curr_V_reg_7056_reg[3]_i_3_4\ => \location_curr_V_reg_7056_reg[3]_i_3_3\,
      \location_curr_V_reg_7056_reg[3]_i_3_5\ => \location_curr_V_reg_7056_reg[3]_i_3_4\,
      \location_curr_V_reg_7056_reg[3]_i_3_6\ => \location_curr_V_reg_7056_reg[3]_i_3_5\,
      \location_curr_V_reg_7056_reg[3]_i_3_7\ => \location_curr_V_reg_7056_reg[3]_i_3_6\,
      \location_curr_V_reg_7056_reg[3]_i_4_0\ => \location_curr_V_reg_7056_reg[3]_i_4\,
      \location_curr_V_reg_7056_reg[3]_i_4_1\ => \location_curr_V_reg_7056_reg[3]_i_4_0\,
      \location_curr_V_reg_7056_reg[3]_i_4_2\ => \location_curr_V_reg_7056_reg[3]_i_4_1\,
      \location_curr_V_reg_7056_reg[3]_i_4_3\ => \location_curr_V_reg_7056_reg[3]_i_4_2\,
      \location_curr_V_reg_7056_reg[3]_i_4_4\ => \location_curr_V_reg_7056_reg[3]_i_4_3\,
      \location_curr_V_reg_7056_reg[3]_i_4_5\ => \location_curr_V_reg_7056_reg[3]_i_4_4\,
      \location_curr_V_reg_7056_reg[3]_i_4_6\ => \location_curr_V_reg_7056_reg[3]_i_4_5\,
      \location_curr_V_reg_7056_reg[3]_i_4_7\ => \location_curr_V_reg_7056_reg[3]_i_4_6\,
      \location_curr_V_reg_7056_reg[4]\ => \location_curr_V_reg_7056_reg[4]\,
      \location_curr_V_reg_7056_reg[4]_i_3_0\ => \location_curr_V_reg_7056_reg[4]_i_3\,
      \location_curr_V_reg_7056_reg[4]_i_3_1\ => \location_curr_V_reg_7056_reg[4]_i_3_0\,
      \location_curr_V_reg_7056_reg[4]_i_3_2\ => \location_curr_V_reg_7056_reg[4]_i_3_1\,
      \location_curr_V_reg_7056_reg[4]_i_3_3\ => \location_curr_V_reg_7056_reg[4]_i_3_2\,
      \location_curr_V_reg_7056_reg[4]_i_3_4\ => \location_curr_V_reg_7056_reg[4]_i_3_3\,
      \location_curr_V_reg_7056_reg[4]_i_3_5\ => \location_curr_V_reg_7056_reg[4]_i_3_4\,
      \location_curr_V_reg_7056_reg[4]_i_3_6\ => \location_curr_V_reg_7056_reg[4]_i_3_5\,
      \location_curr_V_reg_7056_reg[4]_i_3_7\ => \location_curr_V_reg_7056_reg[4]_i_3_6\,
      \location_curr_V_reg_7056_reg[4]_i_4_0\ => \location_curr_V_reg_7056_reg[4]_i_4\,
      \location_curr_V_reg_7056_reg[4]_i_4_1\ => \location_curr_V_reg_7056_reg[4]_i_4_0\,
      \location_curr_V_reg_7056_reg[4]_i_4_2\ => \location_curr_V_reg_7056_reg[4]_i_4_1\,
      \location_curr_V_reg_7056_reg[4]_i_4_3\ => \location_curr_V_reg_7056_reg[4]_i_4_2\,
      \location_curr_V_reg_7056_reg[4]_i_4_4\ => \location_curr_V_reg_7056_reg[4]_i_4_3\,
      \location_curr_V_reg_7056_reg[4]_i_4_5\ => \location_curr_V_reg_7056_reg[4]_i_4_4\,
      \location_curr_V_reg_7056_reg[4]_i_4_6\ => \location_curr_V_reg_7056_reg[4]_i_4_5\,
      \location_curr_V_reg_7056_reg[4]_i_4_7\ => \location_curr_V_reg_7056_reg[4]_i_4_6\,
      \location_curr_V_reg_7056_reg[5]\ => \location_curr_V_reg_7056_reg[5]\,
      \location_curr_V_reg_7056_reg[5]_i_3_0\ => \location_curr_V_reg_7056_reg[5]_i_3\,
      \location_curr_V_reg_7056_reg[5]_i_3_1\ => \location_curr_V_reg_7056_reg[5]_i_3_0\,
      \location_curr_V_reg_7056_reg[5]_i_3_2\ => \location_curr_V_reg_7056_reg[5]_i_3_1\,
      \location_curr_V_reg_7056_reg[5]_i_3_3\ => \location_curr_V_reg_7056_reg[5]_i_3_2\,
      \location_curr_V_reg_7056_reg[5]_i_3_4\ => \location_curr_V_reg_7056_reg[5]_i_3_3\,
      \location_curr_V_reg_7056_reg[5]_i_3_5\ => \location_curr_V_reg_7056_reg[5]_i_3_4\,
      \location_curr_V_reg_7056_reg[5]_i_3_6\ => \location_curr_V_reg_7056_reg[5]_i_3_5\,
      \location_curr_V_reg_7056_reg[5]_i_3_7\ => \location_curr_V_reg_7056_reg[5]_i_3_6\,
      \location_curr_V_reg_7056_reg[5]_i_4_0\ => \location_curr_V_reg_7056_reg[5]_i_4\,
      \location_curr_V_reg_7056_reg[5]_i_4_1\ => \location_curr_V_reg_7056_reg[5]_i_4_0\,
      \location_curr_V_reg_7056_reg[5]_i_4_2\ => \location_curr_V_reg_7056_reg[5]_i_4_1\,
      \location_curr_V_reg_7056_reg[5]_i_4_3\ => \location_curr_V_reg_7056_reg[5]_i_4_2\,
      \location_curr_V_reg_7056_reg[5]_i_4_4\ => \location_curr_V_reg_7056_reg[5]_i_4_3\,
      \location_curr_V_reg_7056_reg[5]_i_4_5\ => \location_curr_V_reg_7056_reg[5]_i_4_4\,
      \location_curr_V_reg_7056_reg[5]_i_4_6\ => \location_curr_V_reg_7056_reg[5]_i_4_5\,
      \location_curr_V_reg_7056_reg[5]_i_4_7\ => \location_curr_V_reg_7056_reg[5]_i_4_6\,
      \location_curr_V_reg_7056_reg[6]\ => \location_curr_V_reg_7056_reg[6]\,
      \location_curr_V_reg_7056_reg[6]_i_3_0\ => \location_curr_V_reg_7056_reg[6]_i_3\,
      \location_curr_V_reg_7056_reg[6]_i_3_1\ => \location_curr_V_reg_7056_reg[6]_i_3_0\,
      \location_curr_V_reg_7056_reg[6]_i_3_2\ => \location_curr_V_reg_7056_reg[6]_i_3_1\,
      \location_curr_V_reg_7056_reg[6]_i_3_3\ => \location_curr_V_reg_7056_reg[6]_i_3_2\,
      \location_curr_V_reg_7056_reg[6]_i_3_4\ => \location_curr_V_reg_7056_reg[6]_i_3_3\,
      \location_curr_V_reg_7056_reg[6]_i_3_5\ => \location_curr_V_reg_7056_reg[6]_i_3_4\,
      \location_curr_V_reg_7056_reg[6]_i_3_6\ => \location_curr_V_reg_7056_reg[6]_i_3_5\,
      \location_curr_V_reg_7056_reg[6]_i_3_7\ => \location_curr_V_reg_7056_reg[6]_i_3_6\,
      \location_curr_V_reg_7056_reg[6]_i_4_0\ => \location_curr_V_reg_7056_reg[6]_i_4\,
      \location_curr_V_reg_7056_reg[6]_i_4_1\ => \location_curr_V_reg_7056_reg[6]_i_4_0\,
      \location_curr_V_reg_7056_reg[6]_i_4_2\ => \location_curr_V_reg_7056_reg[6]_i_4_1\,
      \location_curr_V_reg_7056_reg[6]_i_4_3\ => \location_curr_V_reg_7056_reg[6]_i_4_2\,
      \location_curr_V_reg_7056_reg[6]_i_4_4\ => \location_curr_V_reg_7056_reg[6]_i_4_3\,
      \location_curr_V_reg_7056_reg[6]_i_4_5\ => \location_curr_V_reg_7056_reg[6]_i_4_4\,
      \location_curr_V_reg_7056_reg[6]_i_4_6\ => \location_curr_V_reg_7056_reg[6]_i_4_5\,
      \location_curr_V_reg_7056_reg[7]\ => \location_curr_V_reg_7056_reg[7]\,
      \location_curr_V_reg_7056_reg[7]_i_5_0\ => \location_curr_V_reg_7056_reg[7]_i_5\,
      \location_curr_V_reg_7056_reg[7]_i_5_1\ => \location_curr_V_reg_7056_reg[7]_i_5_0\,
      \location_curr_V_reg_7056_reg[7]_i_5_2\ => \location_curr_V_reg_7056_reg[7]_i_5_1\,
      \location_curr_V_reg_7056_reg[7]_i_5_3\ => \location_curr_V_reg_7056_reg[7]_i_5_2\,
      \location_curr_V_reg_7056_reg[7]_i_5_4\ => \location_curr_V_reg_7056_reg[7]_i_5_3\,
      \location_curr_V_reg_7056_reg[7]_i_5_5\ => \location_curr_V_reg_7056_reg[7]_i_5_4\,
      \location_curr_V_reg_7056_reg[7]_i_5_6\ => \location_curr_V_reg_7056_reg[7]_i_5_5\,
      \location_curr_V_reg_7056_reg[7]_i_5_7\ => \location_curr_V_reg_7056_reg[7]_i_5_6\,
      \location_curr_V_reg_7056_reg[7]_i_6_0\(1 downto 0) => \location_curr_V_reg_7056_reg[7]_i_6\(1 downto 0),
      \location_curr_V_reg_7056_reg[7]_i_6_1\ => \location_curr_V_reg_7056_reg[7]_i_6_0\,
      \location_curr_V_reg_7056_reg[7]_i_6_2\ => \location_curr_V_reg_7056_reg[7]_i_6_1\,
      \location_curr_V_reg_7056_reg[7]_i_6_3\ => \location_curr_V_reg_7056_reg[7]_i_6_2\,
      \location_curr_V_reg_7056_reg[7]_i_6_4\ => \location_curr_V_reg_7056_reg[7]_i_6_3\,
      \location_curr_V_reg_7056_reg[7]_i_6_5\ => \location_curr_V_reg_7056_reg[7]_i_6_4\,
      \location_curr_V_reg_7056_reg[7]_i_6_6\ => \location_curr_V_reg_7056_reg[7]_i_6_5\,
      \location_curr_V_reg_7056_reg[7]_i_6_7\ => \location_curr_V_reg_7056_reg[7]_i_6_6\,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3 => ram_reg_2,
      \re_sort_location_las_1_reg_7071_reg[0]\ => \re_sort_location_las_1_reg_7071_reg[0]\,
      \re_sort_location_las_1_reg_7071_reg[0]_0\(1 downto 0) => \re_sort_location_las_1_reg_7071_reg[0]_0\(1 downto 0),
      \re_sort_location_las_1_reg_7071_reg[0]_1\ => \re_sort_location_las_1_reg_7071_reg[0]_1\,
      \re_sort_location_las_1_reg_7071_reg[0]_2\(1 downto 0) => \re_sort_location_las_1_reg_7071_reg[0]_2\(1 downto 0),
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_0\ => \re_sort_location_las_1_reg_7071_reg[0]_i_5\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_1\ => \re_sort_location_las_1_reg_7071_reg[0]_i_5_0\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_2\ => \re_sort_location_las_1_reg_7071_reg[0]_i_5_1\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_3\ => \re_sort_location_las_1_reg_7071_reg[0]_i_5_2\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_4\ => \re_sort_location_las_1_reg_7071_reg[0]_i_5_3\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_5\ => \re_sort_location_las_1_reg_7071_reg[0]_i_5_4\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_6\ => \re_sort_location_las_1_reg_7071_reg[0]_i_5_5\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_7\ => \re_sort_location_las_1_reg_7071_reg[0]_i_5_6\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_0\ => \re_sort_location_las_1_reg_7071_reg[0]_i_6\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_1\ => \re_sort_location_las_1_reg_7071_reg[0]_i_6_0\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_2\ => \re_sort_location_las_1_reg_7071_reg[0]_i_6_1\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_3\ => \re_sort_location_las_1_reg_7071_reg[0]_i_6_2\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_4\ => \re_sort_location_las_1_reg_7071_reg[0]_i_6_3\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_5\ => \re_sort_location_las_1_reg_7071_reg[0]_i_6_4\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_6\ => \re_sort_location_las_1_reg_7071_reg[0]_i_6_5\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_7\ => \re_sort_location_las_1_reg_7071_reg[0]_i_6_6\,
      \re_sort_location_las_1_reg_7071_reg[2]\ => \re_sort_location_las_1_reg_7071_reg[2]\,
      \re_sort_location_las_1_reg_7071_reg[2]_0\ => \re_sort_location_las_1_reg_7071_reg[2]_0\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_0\ => \re_sort_location_las_1_reg_7071_reg[5]_i_4\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_1\ => \re_sort_location_las_1_reg_7071_reg[5]_i_4_0\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_2\ => \re_sort_location_las_1_reg_7071_reg[5]_i_4_1\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_3\ => \re_sort_location_las_1_reg_7071_reg[5]_i_4_2\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_4\ => \re_sort_location_las_1_reg_7071_reg[5]_i_4_3\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_5\ => \re_sort_location_las_1_reg_7071_reg[5]_i_4_4\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_6\ => \re_sort_location_las_1_reg_7071_reg[5]_i_4_5\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_7\ => \re_sort_location_las_1_reg_7071_reg[5]_i_4_6\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_0\ => \re_sort_location_las_1_reg_7071_reg[5]_i_5\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_1\ => \re_sort_location_las_1_reg_7071_reg[5]_i_5_0\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_2\ => \re_sort_location_las_1_reg_7071_reg[5]_i_5_1\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_3\ => \re_sort_location_las_1_reg_7071_reg[5]_i_5_2\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_4\ => \re_sort_location_las_1_reg_7071_reg[5]_i_5_3\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_5\ => \re_sort_location_las_1_reg_7071_reg[5]_i_5_4\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_6\ => \re_sort_location_las_1_reg_7071_reg[5]_i_5_5\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_7\ => \re_sort_location_las_1_reg_7071_reg[5]_i_5_6\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_0\ => \re_sort_location_las_1_reg_7071_reg[5]_i_8\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_1\ => \re_sort_location_las_1_reg_7071_reg[5]_i_8_0\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_2\ => \re_sort_location_las_1_reg_7071_reg[5]_i_8_1\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_3\ => \re_sort_location_las_1_reg_7071_reg[5]_i_8_2\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_4\ => \re_sort_location_las_1_reg_7071_reg[5]_i_8_3\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_5\ => \re_sort_location_las_1_reg_7071_reg[5]_i_8_4\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_6\ => \re_sort_location_las_1_reg_7071_reg[5]_i_8_5\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_7\ => \re_sort_location_las_1_reg_7071_reg[5]_i_8_6\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_0\ => \re_sort_location_las_1_reg_7071_reg[5]_i_9\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_1\ => \re_sort_location_las_1_reg_7071_reg[5]_i_9_0\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_2\ => \re_sort_location_las_1_reg_7071_reg[5]_i_9_1\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_3\ => \re_sort_location_las_1_reg_7071_reg[5]_i_9_2\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_4\ => \re_sort_location_las_1_reg_7071_reg[5]_i_9_3\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_5\ => \re_sort_location_las_1_reg_7071_reg[5]_i_9_4\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_6\ => \re_sort_location_las_1_reg_7071_reg[5]_i_9_5\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_7\ => \re_sort_location_las_1_reg_7071_reg[5]_i_9_6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorbkb is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    previous_sorting_fre_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    previous_sorting_fre_we0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorbkb : entity is "sort_previous_sorbkb";
end design_1_huffman_encoding_0_1_sort_previous_sorbkb;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorbkb is
begin
sort_previous_sorbkb_ram_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram_22
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      ap_clk => ap_clk,
      previous_sorting_fre_ce0 => previous_sorting_fre_ce0,
      previous_sorting_fre_we0 => previous_sorting_fre_we0,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_1 => ram_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorbkb_21 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorbkb_21 : entity is "sort_previous_sorbkb";
end design_1_huffman_encoding_0_1_sort_previous_sorbkb_21;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorbkb_21 is
begin
sort_previous_sorbkb_ram_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorbkb_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DIADI(8 downto 0) => DIADI(8 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ram_reg_0(8 downto 0) => ram_reg(8 downto 0),
      sorting_frequency_V_ce0 => sorting_frequency_V_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorcud is
  port (
    sort_U0_out_frequency_V_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    previous_sorting_fre_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    previous_sorting_fre_we0 : out STD_LOGIC;
    sorting_frequency_V_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_enable_reg_pp4_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp2_iter1 : in STD_LOGIC;
    icmp_ln40_reg_6981 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    filtered_frequency_V_t_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorcud : entity is "sort_previous_sorcud";
end design_1_huffman_encoding_0_1_sort_previous_sorcud;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorcud is
begin
sort_previous_sorcud_ram_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorcud_ram_23
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEBWE(0) => previous_sorting_fre_we0,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp4_iter1 => ap_enable_reg_pp4_iter1,
      filtered_frequency_V_t_q0(31 downto 0) => filtered_frequency_V_t_q0(31 downto 0),
      icmp_ln40_reg_6981 => icmp_ln40_reg_6981,
      previous_sorting_fre_ce0 => previous_sorting_fre_ce0,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2 => ram_reg_1,
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sorting_frequency_V_d0(31 downto 0) => sorting_frequency_V_d0(31 downto 0),
      sorting_frequency_V_q0(31 downto 0) => sorting_frequency_V_q0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort_previous_sorcud_20 is
  port (
    sorting_frequency_V_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sorting_frequency_V_ce0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sorting_frequency_V_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln67_reg_7031_pp4_iter1_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln23_reg_6936 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort_previous_sorcud_20 : entity is "sort_previous_sorcud";
end design_1_huffman_encoding_0_1_sort_previous_sorcud_20;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort_previous_sorcud_20 is
begin
sort_previous_sorcud_ram_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorcud_ram
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      icmp_ln23_reg_6936 => icmp_ln23_reg_6936,
      icmp_ln67_reg_7031_pp4_iter1_reg => icmp_ln67_reg_7031_pp4_iter1_reg,
      \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\ => \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\,
      ram_reg_0 => ram_reg,
      ram_reg_1(7 downto 0) => ram_reg_0(7 downto 0),
      ram_reg_2(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      sorting_frequency_V_ce0 => sorting_frequency_V_ce0,
      sorting_frequency_V_d0(31 downto 0) => sorting_frequency_V_d0(31 downto 0),
      sorting_frequency_V_q0(31 downto 0) => sorting_frequency_V_q0(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_Loop_read_stream_pro is
  port (
    ap_done_reg : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_0_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_read_stream_pro_U0_ap_done : out STD_LOGIC;
    symbol_histogram_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_3_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    full_n_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_5_reg : out STD_LOGIC;
    full_n_1 : out STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_6_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_4\ : out STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_3_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_5_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_6_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_3 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_d0 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_5_d0 : out STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_6_d0 : out STD_LOGIC;
    \tmp_data_V_reg_257_reg[40]_0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    stream_buffer_0_chan_full_n : in STD_LOGIC;
    start_for_filter_U0_full_n : in STD_LOGIC;
    Loop_read_stream_pro_U0_ap_start : in STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    symbol_histogram_TDATA : in STD_LOGIC_VECTOR ( 40 downto 0 );
    int_ap_idle_i_2 : in STD_LOGIC;
    int_ap_idle_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_stream_buffer_3 : in STD_LOGIC;
    stream_buffer_3_i_full_n : in STD_LOGIC;
    create_codeword_U0_ap_ready : in STD_LOGIC;
    stream_buffer_3_t_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_5 : in STD_LOGIC;
    stream_buffer_5_i_full_n : in STD_LOGIC;
    stream_buffer_5_t_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_6_reg_1 : in STD_LOGIC;
    stream_buffer_6_i_full_n : in STD_LOGIC;
    stream_buffer_6_t_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_6 : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_Loop_read_stream_pro : entity is "Loop_read_stream_pro";
end design_1_huffman_encoding_0_1_Loop_read_stream_pro;

architecture STRUCTURE of design_1_huffman_encoding_0_1_Loop_read_stream_pro is
  signal Loop_read_stream_pro_U0_stream_buffer_3_address0 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal Loop_read_stream_pro_U0_stream_buffer_3_we0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ap_CS_fsm[1]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_7_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_NS_fsm16_out : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_7 : STD_LOGIC;
  signal \i_0_i_reg_177[8]_i_4_n_7\ : STD_LOGIC;
  signal i_0_i_reg_177_reg : STD_LOGIC_VECTOR ( 8 to 8 );
  signal i_fu_194_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal icmp_ln25_reg_248 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_39 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_56 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_symbol_histogram_V_data_V_U_n_9 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_7 : STD_LOGIC;
  signal tmp_data_V_reg_2570 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair37";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_3 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of ap_done_reg_i_4 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_stream_buffer_5_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_0_i_reg_177[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \i_0_i_reg_177[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \i_0_i_reg_177[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_0_i_reg_177[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_0_i_reg_177[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \i_0_i_reg_177[8]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__3\ : label is "soft_lutpair34";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \ap_CS_fsm_reg[2]_0\(0) <= \^ap_cs_fsm_reg[2]_0\(0);
  ap_done_reg <= \^ap_done_reg\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_7\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_cs_fsm_reg[2]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FDF0FFF0FFF0F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm_reg_n_7_[0]\,
      I2 => \ap_CS_fsm[1]_i_2_n_7\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => regslice_both_symbol_histogram_V_data_V_U_n_9,
      I5 => \ap_CS_fsm[1]_i_3_n_7\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_7_[0]\,
      I1 => \^ap_done_reg\,
      I2 => Loop_read_stream_pro_U0_ap_start,
      I3 => start_for_filter_U0_full_n,
      I4 => \^start_once_reg\,
      O => \ap_CS_fsm[1]_i_2_n_7\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_7,
      I1 => icmp_ln25_reg_248,
      I2 => stream_buffer_0_chan_full_n,
      O => \ap_CS_fsm[1]_i_3_n_7\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444400000000"
    )
        port map (
      I0 => regslice_both_symbol_histogram_V_data_V_U_n_9,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => stream_buffer_0_chan_full_n,
      I3 => icmp_ln25_reg_248,
      I4 => ap_enable_reg_pp0_iter1_reg_n_7,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_7_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      R => SS(0)
    );
ap_done_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      O => Loop_read_stream_pro_U0_ap_done
    );
ap_done_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \^ap_done_reg\,
      I2 => stream_buffer_3_i_full_n,
      O => \ap_CS_fsm_reg[2]_1\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[1]_i_2_n_7\,
      I3 => regslice_both_symbol_histogram_V_data_V_U_n_11,
      I4 => regslice_both_symbol_histogram_V_data_V_U_n_9,
      O => ap_enable_reg_pp0_iter0_i_1_n_7
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_7,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => regslice_both_symbol_histogram_V_data_V_U_n_9,
      I1 => stream_buffer_0_chan_full_n,
      I2 => icmp_ln25_reg_248,
      I3 => ap_enable_reg_pp0_iter1_reg_n_7,
      O => ap_enable_reg_pp0_iter1_i_2_n_7
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_symbol_histogram_V_data_V_U_n_7,
      Q => ap_enable_reg_pp0_iter1_reg_n_7,
      R => '0'
    );
ap_sync_reg_channel_write_stream_buffer_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFE0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \^ap_done_reg\,
      I2 => stream_buffer_3_i_full_n,
      I3 => ap_sync_reg_channel_write_stream_buffer_3,
      I4 => ap_sync_reg_channel_write_stream_buffer_6,
      O => \ap_CS_fsm_reg[2]_2\
    );
ap_sync_reg_channel_write_stream_buffer_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFE0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \^ap_done_reg\,
      I2 => stream_buffer_5_i_full_n,
      I3 => ap_sync_reg_channel_write_stream_buffer_5,
      I4 => ap_sync_reg_channel_write_stream_buffer_6,
      O => \ap_CS_fsm_reg[2]_4\
    );
ap_sync_reg_channel_write_stream_buffer_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFE0"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => \^ap_done_reg\,
      I2 => stream_buffer_6_i_full_n,
      I3 => ap_sync_reg_channel_write_stream_buffer_6_reg_1,
      I4 => ap_sync_reg_channel_write_stream_buffer_6,
      O => \ap_CS_fsm_reg[2]_3\
    );
\count[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF000000000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_3,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => stream_buffer_3_i_full_n,
      I4 => create_codeword_U0_ap_ready,
      I5 => stream_buffer_3_t_empty_n,
      O => full_n
    );
\count[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF000000000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_5,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => stream_buffer_5_i_full_n,
      I4 => create_codeword_U0_ap_ready,
      I5 => stream_buffer_5_t_empty_n,
      O => full_n_0
    );
\count[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF000000000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_6_reg_1,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => stream_buffer_6_i_full_n,
      I4 => create_codeword_U0_ap_ready,
      I5 => stream_buffer_6_t_empty_n,
      O => full_n_1
    );
\count[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFFABFFABFF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_3,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => stream_buffer_3_i_full_n,
      I4 => create_codeword_U0_ap_ready,
      I5 => stream_buffer_3_t_empty_n,
      O => ap_sync_reg_channel_write_stream_buffer_3_reg
    );
\count[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFFABFFABFF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_5,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => stream_buffer_5_i_full_n,
      I4 => create_codeword_U0_ap_ready,
      I5 => stream_buffer_5_t_empty_n,
      O => ap_sync_reg_channel_write_stream_buffer_5_reg
    );
\count[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFFABFFABFF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_6_reg_1,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => stream_buffer_6_i_full_n,
      I4 => create_codeword_U0_ap_ready,
      I5 => stream_buffer_6_t_empty_n,
      O => ap_sync_reg_channel_write_stream_buffer_6_reg
    );
\i_0_i_reg_177[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => i_fu_194_p2(0)
    );
\i_0_i_reg_177[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => i_fu_194_p2(1)
    );
\i_0_i_reg_177[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => i_fu_194_p2(2)
    );
\i_0_i_reg_177[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => i_fu_194_p2(3)
    );
\i_0_i_reg_177[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => i_fu_194_p2(4)
    );
\i_0_i_reg_177[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => i_fu_194_p2(5)
    );
\i_0_i_reg_177[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_0_i_reg_177[8]_i_4_n_7\,
      I1 => Loop_read_stream_pro_U0_stream_buffer_3_address0(6),
      O => i_fu_194_p2(6)
    );
\i_0_i_reg_177[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => Loop_read_stream_pro_U0_stream_buffer_3_address0(6),
      I1 => \i_0_i_reg_177[8]_i_4_n_7\,
      I2 => Loop_read_stream_pro_U0_stream_buffer_3_address0(7),
      O => i_fu_194_p2(7)
    );
\i_0_i_reg_177[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_filter_U0_full_n,
      I2 => Loop_read_stream_pro_U0_ap_start,
      I3 => \^ap_done_reg\,
      I4 => \ap_CS_fsm_reg_n_7_[0]\,
      O => ap_NS_fsm16_out
    );
\i_0_i_reg_177[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => Loop_read_stream_pro_U0_stream_buffer_3_address0(7),
      I1 => i_0_i_reg_177_reg(8),
      I2 => \i_0_i_reg_177[8]_i_4_n_7\,
      I3 => Loop_read_stream_pro_U0_stream_buffer_3_address0(6),
      O => i_fu_194_p2(8)
    );
\i_0_i_reg_177[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \i_0_i_reg_177[8]_i_4_n_7\
    );
\i_0_i_reg_177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      D => i_fu_194_p2(0),
      Q => \^q\(0),
      R => ap_NS_fsm16_out
    );
\i_0_i_reg_177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      D => i_fu_194_p2(1),
      Q => \^q\(1),
      R => ap_NS_fsm16_out
    );
\i_0_i_reg_177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      D => i_fu_194_p2(2),
      Q => \^q\(2),
      R => ap_NS_fsm16_out
    );
\i_0_i_reg_177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      D => i_fu_194_p2(3),
      Q => \^q\(3),
      R => ap_NS_fsm16_out
    );
\i_0_i_reg_177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      D => i_fu_194_p2(4),
      Q => \^q\(4),
      R => ap_NS_fsm16_out
    );
\i_0_i_reg_177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      D => i_fu_194_p2(5),
      Q => \^q\(5),
      R => ap_NS_fsm16_out
    );
\i_0_i_reg_177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      D => i_fu_194_p2(6),
      Q => Loop_read_stream_pro_U0_stream_buffer_3_address0(6),
      R => ap_NS_fsm16_out
    );
\i_0_i_reg_177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      D => i_fu_194_p2(7),
      Q => Loop_read_stream_pro_U0_stream_buffer_3_address0(7),
      R => ap_NS_fsm16_out
    );
\i_0_i_reg_177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      D => i_fu_194_p2(8),
      Q => i_0_i_reg_177_reg(8),
      R => ap_NS_fsm16_out
    );
\icmp_ln25_reg_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_symbol_histogram_V_data_V_U_n_14,
      Q => icmp_ln25_reg_248,
      R => '0'
    );
int_ap_idle_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004040404040"
    )
        port map (
      I0 => int_ap_idle_i_2,
      I1 => int_ap_idle_i_2_0(0),
      I2 => \ap_CS_fsm_reg_n_7_[0]\,
      I3 => \^start_once_reg\,
      I4 => start_for_filter_U0_full_n,
      I5 => Loop_read_stream_pro_U0_ap_start,
      O => \ap_CS_fsm_reg[0]_0\
    );
\iptr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_3,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => stream_buffer_3_i_full_n,
      I4 => A(0),
      O => ap_sync_reg_channel_write_stream_buffer_3_reg_0
    );
\iptr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_5,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => stream_buffer_5_i_full_n,
      I4 => \iptr_reg[0]\(0),
      O => ap_sync_reg_channel_write_stream_buffer_5_reg_0
    );
\iptr[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFF5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_6_reg_1,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => stream_buffer_6_i_full_n,
      I4 => \iptr_reg[0]_0\(0),
      O => ap_sync_reg_channel_write_stream_buffer_6_reg_0
    );
regslice_both_symbol_histogram_V_data_V_U: entity work.design_1_huffman_encoding_0_1_regslice_both
     port map (
      D(41) => symbol_histogram_TVALID,
      D(40 downto 0) => symbol_histogram_TDATA(40 downto 0),
      E(0) => tmp_data_V_reg_2570,
      Loop_read_stream_pro_U0_stream_buffer_0_write => Loop_read_stream_pro_U0_stream_buffer_0_write,
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_1,
      ap_enable_reg_pp0_iter0_reg_1 => ap_enable_reg_pp0_iter0_reg_2,
      ap_enable_reg_pp0_iter0_reg_2 => ap_enable_reg_pp0_iter0_reg_3,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_i_2_n_7,
      ap_enable_reg_pp0_iter1_reg_0 => \ap_CS_fsm[1]_i_2_n_7\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_symbol_histogram_V_data_V_U_n_7,
      full_n_reg => regslice_both_symbol_histogram_V_data_V_U_n_11,
      full_n_reg_0(0) => E(0),
      \i_0_i_reg_177_reg[5]\ => regslice_both_symbol_histogram_V_data_V_U_n_9,
      icmp_ln25_reg_248 => icmp_ln25_reg_248,
      mem_reg => ap_enable_reg_pp0_iter1_reg_n_7,
      \odata_reg[40]\(40) => regslice_both_symbol_histogram_V_data_V_U_n_20,
      \odata_reg[40]\(39) => regslice_both_symbol_histogram_V_data_V_U_n_21,
      \odata_reg[40]\(38) => regslice_both_symbol_histogram_V_data_V_U_n_22,
      \odata_reg[40]\(37) => regslice_both_symbol_histogram_V_data_V_U_n_23,
      \odata_reg[40]\(36) => regslice_both_symbol_histogram_V_data_V_U_n_24,
      \odata_reg[40]\(35) => regslice_both_symbol_histogram_V_data_V_U_n_25,
      \odata_reg[40]\(34) => regslice_both_symbol_histogram_V_data_V_U_n_26,
      \odata_reg[40]\(33) => regslice_both_symbol_histogram_V_data_V_U_n_27,
      \odata_reg[40]\(32) => regslice_both_symbol_histogram_V_data_V_U_n_28,
      \odata_reg[40]\(31) => regslice_both_symbol_histogram_V_data_V_U_n_29,
      \odata_reg[40]\(30) => regslice_both_symbol_histogram_V_data_V_U_n_30,
      \odata_reg[40]\(29) => regslice_both_symbol_histogram_V_data_V_U_n_31,
      \odata_reg[40]\(28) => regslice_both_symbol_histogram_V_data_V_U_n_32,
      \odata_reg[40]\(27) => regslice_both_symbol_histogram_V_data_V_U_n_33,
      \odata_reg[40]\(26) => regslice_both_symbol_histogram_V_data_V_U_n_34,
      \odata_reg[40]\(25) => regslice_both_symbol_histogram_V_data_V_U_n_35,
      \odata_reg[40]\(24) => regslice_both_symbol_histogram_V_data_V_U_n_36,
      \odata_reg[40]\(23) => regslice_both_symbol_histogram_V_data_V_U_n_37,
      \odata_reg[40]\(22) => regslice_both_symbol_histogram_V_data_V_U_n_38,
      \odata_reg[40]\(21) => regslice_both_symbol_histogram_V_data_V_U_n_39,
      \odata_reg[40]\(20) => regslice_both_symbol_histogram_V_data_V_U_n_40,
      \odata_reg[40]\(19) => regslice_both_symbol_histogram_V_data_V_U_n_41,
      \odata_reg[40]\(18) => regslice_both_symbol_histogram_V_data_V_U_n_42,
      \odata_reg[40]\(17) => regslice_both_symbol_histogram_V_data_V_U_n_43,
      \odata_reg[40]\(16) => regslice_both_symbol_histogram_V_data_V_U_n_44,
      \odata_reg[40]\(15) => regslice_both_symbol_histogram_V_data_V_U_n_45,
      \odata_reg[40]\(14) => regslice_both_symbol_histogram_V_data_V_U_n_46,
      \odata_reg[40]\(13) => regslice_both_symbol_histogram_V_data_V_U_n_47,
      \odata_reg[40]\(12) => regslice_both_symbol_histogram_V_data_V_U_n_48,
      \odata_reg[40]\(11) => regslice_both_symbol_histogram_V_data_V_U_n_49,
      \odata_reg[40]\(10) => regslice_both_symbol_histogram_V_data_V_U_n_50,
      \odata_reg[40]\(9) => regslice_both_symbol_histogram_V_data_V_U_n_51,
      \odata_reg[40]\(8) => regslice_both_symbol_histogram_V_data_V_U_n_52,
      \odata_reg[40]\(7) => regslice_both_symbol_histogram_V_data_V_U_n_53,
      \odata_reg[40]\(6) => regslice_both_symbol_histogram_V_data_V_U_n_54,
      \odata_reg[40]\(5) => regslice_both_symbol_histogram_V_data_V_U_n_55,
      \odata_reg[40]\(4) => regslice_both_symbol_histogram_V_data_V_U_n_56,
      \odata_reg[40]\(3) => regslice_both_symbol_histogram_V_data_V_U_n_57,
      \odata_reg[40]\(2) => regslice_both_symbol_histogram_V_data_V_U_n_58,
      \odata_reg[40]\(1) => regslice_both_symbol_histogram_V_data_V_U_n_59,
      \odata_reg[40]\(0) => regslice_both_symbol_histogram_V_data_V_U_n_60,
      \odata_reg[48]\ => regslice_both_symbol_histogram_V_data_V_U_n_14,
      ram_reg_0_127_0_0_i_3(8) => i_0_i_reg_177_reg(8),
      ram_reg_0_127_0_0_i_3(7 downto 6) => Loop_read_stream_pro_U0_stream_buffer_3_address0(7 downto 6),
      ram_reg_0_127_0_0_i_3(5 downto 0) => \^q\(5 downto 0),
      stream_buffer_0_chan_full_n => stream_buffer_0_chan_full_n,
      symbol_histogram_TREADY => symbol_histogram_TREADY
    );
regslice_both_symbol_histogram_V_dest_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized1_53\
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      Loop_read_stream_pro_U0_stream_buffer_6_d0 => Loop_read_stream_pro_U0_stream_buffer_6_d0,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      symbol_histogram_TDEST(0) => symbol_histogram_TDEST(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
regslice_both_symbol_histogram_V_id_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized1_54\
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      Loop_read_stream_pro_U0_stream_buffer_5_d0 => Loop_read_stream_pro_U0_stream_buffer_5_d0,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      symbol_histogram_TID(0) => symbol_histogram_TID(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
regslice_both_symbol_histogram_V_user_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized1_55\
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_d0 => Loop_read_stream_pro_U0_stream_buffer_3_d0,
      Loop_read_stream_pro_U0_stream_buffer_3_we0 => Loop_read_stream_pro_U0_stream_buffer_3_we0,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      symbol_histogram_TUSER(0) => symbol_histogram_TUSER(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
start_once_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => Loop_read_stream_pro_U0_ap_start,
      I2 => start_for_filter_U0_full_n,
      I3 => \^start_once_reg\,
      O => start_once_reg_i_1_n_7
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_7,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\tmp_data_V_reg_257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_60,
      Q => \tmp_data_V_reg_257_reg[40]_0\(0),
      R => '0'
    );
\tmp_data_V_reg_257_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_50,
      Q => \tmp_data_V_reg_257_reg[40]_0\(10),
      R => '0'
    );
\tmp_data_V_reg_257_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_49,
      Q => \tmp_data_V_reg_257_reg[40]_0\(11),
      R => '0'
    );
\tmp_data_V_reg_257_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_48,
      Q => \tmp_data_V_reg_257_reg[40]_0\(12),
      R => '0'
    );
\tmp_data_V_reg_257_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_47,
      Q => \tmp_data_V_reg_257_reg[40]_0\(13),
      R => '0'
    );
\tmp_data_V_reg_257_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_46,
      Q => \tmp_data_V_reg_257_reg[40]_0\(14),
      R => '0'
    );
\tmp_data_V_reg_257_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_45,
      Q => \tmp_data_V_reg_257_reg[40]_0\(15),
      R => '0'
    );
\tmp_data_V_reg_257_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_44,
      Q => \tmp_data_V_reg_257_reg[40]_0\(16),
      R => '0'
    );
\tmp_data_V_reg_257_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_43,
      Q => \tmp_data_V_reg_257_reg[40]_0\(17),
      R => '0'
    );
\tmp_data_V_reg_257_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_42,
      Q => \tmp_data_V_reg_257_reg[40]_0\(18),
      R => '0'
    );
\tmp_data_V_reg_257_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_41,
      Q => \tmp_data_V_reg_257_reg[40]_0\(19),
      R => '0'
    );
\tmp_data_V_reg_257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_59,
      Q => \tmp_data_V_reg_257_reg[40]_0\(1),
      R => '0'
    );
\tmp_data_V_reg_257_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_40,
      Q => \tmp_data_V_reg_257_reg[40]_0\(20),
      R => '0'
    );
\tmp_data_V_reg_257_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_39,
      Q => \tmp_data_V_reg_257_reg[40]_0\(21),
      R => '0'
    );
\tmp_data_V_reg_257_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_38,
      Q => \tmp_data_V_reg_257_reg[40]_0\(22),
      R => '0'
    );
\tmp_data_V_reg_257_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_37,
      Q => \tmp_data_V_reg_257_reg[40]_0\(23),
      R => '0'
    );
\tmp_data_V_reg_257_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_36,
      Q => \tmp_data_V_reg_257_reg[40]_0\(24),
      R => '0'
    );
\tmp_data_V_reg_257_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_35,
      Q => \tmp_data_V_reg_257_reg[40]_0\(25),
      R => '0'
    );
\tmp_data_V_reg_257_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_34,
      Q => \tmp_data_V_reg_257_reg[40]_0\(26),
      R => '0'
    );
\tmp_data_V_reg_257_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_33,
      Q => \tmp_data_V_reg_257_reg[40]_0\(27),
      R => '0'
    );
\tmp_data_V_reg_257_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_32,
      Q => \tmp_data_V_reg_257_reg[40]_0\(28),
      R => '0'
    );
\tmp_data_V_reg_257_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_31,
      Q => \tmp_data_V_reg_257_reg[40]_0\(29),
      R => '0'
    );
\tmp_data_V_reg_257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_58,
      Q => \tmp_data_V_reg_257_reg[40]_0\(2),
      R => '0'
    );
\tmp_data_V_reg_257_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_30,
      Q => \tmp_data_V_reg_257_reg[40]_0\(30),
      R => '0'
    );
\tmp_data_V_reg_257_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_29,
      Q => \tmp_data_V_reg_257_reg[40]_0\(31),
      R => '0'
    );
\tmp_data_V_reg_257_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_28,
      Q => \tmp_data_V_reg_257_reg[40]_0\(32),
      R => '0'
    );
\tmp_data_V_reg_257_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_27,
      Q => \tmp_data_V_reg_257_reg[40]_0\(33),
      R => '0'
    );
\tmp_data_V_reg_257_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_26,
      Q => \tmp_data_V_reg_257_reg[40]_0\(34),
      R => '0'
    );
\tmp_data_V_reg_257_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_25,
      Q => \tmp_data_V_reg_257_reg[40]_0\(35),
      R => '0'
    );
\tmp_data_V_reg_257_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_24,
      Q => \tmp_data_V_reg_257_reg[40]_0\(36),
      R => '0'
    );
\tmp_data_V_reg_257_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_23,
      Q => \tmp_data_V_reg_257_reg[40]_0\(37),
      R => '0'
    );
\tmp_data_V_reg_257_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_22,
      Q => \tmp_data_V_reg_257_reg[40]_0\(38),
      R => '0'
    );
\tmp_data_V_reg_257_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_21,
      Q => \tmp_data_V_reg_257_reg[40]_0\(39),
      R => '0'
    );
\tmp_data_V_reg_257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_57,
      Q => \tmp_data_V_reg_257_reg[40]_0\(3),
      R => '0'
    );
\tmp_data_V_reg_257_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_20,
      Q => \tmp_data_V_reg_257_reg[40]_0\(40),
      R => '0'
    );
\tmp_data_V_reg_257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_56,
      Q => \tmp_data_V_reg_257_reg[40]_0\(4),
      R => '0'
    );
\tmp_data_V_reg_257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_55,
      Q => \tmp_data_V_reg_257_reg[40]_0\(5),
      R => '0'
    );
\tmp_data_V_reg_257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_54,
      Q => \tmp_data_V_reg_257_reg[40]_0\(6),
      R => '0'
    );
\tmp_data_V_reg_257_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_53,
      Q => \tmp_data_V_reg_257_reg[40]_0\(7),
      R => '0'
    );
\tmp_data_V_reg_257_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_52,
      Q => \tmp_data_V_reg_257_reg[40]_0\(8),
      R => '0'
    );
\tmp_data_V_reg_257_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_2570,
      D => regslice_both_symbol_histogram_V_data_V_U_n_51,
      Q => \tmp_data_V_reg_257_reg[40]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_compute_bit_length is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \op2_assign_reg_360_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_reg : out STD_LOGIC;
    \op_assign_reg_310_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \zext_ln13_reg_543_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \right_V_addr_reg_835_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    compute_bit_length_U0_extLd_loc_read : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    compute_bit_length_U0_right_V_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln544_7_reg_655_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    length_histogram_V_d0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    \iptr_reg[0]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \iptr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \iptr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \iptr_reg[0]_3\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \iptr_reg[0]_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    compute_bit_length_U0_length_histogram_V_we0 : out STD_LOGIC;
    \op_assign_reg_310_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_V_addr_reg_835_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iptr : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iptr_0 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_tptr : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    parent_V_t_empty_n : in STD_LOGIC;
    left_V_t_empty_n : in STD_LOGIC;
    right_V_t_empty_n : in STD_LOGIC;
    extLd_loc_c20_empty_n : in STD_LOGIC;
    compute_bit_length_U0_ap_continue : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    truncate_tree_U0_ap_ready : in STD_LOGIC;
    truncate_tree_U0_ap_start : in STD_LOGIC;
    \iptr_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    iptr_1 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln13_reg_543_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \right_curr_V_reg_608_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \right_next_V_reg_613_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \left_curr_V_reg_598_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \left_next_V_reg_603_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \parent_next_V_reg_593_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_compute_bit_length : entity is "compute_bit_length";
end design_1_huffman_encoding_0_1_compute_bit_length;

architecture STRUCTURE of design_1_huffman_encoding_0_1_compute_bit_length is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ap_CS_fsm[1]_i_2__2_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__5_n_7\ : STD_LOGIC;
  signal child_depth_V_U_n_10 : STD_LOGIC;
  signal child_depth_V_U_n_11 : STD_LOGIC;
  signal child_depth_V_U_n_12 : STD_LOGIC;
  signal child_depth_V_U_n_13 : STD_LOGIC;
  signal child_depth_V_U_n_14 : STD_LOGIC;
  signal child_depth_V_U_n_15 : STD_LOGIC;
  signal child_depth_V_U_n_16 : STD_LOGIC;
  signal child_depth_V_U_n_17 : STD_LOGIC;
  signal child_depth_V_U_n_18 : STD_LOGIC;
  signal child_depth_V_U_n_19 : STD_LOGIC;
  signal child_depth_V_U_n_20 : STD_LOGIC;
  signal child_depth_V_U_n_21 : STD_LOGIC;
  signal child_depth_curr_V_1_fu_499_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal child_depth_curr_V_1_reg_665 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \child_depth_curr_V_1_reg_665[5]_i_10_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665[5]_i_11_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665[5]_i_12_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665[5]_i_13_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665[5]_i_14_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665[5]_i_15_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665[5]_i_4_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665[5]_i_5_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665[5]_i_6_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665[5]_i_8_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665[5]_i_9_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_10\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_9\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_10\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_9\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_10\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_7\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_8\ : STD_LOGIC;
  signal \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_9\ : STD_LOGIC;
  signal \^compute_bit_length_u0_extld_loc_read\ : STD_LOGIC;
  signal \^compute_bit_length_u0_right_v_address0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal compute_bit_length_U0_right_V_address1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \i_0_i_i_reg_282[6]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_i_i_reg_282[6]_i_3_n_7\ : STD_LOGIC;
  signal i_0_i_i_reg_282_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \i_0_i_i_reg_282_reg__0\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal i_5_fu_393_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_reg_558 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \i_reg_558[0]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_558[1]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_558[2]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_558[3]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_558[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_558[5]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_558[6]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_558[7]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_558[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_558[9]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_558[9]_i_2_n_7\ : STD_LOGIC;
  signal icmp_ln883_1_fu_478_p2 : STD_LOGIC;
  signal icmp_ln883_1_reg_651 : STD_LOGIC;
  signal \icmp_ln883_1_reg_651[0]_i_2_n_7\ : STD_LOGIC;
  signal icmp_ln883_fu_472_p2 : STD_LOGIC;
  signal icmp_ln883_reg_647 : STD_LOGIC;
  signal \icmp_ln883_reg_647[0]_i_2_n_7\ : STD_LOGIC;
  signal internal_length_hist_2_reg_6600 : STD_LOGIC;
  signal internal_length_hist_U_n_7 : STD_LOGIC;
  signal left_curr_V_1_reg_320 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \left_curr_V_1_reg_320[0]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_320[1]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_320[2]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_320[3]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_320[4]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_320[5]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_320[6]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_320[7]_i_1_n_7\ : STD_LOGIC;
  signal \left_curr_V_1_reg_320[8]_i_1_n_7\ : STD_LOGIC;
  signal left_curr_V_reg_598 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal left_next_V_1_reg_690 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal left_next_V_1_reg_6900 : STD_LOGIC;
  signal left_next_V_reg_603 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal length_V_fu_460_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \op2_assign_reg_360[0]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[0]_i_3_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[0]_i_4_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[0]_i_5_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[0]_i_6_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[0]_i_7_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[0]_i_8_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[0]_i_9_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[12]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[12]_i_3_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[12]_i_4_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[12]_i_5_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[12]_i_6_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[12]_i_7_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[12]_i_8_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[12]_i_9_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[16]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[16]_i_3_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[16]_i_4_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[16]_i_5_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[16]_i_6_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[16]_i_7_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[16]_i_8_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[16]_i_9_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[20]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[20]_i_3_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[20]_i_4_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[20]_i_5_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[20]_i_6_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[20]_i_7_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[20]_i_8_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[20]_i_9_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[24]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[24]_i_3_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[24]_i_4_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[24]_i_5_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[24]_i_6_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[24]_i_7_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[24]_i_8_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[24]_i_9_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[28]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[28]_i_3_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[28]_i_4_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[28]_i_5_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[28]_i_6_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[28]_i_7_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[28]_i_8_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[4]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[4]_i_3_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[4]_i_4_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[4]_i_5_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[4]_i_6_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[4]_i_7_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[4]_i_8_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[4]_i_9_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[8]_i_2_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[8]_i_3_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[8]_i_4_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[8]_i_5_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[8]_i_6_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[8]_i_7_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[8]_i_8_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360[8]_i_9_n_7\ : STD_LOGIC;
  signal op2_assign_reg_360_reg : STD_LOGIC_VECTOR ( 30 downto 8 );
  signal \op2_assign_reg_360_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[12]_i_1_n_14\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[20]_i_1_n_11\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[20]_i_1_n_12\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[20]_i_1_n_13\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[20]_i_1_n_14\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[28]_i_1_n_11\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[28]_i_1_n_12\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[28]_i_1_n_13\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[28]_i_1_n_14\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[4]_i_1_n_14\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \^op2_assign_reg_360_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \op2_assign_reg_360_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \op2_assign_reg_360_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal p_0104_0_i_i_reg_302 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0104_0_i_i_reg_302[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_302[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_302[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_302[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_302[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_302[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_302[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_302[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_0104_0_i_i_reg_302[8]_i_1_n_7\ : STD_LOGIC;
  signal p_0106_0_i_i_reg_351 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_07_0_i_i_reg_331 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_07_0_i_i_reg_331[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_331[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_331[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_331[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_331[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_331[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_331[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_331[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_07_0_i_i_reg_331[8]_i_1_n_7\ : STD_LOGIC;
  signal p_097_0_i_i_reg_293 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_09_0_i_i_reg_311 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_09_0_i_i_reg_311[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_311[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_311[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_311[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_311[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_311[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_311[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_311[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_09_0_i_i_reg_311[8]_i_1_n_7\ : STD_LOGIC;
  signal parent_next_V_1_reg_685 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal parent_next_V_reg_593 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \phi_ln700_i_i_reg_370[0]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln700_i_i_reg_370[1]_i_1_n_7\ : STD_LOGIC;
  signal \phi_ln700_i_i_reg_370_reg_n_7_[0]\ : STD_LOGIC;
  signal \phi_ln700_i_i_reg_370_reg_n_7_[1]\ : STD_LOGIC;
  signal \ram_reg_i_40__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_41__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_42__3_n_7\ : STD_LOGIC;
  signal \ram_reg_i_43__2_n_7\ : STD_LOGIC;
  signal right_curr_V_1_reg_340 : STD_LOGIC;
  signal \right_curr_V_1_reg_340[0]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340[1]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340[2]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340[3]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340[4]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340[5]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340[6]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340[7]_i_1_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340[8]_i_2_n_7\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340_reg_n_7_[0]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340_reg_n_7_[1]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340_reg_n_7_[2]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340_reg_n_7_[3]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340_reg_n_7_[4]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340_reg_n_7_[5]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340_reg_n_7_[6]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340_reg_n_7_[7]\ : STD_LOGIC;
  signal \right_curr_V_1_reg_340_reg_n_7_[8]\ : STD_LOGIC;
  signal right_curr_V_reg_608 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal right_next_V_1_reg_695 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal right_next_V_reg_613 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_fu_452_p3 : STD_LOGIC;
  signal \tmp_reg_643[0]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_reg_643_reg_n_7_[0]\ : STD_LOGIC;
  signal zext_ln13_reg_543 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal \^zext_ln13_reg_543_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \zext_ln544_7_reg_655_reg_n_7_[0]\ : STD_LOGIC;
  signal \zext_ln544_7_reg_655_reg_n_7_[1]\ : STD_LOGIC;
  signal \zext_ln544_7_reg_655_reg_n_7_[2]\ : STD_LOGIC;
  signal \zext_ln544_7_reg_655_reg_n_7_[3]\ : STD_LOGIC;
  signal \zext_ln544_7_reg_655_reg_n_7_[4]\ : STD_LOGIC;
  signal \zext_ln544_7_reg_655_reg_n_7_[5]\ : STD_LOGIC;
  signal \NLW_child_depth_curr_V_1_reg_665_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_child_depth_curr_V_1_reg_665_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_child_depth_curr_V_1_reg_665_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_child_depth_curr_V_1_reg_665_reg[5]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_op2_assign_reg_360_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \child_depth_curr_V_1_reg_665[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \child_depth_curr_V_1_reg_665[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \child_depth_curr_V_1_reg_665[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \child_depth_curr_V_1_reg_665[5]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_282[6]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \i_reg_558[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \i_reg_558[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \i_reg_558[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \i_reg_558[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \i_reg_558[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \i_reg_558[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \i_reg_558[8]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \i_reg_558[9]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \i_reg_558[9]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__11\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ram_reg_i_36__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ram_reg_i_37__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ram_reg_i_40__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ram_reg_i_42__3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ram_reg_i_43__2\ : label is "soft_lutpair61";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  compute_bit_length_U0_extLd_loc_read <= \^compute_bit_length_u0_extld_loc_read\;
  compute_bit_length_U0_right_V_address0(7 downto 0) <= \^compute_bit_length_u0_right_v_address0\(7 downto 0);
  \op2_assign_reg_360_reg[7]_0\(7 downto 0) <= \^op2_assign_reg_360_reg[7]_0\(7 downto 0);
  \zext_ln13_reg_543_reg[2]_0\(2 downto 0) <= \^zext_ln13_reg_543_reg[2]_0\(2 downto 0);
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => \^q\(5),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => \^compute_bit_length_u0_extld_loc_read\,
      I1 => internal_length_hist_U_n_7,
      I2 => \ap_CS_fsm[1]_i_2__2_n_7\,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state2,
      I5 => \^q\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^q\(3),
      I2 => ap_CS_fsm_state8,
      I3 => \^q\(5),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \ap_CS_fsm[1]_i_2__2_n_7\
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => internal_length_hist_U_n_7,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state8,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => tmp_fu_452_p3,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(1),
      Q => \^q\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(2),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^q\(3),
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^q\(4),
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(4),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^q\(5),
      R => SS(0)
    );
\ap_done_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => compute_bit_length_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => \^ap_done_reg\,
      I3 => \^q\(5),
      O => \ap_done_reg_i_1__5_n_7\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__5_n_7\,
      Q => \^ap_done_reg\,
      R => '0'
    );
child_depth_V_U: entity work.design_1_huffman_encoding_0_1_compute_bit_lengtjbC
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      D(1) => D(6),
      D(0) => D(3),
      DIADI(3 downto 0) => length_V_fu_460_p2(5 downto 2),
      DOADO(3 downto 0) => DOADO(3 downto 0),
      E(0) => ap_NS_fsm(6),
      Q(4) => ap_CS_fsm_state8,
      Q(3 downto 0) => \^q\(4 downto 1),
      \ap_CS_fsm_reg[7]\(5) => child_depth_V_U_n_10,
      \ap_CS_fsm_reg[7]\(4) => child_depth_V_U_n_11,
      \ap_CS_fsm_reg[7]\(3) => child_depth_V_U_n_12,
      \ap_CS_fsm_reg[7]\(2) => child_depth_V_U_n_13,
      \ap_CS_fsm_reg[7]\(1) => child_depth_V_U_n_14,
      \ap_CS_fsm_reg[7]\(0) => child_depth_V_U_n_15,
      \ap_CS_fsm_reg[7]_0\(5) => child_depth_V_U_n_16,
      \ap_CS_fsm_reg[7]_0\(4) => child_depth_V_U_n_17,
      \ap_CS_fsm_reg[7]_0\(3) => child_depth_V_U_n_18,
      \ap_CS_fsm_reg[7]_0\(2) => child_depth_V_U_n_19,
      \ap_CS_fsm_reg[7]_0\(1) => child_depth_V_U_n_20,
      \ap_CS_fsm_reg[7]_0\(0) => child_depth_V_U_n_21,
      ap_clk => ap_clk,
      \p_0106_0_i_i_reg_351_reg[1]\(1 downto 0) => length_V_fu_460_p2(1 downto 0),
      \p_0106_0_i_i_reg_351_reg[5]\(5 downto 0) => child_depth_curr_V_1_reg_665(5 downto 0),
      \p_097_0_i_i_reg_293_reg[5]\ => \tmp_reg_643_reg_n_7_[0]\,
      prev_tptr => prev_tptr,
      ram_reg(6 downto 2) => zext_ln13_reg_543(7 downto 3),
      ram_reg(1 downto 0) => \^zext_ln13_reg_543_reg[2]_0\(2 downto 1),
      ram_reg_0(3 downto 0) => ram_reg_1(3 downto 0),
      ram_reg_1(1 downto 0) => p_0106_0_i_i_reg_351(1 downto 0),
      tmp_fu_452_p3 => tmp_fu_452_p3
    );
\child_depth_curr_V_1_reg_665[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => p_0106_0_i_i_reg_351(0),
      I1 => \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8\,
      I2 => p_097_0_i_i_reg_293(0),
      O => child_depth_curr_V_1_fu_499_p3(0)
    );
\child_depth_curr_V_1_reg_665[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => p_0106_0_i_i_reg_351(1),
      I1 => p_0106_0_i_i_reg_351(0),
      I2 => \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8\,
      I3 => p_097_0_i_i_reg_293(1),
      O => child_depth_curr_V_1_fu_499_p3(1)
    );
\child_depth_curr_V_1_reg_665[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => p_0106_0_i_i_reg_351(0),
      I1 => p_0106_0_i_i_reg_351(1),
      I2 => p_0106_0_i_i_reg_351(2),
      I3 => \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8\,
      I4 => p_097_0_i_i_reg_293(2),
      O => child_depth_curr_V_1_fu_499_p3(2)
    );
\child_depth_curr_V_1_reg_665[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => p_0106_0_i_i_reg_351(3),
      I1 => p_0106_0_i_i_reg_351(1),
      I2 => p_0106_0_i_i_reg_351(0),
      I3 => p_0106_0_i_i_reg_351(2),
      I4 => \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8\,
      I5 => p_097_0_i_i_reg_293(3),
      O => child_depth_curr_V_1_fu_499_p3(3)
    );
\child_depth_curr_V_1_reg_665[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => length_V_fu_460_p2(4),
      I1 => \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8\,
      I2 => p_097_0_i_i_reg_293(4),
      O => child_depth_curr_V_1_fu_499_p3(4)
    );
\child_depth_curr_V_1_reg_665[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => length_V_fu_460_p2(5),
      I1 => \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8\,
      I2 => p_097_0_i_i_reg_293(5),
      O => child_depth_curr_V_1_fu_499_p3(5)
    );
\child_depth_curr_V_1_reg_665[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => op2_assign_reg_360_reg(17),
      I1 => op2_assign_reg_360_reg(16),
      I2 => op2_assign_reg_360_reg(15),
      O => \child_depth_curr_V_1_reg_665[5]_i_10_n_7\
    );
\child_depth_curr_V_1_reg_665[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => op2_assign_reg_360_reg(14),
      I1 => op2_assign_reg_360_reg(13),
      I2 => op2_assign_reg_360_reg(12),
      O => \child_depth_curr_V_1_reg_665[5]_i_11_n_7\
    );
\child_depth_curr_V_1_reg_665[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => op2_assign_reg_360_reg(11),
      I1 => op2_assign_reg_360_reg(10),
      I2 => op2_assign_reg_360_reg(9),
      O => \child_depth_curr_V_1_reg_665[5]_i_12_n_7\
    );
\child_depth_curr_V_1_reg_665[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0104_0_i_i_reg_302(6),
      I1 => \^op2_assign_reg_360_reg[7]_0\(6),
      I2 => p_0104_0_i_i_reg_302(7),
      I3 => \^op2_assign_reg_360_reg[7]_0\(7),
      I4 => op2_assign_reg_360_reg(8),
      I5 => p_0104_0_i_i_reg_302(8),
      O => \child_depth_curr_V_1_reg_665[5]_i_13_n_7\
    );
\child_depth_curr_V_1_reg_665[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0104_0_i_i_reg_302(3),
      I1 => \^op2_assign_reg_360_reg[7]_0\(3),
      I2 => p_0104_0_i_i_reg_302(4),
      I3 => \^op2_assign_reg_360_reg[7]_0\(4),
      I4 => \^op2_assign_reg_360_reg[7]_0\(5),
      I5 => p_0104_0_i_i_reg_302(5),
      O => \child_depth_curr_V_1_reg_665[5]_i_14_n_7\
    );
\child_depth_curr_V_1_reg_665[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400008421000021"
    )
        port map (
      I0 => p_0104_0_i_i_reg_302(1),
      I1 => \^op2_assign_reg_360_reg[7]_0\(2),
      I2 => \^op2_assign_reg_360_reg[7]_0\(1),
      I3 => \^op2_assign_reg_360_reg[7]_0\(0),
      I4 => p_0104_0_i_i_reg_302(0),
      I5 => p_0104_0_i_i_reg_302(2),
      O => \child_depth_curr_V_1_reg_665[5]_i_15_n_7\
    );
\child_depth_curr_V_1_reg_665[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_452_p3,
      I1 => op2_assign_reg_360_reg(30),
      O => \child_depth_curr_V_1_reg_665[5]_i_4_n_7\
    );
\child_depth_curr_V_1_reg_665[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => op2_assign_reg_360_reg(29),
      I1 => op2_assign_reg_360_reg(28),
      I2 => op2_assign_reg_360_reg(27),
      O => \child_depth_curr_V_1_reg_665[5]_i_5_n_7\
    );
\child_depth_curr_V_1_reg_665[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => op2_assign_reg_360_reg(26),
      I1 => op2_assign_reg_360_reg(25),
      I2 => op2_assign_reg_360_reg(24),
      O => \child_depth_curr_V_1_reg_665[5]_i_6_n_7\
    );
\child_depth_curr_V_1_reg_665[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => op2_assign_reg_360_reg(23),
      I1 => op2_assign_reg_360_reg(22),
      I2 => op2_assign_reg_360_reg(21),
      O => \child_depth_curr_V_1_reg_665[5]_i_8_n_7\
    );
\child_depth_curr_V_1_reg_665[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => op2_assign_reg_360_reg(20),
      I1 => op2_assign_reg_360_reg(19),
      I2 => op2_assign_reg_360_reg(18),
      O => \child_depth_curr_V_1_reg_665[5]_i_9_n_7\
    );
\child_depth_curr_V_1_reg_665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => child_depth_curr_V_1_fu_499_p3(0),
      Q => child_depth_curr_V_1_reg_665(0),
      R => '0'
    );
\child_depth_curr_V_1_reg_665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => child_depth_curr_V_1_fu_499_p3(1),
      Q => child_depth_curr_V_1_reg_665(1),
      R => '0'
    );
\child_depth_curr_V_1_reg_665_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => child_depth_curr_V_1_fu_499_p3(2),
      Q => child_depth_curr_V_1_reg_665(2),
      R => '0'
    );
\child_depth_curr_V_1_reg_665_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => child_depth_curr_V_1_fu_499_p3(3),
      Q => child_depth_curr_V_1_reg_665(3),
      R => '0'
    );
\child_depth_curr_V_1_reg_665_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => child_depth_curr_V_1_fu_499_p3(4),
      Q => child_depth_curr_V_1_reg_665(4),
      R => '0'
    );
\child_depth_curr_V_1_reg_665_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => child_depth_curr_V_1_fu_499_p3(5),
      Q => child_depth_curr_V_1_reg_665(5),
      R => '0'
    );
\child_depth_curr_V_1_reg_665_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_7\,
      CO(3) => \NLW_child_depth_curr_V_1_reg_665_reg[5]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_8\,
      CO(1) => \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_9\,
      CO(0) => \child_depth_curr_V_1_reg_665_reg[5]_i_2_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_child_depth_curr_V_1_reg_665_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \child_depth_curr_V_1_reg_665[5]_i_4_n_7\,
      S(1) => \child_depth_curr_V_1_reg_665[5]_i_5_n_7\,
      S(0) => \child_depth_curr_V_1_reg_665[5]_i_6_n_7\
    );
\child_depth_curr_V_1_reg_665_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_7\,
      CO(3) => \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_7\,
      CO(2) => \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_8\,
      CO(1) => \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_9\,
      CO(0) => \child_depth_curr_V_1_reg_665_reg[5]_i_3_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_child_depth_curr_V_1_reg_665_reg[5]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \child_depth_curr_V_1_reg_665[5]_i_8_n_7\,
      S(2) => \child_depth_curr_V_1_reg_665[5]_i_9_n_7\,
      S(1) => \child_depth_curr_V_1_reg_665[5]_i_10_n_7\,
      S(0) => \child_depth_curr_V_1_reg_665[5]_i_11_n_7\
    );
\child_depth_curr_V_1_reg_665_reg[5]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_7\,
      CO(2) => \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_8\,
      CO(1) => \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_9\,
      CO(0) => \child_depth_curr_V_1_reg_665_reg[5]_i_7_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_child_depth_curr_V_1_reg_665_reg[5]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \child_depth_curr_V_1_reg_665[5]_i_12_n_7\,
      S(2) => \child_depth_curr_V_1_reg_665[5]_i_13_n_7\,
      S(1) => \child_depth_curr_V_1_reg_665[5]_i_14_n_7\,
      S(0) => \child_depth_curr_V_1_reg_665[5]_i_15_n_7\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^ap_done_reg\,
      I2 => compute_bit_length_U0_ap_continue,
      I3 => truncate_tree_U0_ap_ready,
      I4 => truncate_tree_U0_ap_start,
      O => full_n
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F1F1F"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^ap_done_reg\,
      I2 => compute_bit_length_U0_ap_continue,
      I3 => truncate_tree_U0_ap_ready,
      I4 => truncate_tree_U0_ap_start,
      O => \ap_CS_fsm_reg[8]_0\
    );
\i_0_i_i_reg_282[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(0),
      O => i_5_fu_393_p2(0)
    );
\i_0_i_i_reg_282[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(0),
      I1 => i_0_i_i_reg_282_reg(1),
      O => i_5_fu_393_p2(1)
    );
\i_0_i_i_reg_282[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(0),
      I1 => i_0_i_i_reg_282_reg(1),
      I2 => i_0_i_i_reg_282_reg(2),
      O => i_5_fu_393_p2(2)
    );
\i_0_i_i_reg_282[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(2),
      I1 => i_0_i_i_reg_282_reg(1),
      I2 => i_0_i_i_reg_282_reg(0),
      I3 => i_0_i_i_reg_282_reg(3),
      O => i_5_fu_393_p2(3)
    );
\i_0_i_i_reg_282[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(3),
      I1 => i_0_i_i_reg_282_reg(0),
      I2 => i_0_i_i_reg_282_reg(1),
      I3 => i_0_i_i_reg_282_reg(2),
      I4 => i_0_i_i_reg_282_reg(4),
      O => i_5_fu_393_p2(4)
    );
\i_0_i_i_reg_282[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(4),
      I1 => i_0_i_i_reg_282_reg(2),
      I2 => i_0_i_i_reg_282_reg(1),
      I3 => i_0_i_i_reg_282_reg(0),
      I4 => i_0_i_i_reg_282_reg(3),
      I5 => i_0_i_i_reg_282_reg(5),
      O => i_5_fu_393_p2(5)
    );
\i_0_i_i_reg_282[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_length_hist_U_n_7,
      I1 => ap_CS_fsm_state2,
      O => \i_0_i_i_reg_282[6]_i_1_n_7\
    );
\i_0_i_i_reg_282[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(5),
      I1 => \i_0_i_i_reg_282[6]_i_3_n_7\,
      I2 => \i_0_i_i_reg_282_reg__0\(6),
      O => i_5_fu_393_p2(6)
    );
\i_0_i_i_reg_282[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => i_0_i_i_reg_282_reg(3),
      I1 => i_0_i_i_reg_282_reg(0),
      I2 => i_0_i_i_reg_282_reg(1),
      I3 => i_0_i_i_reg_282_reg(2),
      I4 => i_0_i_i_reg_282_reg(4),
      O => \i_0_i_i_reg_282[6]_i_3_n_7\
    );
\i_0_i_i_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_282[6]_i_1_n_7\,
      D => i_5_fu_393_p2(0),
      Q => i_0_i_i_reg_282_reg(0),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_282[6]_i_1_n_7\,
      D => i_5_fu_393_p2(1),
      Q => i_0_i_i_reg_282_reg(1),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_282[6]_i_1_n_7\,
      D => i_5_fu_393_p2(2),
      Q => i_0_i_i_reg_282_reg(2),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_282[6]_i_1_n_7\,
      D => i_5_fu_393_p2(3),
      Q => i_0_i_i_reg_282_reg(3),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_282[6]_i_1_n_7\,
      D => i_5_fu_393_p2(4),
      Q => i_0_i_i_reg_282_reg(4),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_282[6]_i_1_n_7\,
      D => i_5_fu_393_p2(5),
      Q => i_0_i_i_reg_282_reg(5),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_0_i_i_reg_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \i_0_i_i_reg_282[6]_i_1_n_7\,
      D => i_5_fu_393_p2(6),
      Q => \i_0_i_i_reg_282_reg__0\(6),
      R => \^compute_bit_length_u0_extld_loc_read\
    );
\i_reg_558[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(0),
      O => \i_reg_558[0]_i_1_n_7\
    );
\i_reg_558[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(0),
      O => \i_reg_558[1]_i_1_n_7\
    );
\i_reg_558[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      O => \i_reg_558[2]_i_1_n_7\
    );
\i_reg_558[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A999"
    )
        port map (
      I0 => zext_ln13_reg_543(3),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(1),
      O => \i_reg_558[3]_i_1_n_7\
    );
\i_reg_558[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0111"
    )
        port map (
      I0 => zext_ln13_reg_543(3),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I4 => zext_ln13_reg_543(4),
      O => \i_reg_558[4]_i_1_n_7\
    );
\i_reg_558[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA9A9A9"
    )
        port map (
      I0 => zext_ln13_reg_543(5),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I4 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I5 => zext_ln13_reg_543(4),
      O => \i_reg_558[5]_i_1_n_7\
    );
\i_reg_558[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \i_reg_558[9]_i_2_n_7\,
      I1 => zext_ln13_reg_543(6),
      I2 => zext_ln13_reg_543(5),
      O => \i_reg_558[6]_i_1_n_7\
    );
\i_reg_558[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => zext_ln13_reg_543(7),
      I1 => zext_ln13_reg_543(5),
      I2 => zext_ln13_reg_543(6),
      I3 => \i_reg_558[9]_i_2_n_7\,
      O => \i_reg_558[7]_i_1_n_7\
    );
\i_reg_558[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => zext_ln13_reg_543(7),
      I1 => zext_ln13_reg_543(5),
      I2 => zext_ln13_reg_543(6),
      I3 => \i_reg_558[9]_i_2_n_7\,
      I4 => zext_ln13_reg_543(8),
      O => \i_reg_558[8]_i_1_n_7\
    );
\i_reg_558[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => zext_ln13_reg_543(7),
      I1 => zext_ln13_reg_543(5),
      I2 => zext_ln13_reg_543(6),
      I3 => \i_reg_558[9]_i_2_n_7\,
      I4 => zext_ln13_reg_543(8),
      O => \i_reg_558[9]_i_1_n_7\
    );
\i_reg_558[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => zext_ln13_reg_543(3),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I4 => zext_ln13_reg_543(4),
      O => \i_reg_558[9]_i_2_n_7\
    );
\i_reg_558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \i_reg_558[0]_i_1_n_7\,
      Q => i_reg_558(0),
      R => '0'
    );
\i_reg_558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \i_reg_558[1]_i_1_n_7\,
      Q => i_reg_558(1),
      R => '0'
    );
\i_reg_558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \i_reg_558[2]_i_1_n_7\,
      Q => i_reg_558(2),
      R => '0'
    );
\i_reg_558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \i_reg_558[3]_i_1_n_7\,
      Q => i_reg_558(3),
      R => '0'
    );
\i_reg_558_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \i_reg_558[4]_i_1_n_7\,
      Q => i_reg_558(4),
      R => '0'
    );
\i_reg_558_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \i_reg_558[5]_i_1_n_7\,
      Q => i_reg_558(5),
      R => '0'
    );
\i_reg_558_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \i_reg_558[6]_i_1_n_7\,
      Q => i_reg_558(6),
      R => '0'
    );
\i_reg_558_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \i_reg_558[7]_i_1_n_7\,
      Q => i_reg_558(7),
      R => '0'
    );
\i_reg_558_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \i_reg_558[8]_i_1_n_7\,
      Q => i_reg_558(8),
      R => '0'
    );
\i_reg_558_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \i_reg_558[9]_i_1_n_7\,
      Q => i_reg_558(9),
      R => '0'
    );
\icmp_ln883_1_reg_651[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \icmp_ln883_1_reg_651[0]_i_2_n_7\,
      I1 => p_07_0_i_i_reg_331(0),
      I2 => p_07_0_i_i_reg_331(1),
      I3 => p_07_0_i_i_reg_331(2),
      O => icmp_ln883_1_fu_478_p2
    );
\icmp_ln883_1_reg_651[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_07_0_i_i_reg_331(3),
      I1 => p_07_0_i_i_reg_331(4),
      I2 => p_07_0_i_i_reg_331(5),
      I3 => p_07_0_i_i_reg_331(6),
      I4 => p_07_0_i_i_reg_331(8),
      I5 => p_07_0_i_i_reg_331(7),
      O => \icmp_ln883_1_reg_651[0]_i_2_n_7\
    );
\icmp_ln883_1_reg_651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => icmp_ln883_1_fu_478_p2,
      Q => icmp_ln883_1_reg_651,
      R => '0'
    );
\icmp_ln883_reg_647[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \icmp_ln883_reg_647[0]_i_2_n_7\,
      I1 => p_09_0_i_i_reg_311(0),
      I2 => p_09_0_i_i_reg_311(1),
      I3 => p_09_0_i_i_reg_311(2),
      O => icmp_ln883_fu_472_p2
    );
\icmp_ln883_reg_647[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_09_0_i_i_reg_311(3),
      I1 => p_09_0_i_i_reg_311(4),
      I2 => p_09_0_i_i_reg_311(5),
      I3 => p_09_0_i_i_reg_311(6),
      I4 => p_09_0_i_i_reg_311(8),
      I5 => p_09_0_i_i_reg_311(7),
      O => \icmp_ln883_reg_647[0]_i_2_n_7\
    );
\icmp_ln883_reg_647_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => icmp_ln883_fu_472_p2,
      Q => icmp_ln883_reg_647,
      R => '0'
    );
internal_length_hist_U: entity work.design_1_huffman_encoding_0_1_compute_bit_lengtkbM
     port map (
      DIADI(3 downto 0) => length_V_fu_460_p2(5 downto 2),
      Q(6) => \i_0_i_i_reg_282_reg__0\(6),
      Q(5 downto 0) => i_0_i_i_reg_282_reg(5 downto 0),
      ap_clk => ap_clk,
      \i_0_i_i_reg_282_reg[2]\ => internal_length_hist_U_n_7,
      icmp_ln883_1_reg_651 => icmp_ln883_1_reg_651,
      icmp_ln883_reg_647 => icmp_ln883_reg_647,
      length_histogram_V_d0(8 downto 0) => length_histogram_V_d0(8 downto 0),
      p_0_in => compute_bit_length_U0_length_histogram_V_we0,
      \q0_reg[0]\(2 downto 1) => \^q\(4 downto 3),
      \q0_reg[0]\(0) => ap_CS_fsm_state2,
      \q0_reg[0]_0\ => \zext_ln544_7_reg_655_reg_n_7_[0]\,
      \q0_reg[0]_1\ => \zext_ln544_7_reg_655_reg_n_7_[1]\,
      \q0_reg[0]_2\ => \zext_ln544_7_reg_655_reg_n_7_[2]\,
      \q0_reg[0]_3\ => \zext_ln544_7_reg_655_reg_n_7_[3]\,
      \q0_reg[0]_4\ => \zext_ln544_7_reg_655_reg_n_7_[4]\,
      \q0_reg[0]_5\ => \zext_ln544_7_reg_655_reg_n_7_[5]\,
      ram_reg(5 downto 0) => p_0106_0_i_i_reg_351(5 downto 0),
      ram_reg_0 => \phi_ln700_i_i_reg_370_reg_n_7_[0]\,
      ram_reg_1 => \phi_ln700_i_i_reg_370_reg_n_7_[1]\,
      ram_reg_2 => \tmp_reg_643_reg_n_7_[0]\
    );
\iptr[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^ap_done_reg\,
      I2 => compute_bit_length_U0_ap_continue,
      I3 => \iptr_reg[0]_5\(0),
      O => \ap_CS_fsm_reg[8]_1\
    );
\left_curr_V_1_reg_320[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_next_V_1_reg_690(0),
      I3 => left_next_V_reg_603(0),
      O => \left_curr_V_1_reg_320[0]_i_1_n_7\
    );
\left_curr_V_1_reg_320[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_next_V_1_reg_690(1),
      I3 => left_next_V_reg_603(1),
      O => \left_curr_V_1_reg_320[1]_i_1_n_7\
    );
\left_curr_V_1_reg_320[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_next_V_1_reg_690(2),
      I3 => left_next_V_reg_603(2),
      O => \left_curr_V_1_reg_320[2]_i_1_n_7\
    );
\left_curr_V_1_reg_320[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_next_V_1_reg_690(3),
      I3 => left_next_V_reg_603(3),
      O => \left_curr_V_1_reg_320[3]_i_1_n_7\
    );
\left_curr_V_1_reg_320[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_next_V_1_reg_690(4),
      I3 => left_next_V_reg_603(4),
      O => \left_curr_V_1_reg_320[4]_i_1_n_7\
    );
\left_curr_V_1_reg_320[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_next_V_1_reg_690(5),
      I3 => left_next_V_reg_603(5),
      O => \left_curr_V_1_reg_320[5]_i_1_n_7\
    );
\left_curr_V_1_reg_320[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_next_V_1_reg_690(6),
      I3 => left_next_V_reg_603(6),
      O => \left_curr_V_1_reg_320[6]_i_1_n_7\
    );
\left_curr_V_1_reg_320[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_next_V_1_reg_690(7),
      I3 => left_next_V_reg_603(7),
      O => \left_curr_V_1_reg_320[7]_i_1_n_7\
    );
\left_curr_V_1_reg_320[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_next_V_1_reg_690(8),
      I3 => left_next_V_reg_603(8),
      O => \left_curr_V_1_reg_320[8]_i_1_n_7\
    );
\left_curr_V_1_reg_320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \left_curr_V_1_reg_320[0]_i_1_n_7\,
      Q => left_curr_V_1_reg_320(0),
      R => '0'
    );
\left_curr_V_1_reg_320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \left_curr_V_1_reg_320[1]_i_1_n_7\,
      Q => left_curr_V_1_reg_320(1),
      R => '0'
    );
\left_curr_V_1_reg_320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \left_curr_V_1_reg_320[2]_i_1_n_7\,
      Q => left_curr_V_1_reg_320(2),
      R => '0'
    );
\left_curr_V_1_reg_320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \left_curr_V_1_reg_320[3]_i_1_n_7\,
      Q => left_curr_V_1_reg_320(3),
      R => '0'
    );
\left_curr_V_1_reg_320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \left_curr_V_1_reg_320[4]_i_1_n_7\,
      Q => left_curr_V_1_reg_320(4),
      R => '0'
    );
\left_curr_V_1_reg_320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \left_curr_V_1_reg_320[5]_i_1_n_7\,
      Q => left_curr_V_1_reg_320(5),
      R => '0'
    );
\left_curr_V_1_reg_320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \left_curr_V_1_reg_320[6]_i_1_n_7\,
      Q => left_curr_V_1_reg_320(6),
      R => '0'
    );
\left_curr_V_1_reg_320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \left_curr_V_1_reg_320[7]_i_1_n_7\,
      Q => left_curr_V_1_reg_320(7),
      R => '0'
    );
\left_curr_V_1_reg_320_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \left_curr_V_1_reg_320[8]_i_1_n_7\,
      Q => left_curr_V_1_reg_320(8),
      R => '0'
    );
\left_curr_V_reg_598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_curr_V_reg_598_reg[8]_0\(0),
      Q => left_curr_V_reg_598(0),
      R => '0'
    );
\left_curr_V_reg_598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_curr_V_reg_598_reg[8]_0\(1),
      Q => left_curr_V_reg_598(1),
      R => '0'
    );
\left_curr_V_reg_598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_curr_V_reg_598_reg[8]_0\(2),
      Q => left_curr_V_reg_598(2),
      R => '0'
    );
\left_curr_V_reg_598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_curr_V_reg_598_reg[8]_0\(3),
      Q => left_curr_V_reg_598(3),
      R => '0'
    );
\left_curr_V_reg_598_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_curr_V_reg_598_reg[8]_0\(4),
      Q => left_curr_V_reg_598(4),
      R => '0'
    );
\left_curr_V_reg_598_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_curr_V_reg_598_reg[8]_0\(5),
      Q => left_curr_V_reg_598(5),
      R => '0'
    );
\left_curr_V_reg_598_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_curr_V_reg_598_reg[8]_0\(6),
      Q => left_curr_V_reg_598(6),
      R => '0'
    );
\left_curr_V_reg_598_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_curr_V_reg_598_reg[8]_0\(7),
      Q => left_curr_V_reg_598(7),
      R => '0'
    );
\left_curr_V_reg_598_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_curr_V_reg_598_reg[8]_0\(8),
      Q => left_curr_V_reg_598(8),
      R => '0'
    );
\left_next_V_1_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \left_curr_V_reg_598_reg[8]_0\(0),
      Q => left_next_V_1_reg_690(0),
      R => '0'
    );
\left_next_V_1_reg_690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \left_curr_V_reg_598_reg[8]_0\(1),
      Q => left_next_V_1_reg_690(1),
      R => '0'
    );
\left_next_V_1_reg_690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \left_curr_V_reg_598_reg[8]_0\(2),
      Q => left_next_V_1_reg_690(2),
      R => '0'
    );
\left_next_V_1_reg_690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \left_curr_V_reg_598_reg[8]_0\(3),
      Q => left_next_V_1_reg_690(3),
      R => '0'
    );
\left_next_V_1_reg_690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \left_curr_V_reg_598_reg[8]_0\(4),
      Q => left_next_V_1_reg_690(4),
      R => '0'
    );
\left_next_V_1_reg_690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \left_curr_V_reg_598_reg[8]_0\(5),
      Q => left_next_V_1_reg_690(5),
      R => '0'
    );
\left_next_V_1_reg_690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \left_curr_V_reg_598_reg[8]_0\(6),
      Q => left_next_V_1_reg_690(6),
      R => '0'
    );
\left_next_V_1_reg_690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \left_curr_V_reg_598_reg[8]_0\(7),
      Q => left_next_V_1_reg_690(7),
      R => '0'
    );
\left_next_V_1_reg_690_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \left_curr_V_reg_598_reg[8]_0\(8),
      Q => left_next_V_1_reg_690(8),
      R => '0'
    );
\left_next_V_reg_603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_next_V_reg_603_reg[8]_0\(0),
      Q => left_next_V_reg_603(0),
      R => '0'
    );
\left_next_V_reg_603_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_next_V_reg_603_reg[8]_0\(1),
      Q => left_next_V_reg_603(1),
      R => '0'
    );
\left_next_V_reg_603_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_next_V_reg_603_reg[8]_0\(2),
      Q => left_next_V_reg_603(2),
      R => '0'
    );
\left_next_V_reg_603_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_next_V_reg_603_reg[8]_0\(3),
      Q => left_next_V_reg_603(3),
      R => '0'
    );
\left_next_V_reg_603_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_next_V_reg_603_reg[8]_0\(4),
      Q => left_next_V_reg_603(4),
      R => '0'
    );
\left_next_V_reg_603_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_next_V_reg_603_reg[8]_0\(5),
      Q => left_next_V_reg_603(5),
      R => '0'
    );
\left_next_V_reg_603_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_next_V_reg_603_reg[8]_0\(6),
      Q => left_next_V_reg_603(6),
      R => '0'
    );
\left_next_V_reg_603_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_next_V_reg_603_reg[8]_0\(7),
      Q => left_next_V_reg_603(7),
      R => '0'
    );
\left_next_V_reg_603_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \left_next_V_reg_603_reg[8]_0\(8),
      Q => left_next_V_reg_603(8),
      R => '0'
    );
\op2_assign_reg_360[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[0]_i_2_n_7\
    );
\op2_assign_reg_360[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[0]_i_3_n_7\
    );
\op2_assign_reg_360[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[0]_i_4_n_7\
    );
\op2_assign_reg_360[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[0]_i_5_n_7\
    );
\op2_assign_reg_360[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(3),
      I3 => \^op2_assign_reg_360_reg[7]_0\(3),
      O => \op2_assign_reg_360[0]_i_6_n_7\
    );
\op2_assign_reg_360[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(2),
      I3 => \^op2_assign_reg_360_reg[7]_0\(2),
      O => \op2_assign_reg_360[0]_i_7_n_7\
    );
\op2_assign_reg_360[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(1),
      I3 => \^op2_assign_reg_360_reg[7]_0\(1),
      O => \op2_assign_reg_360[0]_i_8_n_7\
    );
\op2_assign_reg_360[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(0),
      I3 => \^op2_assign_reg_360_reg[7]_0\(0),
      O => \op2_assign_reg_360[0]_i_9_n_7\
    );
\op2_assign_reg_360[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[12]_i_2_n_7\
    );
\op2_assign_reg_360[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[12]_i_3_n_7\
    );
\op2_assign_reg_360[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[12]_i_4_n_7\
    );
\op2_assign_reg_360[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[12]_i_5_n_7\
    );
\op2_assign_reg_360[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(15),
      O => \op2_assign_reg_360[12]_i_6_n_7\
    );
\op2_assign_reg_360[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(14),
      O => \op2_assign_reg_360[12]_i_7_n_7\
    );
\op2_assign_reg_360[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(13),
      O => \op2_assign_reg_360[12]_i_8_n_7\
    );
\op2_assign_reg_360[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(12),
      O => \op2_assign_reg_360[12]_i_9_n_7\
    );
\op2_assign_reg_360[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[16]_i_2_n_7\
    );
\op2_assign_reg_360[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[16]_i_3_n_7\
    );
\op2_assign_reg_360[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[16]_i_4_n_7\
    );
\op2_assign_reg_360[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[16]_i_5_n_7\
    );
\op2_assign_reg_360[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(19),
      O => \op2_assign_reg_360[16]_i_6_n_7\
    );
\op2_assign_reg_360[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(18),
      O => \op2_assign_reg_360[16]_i_7_n_7\
    );
\op2_assign_reg_360[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(17),
      O => \op2_assign_reg_360[16]_i_8_n_7\
    );
\op2_assign_reg_360[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(16),
      O => \op2_assign_reg_360[16]_i_9_n_7\
    );
\op2_assign_reg_360[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[20]_i_2_n_7\
    );
\op2_assign_reg_360[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[20]_i_3_n_7\
    );
\op2_assign_reg_360[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[20]_i_4_n_7\
    );
\op2_assign_reg_360[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[20]_i_5_n_7\
    );
\op2_assign_reg_360[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(23),
      O => \op2_assign_reg_360[20]_i_6_n_7\
    );
\op2_assign_reg_360[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(22),
      O => \op2_assign_reg_360[20]_i_7_n_7\
    );
\op2_assign_reg_360[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(21),
      O => \op2_assign_reg_360[20]_i_8_n_7\
    );
\op2_assign_reg_360[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(20),
      O => \op2_assign_reg_360[20]_i_9_n_7\
    );
\op2_assign_reg_360[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[24]_i_2_n_7\
    );
\op2_assign_reg_360[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[24]_i_3_n_7\
    );
\op2_assign_reg_360[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[24]_i_4_n_7\
    );
\op2_assign_reg_360[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[24]_i_5_n_7\
    );
\op2_assign_reg_360[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(27),
      O => \op2_assign_reg_360[24]_i_6_n_7\
    );
\op2_assign_reg_360[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(26),
      O => \op2_assign_reg_360[24]_i_7_n_7\
    );
\op2_assign_reg_360[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(25),
      O => \op2_assign_reg_360[24]_i_8_n_7\
    );
\op2_assign_reg_360[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(24),
      O => \op2_assign_reg_360[24]_i_9_n_7\
    );
\op2_assign_reg_360[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[28]_i_2_n_7\
    );
\op2_assign_reg_360[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[28]_i_3_n_7\
    );
\op2_assign_reg_360[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[28]_i_4_n_7\
    );
\op2_assign_reg_360[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF02"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => tmp_fu_452_p3,
      I3 => i_reg_558(9),
      O => \op2_assign_reg_360[28]_i_5_n_7\
    );
\op2_assign_reg_360[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(30),
      O => \op2_assign_reg_360[28]_i_6_n_7\
    );
\op2_assign_reg_360[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(29),
      O => \op2_assign_reg_360[28]_i_7_n_7\
    );
\op2_assign_reg_360[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(28),
      O => \op2_assign_reg_360[28]_i_8_n_7\
    );
\op2_assign_reg_360[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[4]_i_2_n_7\
    );
\op2_assign_reg_360[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[4]_i_3_n_7\
    );
\op2_assign_reg_360[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[4]_i_4_n_7\
    );
\op2_assign_reg_360[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[4]_i_5_n_7\
    );
\op2_assign_reg_360[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(7),
      I3 => \^op2_assign_reg_360_reg[7]_0\(7),
      O => \op2_assign_reg_360[4]_i_6_n_7\
    );
\op2_assign_reg_360[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(6),
      I3 => \^op2_assign_reg_360_reg[7]_0\(6),
      O => \op2_assign_reg_360[4]_i_7_n_7\
    );
\op2_assign_reg_360[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(5),
      I3 => \^op2_assign_reg_360_reg[7]_0\(5),
      O => \op2_assign_reg_360[4]_i_8_n_7\
    );
\op2_assign_reg_360[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(4),
      I3 => \^op2_assign_reg_360_reg[7]_0\(4),
      O => \op2_assign_reg_360[4]_i_9_n_7\
    );
\op2_assign_reg_360[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[8]_i_2_n_7\
    );
\op2_assign_reg_360[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[8]_i_3_n_7\
    );
\op2_assign_reg_360[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[8]_i_4_n_7\
    );
\op2_assign_reg_360[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => \op2_assign_reg_360[8]_i_5_n_7\
    );
\op2_assign_reg_360[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(11),
      O => \op2_assign_reg_360[8]_i_6_n_7\
    );
\op2_assign_reg_360[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(10),
      O => \op2_assign_reg_360[8]_i_7_n_7\
    );
\op2_assign_reg_360[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(9),
      I3 => op2_assign_reg_360_reg(9),
      O => \op2_assign_reg_360[8]_i_8_n_7\
    );
\op2_assign_reg_360[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => i_reg_558(8),
      I3 => op2_assign_reg_360_reg(8),
      O => \op2_assign_reg_360[8]_i_9_n_7\
    );
\op2_assign_reg_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[0]_i_1_n_14\,
      Q => \^op2_assign_reg_360_reg[7]_0\(0),
      R => '0'
    );
\op2_assign_reg_360_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \op2_assign_reg_360_reg[0]_i_1_n_7\,
      CO(2) => \op2_assign_reg_360_reg[0]_i_1_n_8\,
      CO(1) => \op2_assign_reg_360_reg[0]_i_1_n_9\,
      CO(0) => \op2_assign_reg_360_reg[0]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_360[0]_i_2_n_7\,
      DI(2) => \op2_assign_reg_360[0]_i_3_n_7\,
      DI(1) => \op2_assign_reg_360[0]_i_4_n_7\,
      DI(0) => \op2_assign_reg_360[0]_i_5_n_7\,
      O(3) => \op2_assign_reg_360_reg[0]_i_1_n_11\,
      O(2) => \op2_assign_reg_360_reg[0]_i_1_n_12\,
      O(1) => \op2_assign_reg_360_reg[0]_i_1_n_13\,
      O(0) => \op2_assign_reg_360_reg[0]_i_1_n_14\,
      S(3) => \op2_assign_reg_360[0]_i_6_n_7\,
      S(2) => \op2_assign_reg_360[0]_i_7_n_7\,
      S(1) => \op2_assign_reg_360[0]_i_8_n_7\,
      S(0) => \op2_assign_reg_360[0]_i_9_n_7\
    );
\op2_assign_reg_360_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[8]_i_1_n_12\,
      Q => op2_assign_reg_360_reg(10),
      R => '0'
    );
\op2_assign_reg_360_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[8]_i_1_n_11\,
      Q => op2_assign_reg_360_reg(11),
      R => '0'
    );
\op2_assign_reg_360_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[12]_i_1_n_14\,
      Q => op2_assign_reg_360_reg(12),
      R => '0'
    );
\op2_assign_reg_360_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_reg_360_reg[8]_i_1_n_7\,
      CO(3) => \op2_assign_reg_360_reg[12]_i_1_n_7\,
      CO(2) => \op2_assign_reg_360_reg[12]_i_1_n_8\,
      CO(1) => \op2_assign_reg_360_reg[12]_i_1_n_9\,
      CO(0) => \op2_assign_reg_360_reg[12]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_360[12]_i_2_n_7\,
      DI(2) => \op2_assign_reg_360[12]_i_3_n_7\,
      DI(1) => \op2_assign_reg_360[12]_i_4_n_7\,
      DI(0) => \op2_assign_reg_360[12]_i_5_n_7\,
      O(3) => \op2_assign_reg_360_reg[12]_i_1_n_11\,
      O(2) => \op2_assign_reg_360_reg[12]_i_1_n_12\,
      O(1) => \op2_assign_reg_360_reg[12]_i_1_n_13\,
      O(0) => \op2_assign_reg_360_reg[12]_i_1_n_14\,
      S(3) => \op2_assign_reg_360[12]_i_6_n_7\,
      S(2) => \op2_assign_reg_360[12]_i_7_n_7\,
      S(1) => \op2_assign_reg_360[12]_i_8_n_7\,
      S(0) => \op2_assign_reg_360[12]_i_9_n_7\
    );
\op2_assign_reg_360_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[12]_i_1_n_13\,
      Q => op2_assign_reg_360_reg(13),
      R => '0'
    );
\op2_assign_reg_360_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[12]_i_1_n_12\,
      Q => op2_assign_reg_360_reg(14),
      R => '0'
    );
\op2_assign_reg_360_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[12]_i_1_n_11\,
      Q => op2_assign_reg_360_reg(15),
      R => '0'
    );
\op2_assign_reg_360_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[16]_i_1_n_14\,
      Q => op2_assign_reg_360_reg(16),
      R => '0'
    );
\op2_assign_reg_360_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_reg_360_reg[12]_i_1_n_7\,
      CO(3) => \op2_assign_reg_360_reg[16]_i_1_n_7\,
      CO(2) => \op2_assign_reg_360_reg[16]_i_1_n_8\,
      CO(1) => \op2_assign_reg_360_reg[16]_i_1_n_9\,
      CO(0) => \op2_assign_reg_360_reg[16]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_360[16]_i_2_n_7\,
      DI(2) => \op2_assign_reg_360[16]_i_3_n_7\,
      DI(1) => \op2_assign_reg_360[16]_i_4_n_7\,
      DI(0) => \op2_assign_reg_360[16]_i_5_n_7\,
      O(3) => \op2_assign_reg_360_reg[16]_i_1_n_11\,
      O(2) => \op2_assign_reg_360_reg[16]_i_1_n_12\,
      O(1) => \op2_assign_reg_360_reg[16]_i_1_n_13\,
      O(0) => \op2_assign_reg_360_reg[16]_i_1_n_14\,
      S(3) => \op2_assign_reg_360[16]_i_6_n_7\,
      S(2) => \op2_assign_reg_360[16]_i_7_n_7\,
      S(1) => \op2_assign_reg_360[16]_i_8_n_7\,
      S(0) => \op2_assign_reg_360[16]_i_9_n_7\
    );
\op2_assign_reg_360_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[16]_i_1_n_13\,
      Q => op2_assign_reg_360_reg(17),
      R => '0'
    );
\op2_assign_reg_360_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[16]_i_1_n_12\,
      Q => op2_assign_reg_360_reg(18),
      R => '0'
    );
\op2_assign_reg_360_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[16]_i_1_n_11\,
      Q => op2_assign_reg_360_reg(19),
      R => '0'
    );
\op2_assign_reg_360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[0]_i_1_n_13\,
      Q => \^op2_assign_reg_360_reg[7]_0\(1),
      R => '0'
    );
\op2_assign_reg_360_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[20]_i_1_n_14\,
      Q => op2_assign_reg_360_reg(20),
      R => '0'
    );
\op2_assign_reg_360_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_reg_360_reg[16]_i_1_n_7\,
      CO(3) => \op2_assign_reg_360_reg[20]_i_1_n_7\,
      CO(2) => \op2_assign_reg_360_reg[20]_i_1_n_8\,
      CO(1) => \op2_assign_reg_360_reg[20]_i_1_n_9\,
      CO(0) => \op2_assign_reg_360_reg[20]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_360[20]_i_2_n_7\,
      DI(2) => \op2_assign_reg_360[20]_i_3_n_7\,
      DI(1) => \op2_assign_reg_360[20]_i_4_n_7\,
      DI(0) => \op2_assign_reg_360[20]_i_5_n_7\,
      O(3) => \op2_assign_reg_360_reg[20]_i_1_n_11\,
      O(2) => \op2_assign_reg_360_reg[20]_i_1_n_12\,
      O(1) => \op2_assign_reg_360_reg[20]_i_1_n_13\,
      O(0) => \op2_assign_reg_360_reg[20]_i_1_n_14\,
      S(3) => \op2_assign_reg_360[20]_i_6_n_7\,
      S(2) => \op2_assign_reg_360[20]_i_7_n_7\,
      S(1) => \op2_assign_reg_360[20]_i_8_n_7\,
      S(0) => \op2_assign_reg_360[20]_i_9_n_7\
    );
\op2_assign_reg_360_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[20]_i_1_n_13\,
      Q => op2_assign_reg_360_reg(21),
      R => '0'
    );
\op2_assign_reg_360_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[20]_i_1_n_12\,
      Q => op2_assign_reg_360_reg(22),
      R => '0'
    );
\op2_assign_reg_360_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[20]_i_1_n_11\,
      Q => op2_assign_reg_360_reg(23),
      R => '0'
    );
\op2_assign_reg_360_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[24]_i_1_n_14\,
      Q => op2_assign_reg_360_reg(24),
      R => '0'
    );
\op2_assign_reg_360_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_reg_360_reg[20]_i_1_n_7\,
      CO(3) => \op2_assign_reg_360_reg[24]_i_1_n_7\,
      CO(2) => \op2_assign_reg_360_reg[24]_i_1_n_8\,
      CO(1) => \op2_assign_reg_360_reg[24]_i_1_n_9\,
      CO(0) => \op2_assign_reg_360_reg[24]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_360[24]_i_2_n_7\,
      DI(2) => \op2_assign_reg_360[24]_i_3_n_7\,
      DI(1) => \op2_assign_reg_360[24]_i_4_n_7\,
      DI(0) => \op2_assign_reg_360[24]_i_5_n_7\,
      O(3) => \op2_assign_reg_360_reg[24]_i_1_n_11\,
      O(2) => \op2_assign_reg_360_reg[24]_i_1_n_12\,
      O(1) => \op2_assign_reg_360_reg[24]_i_1_n_13\,
      O(0) => \op2_assign_reg_360_reg[24]_i_1_n_14\,
      S(3) => \op2_assign_reg_360[24]_i_6_n_7\,
      S(2) => \op2_assign_reg_360[24]_i_7_n_7\,
      S(1) => \op2_assign_reg_360[24]_i_8_n_7\,
      S(0) => \op2_assign_reg_360[24]_i_9_n_7\
    );
\op2_assign_reg_360_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[24]_i_1_n_13\,
      Q => op2_assign_reg_360_reg(25),
      R => '0'
    );
\op2_assign_reg_360_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[24]_i_1_n_12\,
      Q => op2_assign_reg_360_reg(26),
      R => '0'
    );
\op2_assign_reg_360_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[24]_i_1_n_11\,
      Q => op2_assign_reg_360_reg(27),
      R => '0'
    );
\op2_assign_reg_360_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[28]_i_1_n_14\,
      Q => op2_assign_reg_360_reg(28),
      R => '0'
    );
\op2_assign_reg_360_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_reg_360_reg[24]_i_1_n_7\,
      CO(3) => \NLW_op2_assign_reg_360_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \op2_assign_reg_360_reg[28]_i_1_n_8\,
      CO(1) => \op2_assign_reg_360_reg[28]_i_1_n_9\,
      CO(0) => \op2_assign_reg_360_reg[28]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \op2_assign_reg_360[28]_i_2_n_7\,
      DI(1) => \op2_assign_reg_360[28]_i_3_n_7\,
      DI(0) => \op2_assign_reg_360[28]_i_4_n_7\,
      O(3) => \op2_assign_reg_360_reg[28]_i_1_n_11\,
      O(2) => \op2_assign_reg_360_reg[28]_i_1_n_12\,
      O(1) => \op2_assign_reg_360_reg[28]_i_1_n_13\,
      O(0) => \op2_assign_reg_360_reg[28]_i_1_n_14\,
      S(3) => \op2_assign_reg_360[28]_i_5_n_7\,
      S(2) => \op2_assign_reg_360[28]_i_6_n_7\,
      S(1) => \op2_assign_reg_360[28]_i_7_n_7\,
      S(0) => \op2_assign_reg_360[28]_i_8_n_7\
    );
\op2_assign_reg_360_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[28]_i_1_n_13\,
      Q => op2_assign_reg_360_reg(29),
      R => '0'
    );
\op2_assign_reg_360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[0]_i_1_n_12\,
      Q => \^op2_assign_reg_360_reg[7]_0\(2),
      R => '0'
    );
\op2_assign_reg_360_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[28]_i_1_n_12\,
      Q => op2_assign_reg_360_reg(30),
      R => '0'
    );
\op2_assign_reg_360_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[28]_i_1_n_11\,
      Q => tmp_fu_452_p3,
      R => '0'
    );
\op2_assign_reg_360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[0]_i_1_n_11\,
      Q => \^op2_assign_reg_360_reg[7]_0\(3),
      R => '0'
    );
\op2_assign_reg_360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[4]_i_1_n_14\,
      Q => \^op2_assign_reg_360_reg[7]_0\(4),
      R => '0'
    );
\op2_assign_reg_360_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_reg_360_reg[0]_i_1_n_7\,
      CO(3) => \op2_assign_reg_360_reg[4]_i_1_n_7\,
      CO(2) => \op2_assign_reg_360_reg[4]_i_1_n_8\,
      CO(1) => \op2_assign_reg_360_reg[4]_i_1_n_9\,
      CO(0) => \op2_assign_reg_360_reg[4]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_360[4]_i_2_n_7\,
      DI(2) => \op2_assign_reg_360[4]_i_3_n_7\,
      DI(1) => \op2_assign_reg_360[4]_i_4_n_7\,
      DI(0) => \op2_assign_reg_360[4]_i_5_n_7\,
      O(3) => \op2_assign_reg_360_reg[4]_i_1_n_11\,
      O(2) => \op2_assign_reg_360_reg[4]_i_1_n_12\,
      O(1) => \op2_assign_reg_360_reg[4]_i_1_n_13\,
      O(0) => \op2_assign_reg_360_reg[4]_i_1_n_14\,
      S(3) => \op2_assign_reg_360[4]_i_6_n_7\,
      S(2) => \op2_assign_reg_360[4]_i_7_n_7\,
      S(1) => \op2_assign_reg_360[4]_i_8_n_7\,
      S(0) => \op2_assign_reg_360[4]_i_9_n_7\
    );
\op2_assign_reg_360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[4]_i_1_n_13\,
      Q => \^op2_assign_reg_360_reg[7]_0\(5),
      R => '0'
    );
\op2_assign_reg_360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[4]_i_1_n_12\,
      Q => \^op2_assign_reg_360_reg[7]_0\(6),
      R => '0'
    );
\op2_assign_reg_360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[4]_i_1_n_11\,
      Q => \^op2_assign_reg_360_reg[7]_0\(7),
      R => '0'
    );
\op2_assign_reg_360_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[8]_i_1_n_14\,
      Q => op2_assign_reg_360_reg(8),
      R => '0'
    );
\op2_assign_reg_360_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_reg_360_reg[4]_i_1_n_7\,
      CO(3) => \op2_assign_reg_360_reg[8]_i_1_n_7\,
      CO(2) => \op2_assign_reg_360_reg[8]_i_1_n_8\,
      CO(1) => \op2_assign_reg_360_reg[8]_i_1_n_9\,
      CO(0) => \op2_assign_reg_360_reg[8]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \op2_assign_reg_360[8]_i_2_n_7\,
      DI(2) => \op2_assign_reg_360[8]_i_3_n_7\,
      DI(1) => \op2_assign_reg_360[8]_i_4_n_7\,
      DI(0) => \op2_assign_reg_360[8]_i_5_n_7\,
      O(3) => \op2_assign_reg_360_reg[8]_i_1_n_11\,
      O(2) => \op2_assign_reg_360_reg[8]_i_1_n_12\,
      O(1) => \op2_assign_reg_360_reg[8]_i_1_n_13\,
      O(0) => \op2_assign_reg_360_reg[8]_i_1_n_14\,
      S(3) => \op2_assign_reg_360[8]_i_6_n_7\,
      S(2) => \op2_assign_reg_360[8]_i_7_n_7\,
      S(1) => \op2_assign_reg_360[8]_i_8_n_7\,
      S(0) => \op2_assign_reg_360[8]_i_9_n_7\
    );
\op2_assign_reg_360_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \op2_assign_reg_360_reg[8]_i_1_n_13\,
      Q => op2_assign_reg_360_reg(9),
      R => '0'
    );
\p_0104_0_i_i_reg_302[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => parent_next_V_1_reg_685(0),
      I3 => parent_next_V_reg_593(0),
      O => \p_0104_0_i_i_reg_302[0]_i_1_n_7\
    );
\p_0104_0_i_i_reg_302[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => parent_next_V_1_reg_685(1),
      I3 => parent_next_V_reg_593(1),
      O => \p_0104_0_i_i_reg_302[1]_i_1_n_7\
    );
\p_0104_0_i_i_reg_302[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => parent_next_V_1_reg_685(2),
      I3 => parent_next_V_reg_593(2),
      O => \p_0104_0_i_i_reg_302[2]_i_1_n_7\
    );
\p_0104_0_i_i_reg_302[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => parent_next_V_1_reg_685(3),
      I3 => parent_next_V_reg_593(3),
      O => \p_0104_0_i_i_reg_302[3]_i_1_n_7\
    );
\p_0104_0_i_i_reg_302[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => parent_next_V_1_reg_685(4),
      I3 => parent_next_V_reg_593(4),
      O => \p_0104_0_i_i_reg_302[4]_i_1_n_7\
    );
\p_0104_0_i_i_reg_302[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => parent_next_V_1_reg_685(5),
      I3 => parent_next_V_reg_593(5),
      O => \p_0104_0_i_i_reg_302[5]_i_1_n_7\
    );
\p_0104_0_i_i_reg_302[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => parent_next_V_1_reg_685(6),
      I3 => parent_next_V_reg_593(6),
      O => \p_0104_0_i_i_reg_302[6]_i_1_n_7\
    );
\p_0104_0_i_i_reg_302[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => parent_next_V_1_reg_685(7),
      I3 => parent_next_V_reg_593(7),
      O => \p_0104_0_i_i_reg_302[7]_i_1_n_7\
    );
\p_0104_0_i_i_reg_302[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => parent_next_V_1_reg_685(8),
      I3 => parent_next_V_reg_593(8),
      O => \p_0104_0_i_i_reg_302[8]_i_1_n_7\
    );
\p_0104_0_i_i_reg_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_0104_0_i_i_reg_302[0]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_302(0),
      R => '0'
    );
\p_0104_0_i_i_reg_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_0104_0_i_i_reg_302[1]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_302(1),
      R => '0'
    );
\p_0104_0_i_i_reg_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_0104_0_i_i_reg_302[2]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_302(2),
      R => '0'
    );
\p_0104_0_i_i_reg_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_0104_0_i_i_reg_302[3]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_302(3),
      R => '0'
    );
\p_0104_0_i_i_reg_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_0104_0_i_i_reg_302[4]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_302(4),
      R => '0'
    );
\p_0104_0_i_i_reg_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_0104_0_i_i_reg_302[5]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_302(5),
      R => '0'
    );
\p_0104_0_i_i_reg_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_0104_0_i_i_reg_302[6]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_302(6),
      R => '0'
    );
\p_0104_0_i_i_reg_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_0104_0_i_i_reg_302[7]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_302(7),
      R => '0'
    );
\p_0104_0_i_i_reg_302_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_0104_0_i_i_reg_302[8]_i_1_n_7\,
      Q => p_0104_0_i_i_reg_302(8),
      R => '0'
    );
\p_0106_0_i_i_reg_351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_15,
      Q => p_0106_0_i_i_reg_351(0),
      R => '0'
    );
\p_0106_0_i_i_reg_351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_14,
      Q => p_0106_0_i_i_reg_351(1),
      R => '0'
    );
\p_0106_0_i_i_reg_351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_13,
      Q => p_0106_0_i_i_reg_351(2),
      R => '0'
    );
\p_0106_0_i_i_reg_351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_12,
      Q => p_0106_0_i_i_reg_351(3),
      R => '0'
    );
\p_0106_0_i_i_reg_351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_11,
      Q => p_0106_0_i_i_reg_351(4),
      R => '0'
    );
\p_0106_0_i_i_reg_351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_10,
      Q => p_0106_0_i_i_reg_351(5),
      R => '0'
    );
\p_07_0_i_i_reg_331[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => \right_curr_V_1_reg_340_reg_n_7_[0]\,
      I3 => right_curr_V_reg_608(0),
      O => \p_07_0_i_i_reg_331[0]_i_1_n_7\
    );
\p_07_0_i_i_reg_331[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => \right_curr_V_1_reg_340_reg_n_7_[1]\,
      I3 => right_curr_V_reg_608(1),
      O => \p_07_0_i_i_reg_331[1]_i_1_n_7\
    );
\p_07_0_i_i_reg_331[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => \right_curr_V_1_reg_340_reg_n_7_[2]\,
      I3 => right_curr_V_reg_608(2),
      O => \p_07_0_i_i_reg_331[2]_i_1_n_7\
    );
\p_07_0_i_i_reg_331[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => \right_curr_V_1_reg_340_reg_n_7_[3]\,
      I3 => right_curr_V_reg_608(3),
      O => \p_07_0_i_i_reg_331[3]_i_1_n_7\
    );
\p_07_0_i_i_reg_331[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => \right_curr_V_1_reg_340_reg_n_7_[4]\,
      I3 => right_curr_V_reg_608(4),
      O => \p_07_0_i_i_reg_331[4]_i_1_n_7\
    );
\p_07_0_i_i_reg_331[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => \right_curr_V_1_reg_340_reg_n_7_[5]\,
      I3 => right_curr_V_reg_608(5),
      O => \p_07_0_i_i_reg_331[5]_i_1_n_7\
    );
\p_07_0_i_i_reg_331[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => \right_curr_V_1_reg_340_reg_n_7_[6]\,
      I3 => right_curr_V_reg_608(6),
      O => \p_07_0_i_i_reg_331[6]_i_1_n_7\
    );
\p_07_0_i_i_reg_331[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => \right_curr_V_1_reg_340_reg_n_7_[7]\,
      I3 => right_curr_V_reg_608(7),
      O => \p_07_0_i_i_reg_331[7]_i_1_n_7\
    );
\p_07_0_i_i_reg_331[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => \right_curr_V_1_reg_340_reg_n_7_[8]\,
      I3 => right_curr_V_reg_608(8),
      O => \p_07_0_i_i_reg_331[8]_i_1_n_7\
    );
\p_07_0_i_i_reg_331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_07_0_i_i_reg_331[0]_i_1_n_7\,
      Q => p_07_0_i_i_reg_331(0),
      R => '0'
    );
\p_07_0_i_i_reg_331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_07_0_i_i_reg_331[1]_i_1_n_7\,
      Q => p_07_0_i_i_reg_331(1),
      R => '0'
    );
\p_07_0_i_i_reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_07_0_i_i_reg_331[2]_i_1_n_7\,
      Q => p_07_0_i_i_reg_331(2),
      R => '0'
    );
\p_07_0_i_i_reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_07_0_i_i_reg_331[3]_i_1_n_7\,
      Q => p_07_0_i_i_reg_331(3),
      R => '0'
    );
\p_07_0_i_i_reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_07_0_i_i_reg_331[4]_i_1_n_7\,
      Q => p_07_0_i_i_reg_331(4),
      R => '0'
    );
\p_07_0_i_i_reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_07_0_i_i_reg_331[5]_i_1_n_7\,
      Q => p_07_0_i_i_reg_331(5),
      R => '0'
    );
\p_07_0_i_i_reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_07_0_i_i_reg_331[6]_i_1_n_7\,
      Q => p_07_0_i_i_reg_331(6),
      R => '0'
    );
\p_07_0_i_i_reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_07_0_i_i_reg_331[7]_i_1_n_7\,
      Q => p_07_0_i_i_reg_331(7),
      R => '0'
    );
\p_07_0_i_i_reg_331_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_07_0_i_i_reg_331[8]_i_1_n_7\,
      Q => p_07_0_i_i_reg_331(8),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_21,
      Q => p_097_0_i_i_reg_293(0),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_20,
      Q => p_097_0_i_i_reg_293(1),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_19,
      Q => p_097_0_i_i_reg_293(2),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_18,
      Q => p_097_0_i_i_reg_293(3),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_17,
      Q => p_097_0_i_i_reg_293(4),
      R => '0'
    );
\p_097_0_i_i_reg_293_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => child_depth_V_U_n_16,
      Q => p_097_0_i_i_reg_293(5),
      R => '0'
    );
\p_09_0_i_i_reg_311[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_curr_V_1_reg_320(0),
      I3 => left_curr_V_reg_598(0),
      O => \p_09_0_i_i_reg_311[0]_i_1_n_7\
    );
\p_09_0_i_i_reg_311[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_curr_V_1_reg_320(1),
      I3 => left_curr_V_reg_598(1),
      O => \p_09_0_i_i_reg_311[1]_i_1_n_7\
    );
\p_09_0_i_i_reg_311[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_curr_V_1_reg_320(2),
      I3 => left_curr_V_reg_598(2),
      O => \p_09_0_i_i_reg_311[2]_i_1_n_7\
    );
\p_09_0_i_i_reg_311[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_curr_V_1_reg_320(3),
      I3 => left_curr_V_reg_598(3),
      O => \p_09_0_i_i_reg_311[3]_i_1_n_7\
    );
\p_09_0_i_i_reg_311[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_curr_V_1_reg_320(4),
      I3 => left_curr_V_reg_598(4),
      O => \p_09_0_i_i_reg_311[4]_i_1_n_7\
    );
\p_09_0_i_i_reg_311[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_curr_V_1_reg_320(5),
      I3 => left_curr_V_reg_598(5),
      O => \p_09_0_i_i_reg_311[5]_i_1_n_7\
    );
\p_09_0_i_i_reg_311[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_curr_V_1_reg_320(6),
      I3 => left_curr_V_reg_598(6),
      O => \p_09_0_i_i_reg_311[6]_i_1_n_7\
    );
\p_09_0_i_i_reg_311[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_curr_V_1_reg_320(7),
      I3 => left_curr_V_reg_598(7),
      O => \p_09_0_i_i_reg_311[7]_i_1_n_7\
    );
\p_09_0_i_i_reg_311[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => left_curr_V_1_reg_320(8),
      I3 => left_curr_V_reg_598(8),
      O => \p_09_0_i_i_reg_311[8]_i_1_n_7\
    );
\p_09_0_i_i_reg_311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_09_0_i_i_reg_311[0]_i_1_n_7\,
      Q => p_09_0_i_i_reg_311(0),
      R => '0'
    );
\p_09_0_i_i_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_09_0_i_i_reg_311[1]_i_1_n_7\,
      Q => p_09_0_i_i_reg_311(1),
      R => '0'
    );
\p_09_0_i_i_reg_311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_09_0_i_i_reg_311[2]_i_1_n_7\,
      Q => p_09_0_i_i_reg_311(2),
      R => '0'
    );
\p_09_0_i_i_reg_311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_09_0_i_i_reg_311[3]_i_1_n_7\,
      Q => p_09_0_i_i_reg_311(3),
      R => '0'
    );
\p_09_0_i_i_reg_311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_09_0_i_i_reg_311[4]_i_1_n_7\,
      Q => p_09_0_i_i_reg_311(4),
      R => '0'
    );
\p_09_0_i_i_reg_311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_09_0_i_i_reg_311[5]_i_1_n_7\,
      Q => p_09_0_i_i_reg_311(5),
      R => '0'
    );
\p_09_0_i_i_reg_311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_09_0_i_i_reg_311[6]_i_1_n_7\,
      Q => p_09_0_i_i_reg_311(6),
      R => '0'
    );
\p_09_0_i_i_reg_311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_09_0_i_i_reg_311[7]_i_1_n_7\,
      Q => p_09_0_i_i_reg_311(7),
      R => '0'
    );
\p_09_0_i_i_reg_311_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \p_09_0_i_i_reg_311[8]_i_1_n_7\,
      Q => p_09_0_i_i_reg_311(8),
      R => '0'
    );
\parent_next_V_1_reg_685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => D(0),
      Q => parent_next_V_1_reg_685(0),
      R => '0'
    );
\parent_next_V_1_reg_685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => D(1),
      Q => parent_next_V_1_reg_685(1),
      R => '0'
    );
\parent_next_V_1_reg_685_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => D(2),
      Q => parent_next_V_1_reg_685(2),
      R => '0'
    );
\parent_next_V_1_reg_685_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => D(3),
      Q => parent_next_V_1_reg_685(3),
      R => '0'
    );
\parent_next_V_1_reg_685_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => D(4),
      Q => parent_next_V_1_reg_685(4),
      R => '0'
    );
\parent_next_V_1_reg_685_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => D(5),
      Q => parent_next_V_1_reg_685(5),
      R => '0'
    );
\parent_next_V_1_reg_685_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => D(6),
      Q => parent_next_V_1_reg_685(6),
      R => '0'
    );
\parent_next_V_1_reg_685_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => D(7),
      Q => parent_next_V_1_reg_685(7),
      R => '0'
    );
\parent_next_V_1_reg_685_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => D(8),
      Q => parent_next_V_1_reg_685(8),
      R => '0'
    );
\parent_next_V_reg_593_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \parent_next_V_reg_593_reg[8]_0\(0),
      Q => parent_next_V_reg_593(0),
      R => '0'
    );
\parent_next_V_reg_593_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \parent_next_V_reg_593_reg[8]_0\(1),
      Q => parent_next_V_reg_593(1),
      R => '0'
    );
\parent_next_V_reg_593_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \parent_next_V_reg_593_reg[8]_0\(2),
      Q => parent_next_V_reg_593(2),
      R => '0'
    );
\parent_next_V_reg_593_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \parent_next_V_reg_593_reg[8]_0\(3),
      Q => parent_next_V_reg_593(3),
      R => '0'
    );
\parent_next_V_reg_593_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \parent_next_V_reg_593_reg[8]_0\(4),
      Q => parent_next_V_reg_593(4),
      R => '0'
    );
\parent_next_V_reg_593_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \parent_next_V_reg_593_reg[8]_0\(5),
      Q => parent_next_V_reg_593(5),
      R => '0'
    );
\parent_next_V_reg_593_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \parent_next_V_reg_593_reg[8]_0\(6),
      Q => parent_next_V_reg_593(6),
      R => '0'
    );
\parent_next_V_reg_593_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \parent_next_V_reg_593_reg[8]_0\(7),
      Q => parent_next_V_reg_593(7),
      R => '0'
    );
\parent_next_V_reg_593_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \parent_next_V_reg_593_reg[8]_0\(8),
      Q => parent_next_V_reg_593(8),
      R => '0'
    );
\phi_ln700_i_i_reg_370[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAACAA"
    )
        port map (
      I0 => \phi_ln700_i_i_reg_370_reg_n_7_[0]\,
      I1 => icmp_ln883_1_fu_478_p2,
      I2 => tmp_fu_452_p3,
      I3 => \^q\(3),
      I4 => icmp_ln883_fu_472_p2,
      O => \phi_ln700_i_i_reg_370[0]_i_1_n_7\
    );
\phi_ln700_i_i_reg_370[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AAA3AA"
    )
        port map (
      I0 => \phi_ln700_i_i_reg_370_reg_n_7_[1]\,
      I1 => icmp_ln883_1_fu_478_p2,
      I2 => tmp_fu_452_p3,
      I3 => \^q\(3),
      I4 => icmp_ln883_fu_472_p2,
      O => \phi_ln700_i_i_reg_370[1]_i_1_n_7\
    );
\phi_ln700_i_i_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \phi_ln700_i_i_reg_370[0]_i_1_n_7\,
      Q => \phi_ln700_i_i_reg_370_reg_n_7_[0]\,
      R => '0'
    );
\phi_ln700_i_i_reg_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \phi_ln700_i_i_reg_370[1]_i_1_n_7\,
      Q => \phi_ln700_i_i_reg_370_reg_n_7_[1]\,
      R => '0'
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC0CF"
    )
        port map (
      I0 => ram_reg(0),
      I1 => \^op2_assign_reg_360_reg[7]_0\(0),
      I2 => \^q\(3),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I4 => iptr,
      O => \op_assign_reg_310_reg[1]\(0)
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BFF00"
    )
        port map (
      I0 => \^op2_assign_reg_360_reg[7]_0\(0),
      I1 => \^q\(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I3 => ram_reg(0),
      I4 => iptr,
      O => \op_assign_reg_310_reg[7]\(0)
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC0CF"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => \^op2_assign_reg_360_reg[7]_0\(0),
      I2 => \^q\(3),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I4 => iptr_0,
      O => \right_V_addr_reg_835_reg[1]\(0)
    );
\ram_reg_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8BFF00"
    )
        port map (
      I0 => \^op2_assign_reg_360_reg[7]_0\(0),
      I1 => \^q\(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I3 => ram_reg_0(0),
      I4 => iptr_0,
      O => \right_V_addr_reg_835_reg[7]\(0)
    );
\ram_reg_i_11__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr,
      O => \iptr_reg[0]_2\(6)
    );
\ram_reg_i_11__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr_1,
      O => \iptr_reg[0]_3\(6)
    );
\ram_reg_i_11__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr_1,
      O => \iptr_reg[0]_4\(6)
    );
\ram_reg_i_11__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr_0,
      O => \iptr_reg[0]\(6)
    );
\ram_reg_i_11__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr_0,
      O => \iptr_reg[0]_0\(6)
    );
\ram_reg_i_11__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address1(7),
      I1 => iptr,
      O => \iptr_reg[0]_1\(6)
    );
\ram_reg_i_12__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => zext_ln13_reg_543(6),
      I5 => iptr,
      O => \iptr_reg[0]_2\(5)
    );
\ram_reg_i_12__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000100000000"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => zext_ln13_reg_543(6),
      I5 => iptr_1,
      O => \iptr_reg[0]_3\(5)
    );
\ram_reg_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => zext_ln13_reg_543(6),
      I5 => iptr_1,
      O => \iptr_reg[0]_4\(5)
    );
\ram_reg_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000100000000"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => zext_ln13_reg_543(6),
      I5 => iptr_0,
      O => \iptr_reg[0]\(5)
    );
\ram_reg_i_12__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => zext_ln13_reg_543(6),
      I5 => iptr_0,
      O => \iptr_reg[0]_0\(5)
    );
\ram_reg_i_12__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000100000000"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => zext_ln13_reg_543(6),
      I5 => iptr,
      O => \iptr_reg[0]_1\(5)
    );
\ram_reg_i_13__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => iptr,
      O => \iptr_reg[0]_2\(4)
    );
\ram_reg_i_13__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => iptr_1,
      O => \iptr_reg[0]_3\(4)
    );
\ram_reg_i_13__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => iptr_1,
      O => \iptr_reg[0]_4\(4)
    );
\ram_reg_i_13__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => iptr_0,
      O => \iptr_reg[0]\(4)
    );
\ram_reg_i_13__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => iptr_0,
      O => \iptr_reg[0]_0\(4)
    );
\ram_reg_i_13__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE010000"
    )
        port map (
      I0 => zext_ln13_reg_543(4),
      I1 => zext_ln13_reg_543(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(5),
      I4 => iptr,
      O => \iptr_reg[0]_1\(4)
    );
\ram_reg_i_14__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I1 => zext_ln13_reg_543(3),
      I2 => zext_ln13_reg_543(4),
      I3 => iptr,
      O => \iptr_reg[0]_2\(3)
    );
\ram_reg_i_14__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E100"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I1 => zext_ln13_reg_543(3),
      I2 => zext_ln13_reg_543(4),
      I3 => iptr_1,
      O => \iptr_reg[0]_3\(3)
    );
\ram_reg_i_14__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I1 => zext_ln13_reg_543(3),
      I2 => zext_ln13_reg_543(4),
      I3 => iptr_1,
      O => \iptr_reg[0]_4\(3)
    );
\ram_reg_i_14__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E100"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I1 => zext_ln13_reg_543(3),
      I2 => zext_ln13_reg_543(4),
      I3 => iptr_0,
      O => \iptr_reg[0]\(3)
    );
\ram_reg_i_14__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I1 => zext_ln13_reg_543(3),
      I2 => zext_ln13_reg_543(4),
      I3 => iptr_0,
      O => \iptr_reg[0]_0\(3)
    );
\ram_reg_i_14__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E100"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I1 => zext_ln13_reg_543(3),
      I2 => zext_ln13_reg_543(4),
      I3 => iptr,
      O => \iptr_reg[0]_1\(3)
    );
\ram_reg_i_15__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => zext_ln13_reg_543(3),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I2 => iptr_1,
      O => \iptr_reg[0]_3\(2)
    );
\ram_reg_i_15__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => zext_ln13_reg_543(3),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I2 => iptr_1,
      O => \iptr_reg[0]_4\(2)
    );
\ram_reg_i_15__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => zext_ln13_reg_543(3),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I2 => iptr_0,
      O => \iptr_reg[0]\(2)
    );
\ram_reg_i_15__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => zext_ln13_reg_543(3),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I2 => iptr_0,
      O => \iptr_reg[0]_0\(2)
    );
\ram_reg_i_15__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => zext_ln13_reg_543(3),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I2 => iptr,
      O => \iptr_reg[0]_1\(2)
    );
\ram_reg_i_15__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => zext_ln13_reg_543(3),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I2 => iptr,
      O => \iptr_reg[0]_2\(2)
    );
\ram_reg_i_17__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I1 => iptr_0,
      O => \iptr_reg[0]\(1)
    );
\ram_reg_i_17__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \^q\(4),
      O => WEA(0)
    );
\ram_reg_i_17__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I1 => iptr_1,
      O => \iptr_reg[0]_4\(1)
    );
\ram_reg_i_17__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I1 => iptr_1,
      O => \iptr_reg[0]_3\(1)
    );
\ram_reg_i_17__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I1 => iptr,
      O => \iptr_reg[0]_2\(1)
    );
\ram_reg_i_17__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I1 => iptr,
      O => \iptr_reg[0]_1\(1)
    );
\ram_reg_i_17__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I1 => iptr_0,
      O => \iptr_reg[0]_0\(1)
    );
\ram_reg_i_18__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I1 => iptr_0,
      O => \iptr_reg[0]\(0)
    );
\ram_reg_i_18__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I1 => iptr_1,
      O => \iptr_reg[0]_4\(0)
    );
\ram_reg_i_18__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I1 => iptr_1,
      O => \iptr_reg[0]_3\(0)
    );
\ram_reg_i_18__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I1 => iptr,
      O => \iptr_reg[0]_2\(0)
    );
\ram_reg_i_18__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I1 => iptr,
      O => \iptr_reg[0]_1\(0)
    );
\ram_reg_i_18__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I1 => iptr_0,
      O => \iptr_reg[0]_0\(0)
    );
\ram_reg_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln544_7_reg_655_reg_n_7_[5]\,
      I1 => \^q\(4),
      I2 => i_0_i_i_reg_282_reg(5),
      O => \zext_ln544_7_reg_655_reg[5]_0\(5)
    );
\ram_reg_i_30__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => \ram_reg_i_40__3_n_7\,
      I1 => zext_ln13_reg_543(7),
      I2 => \ram_reg_i_41__3_n_7\,
      I3 => \^q\(3),
      I4 => \^op2_assign_reg_360_reg[7]_0\(7),
      O => \^compute_bit_length_u0_right_v_address0\(7)
    );
\ram_reg_i_31__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00C9C900FFC9C9"
    )
        port map (
      I0 => zext_ln13_reg_543(5),
      I1 => zext_ln13_reg_543(6),
      I2 => \i_reg_558[9]_i_2_n_7\,
      I3 => \ram_reg_i_42__3_n_7\,
      I4 => \^q\(3),
      I5 => \^op2_assign_reg_360_reg[7]_0\(6),
      O => \^compute_bit_length_u0_right_v_address0\(6)
    );
\ram_reg_i_32__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0990F99"
    )
        port map (
      I0 => \i_reg_558[9]_i_2_n_7\,
      I1 => zext_ln13_reg_543(5),
      I2 => \ram_reg_i_43__2_n_7\,
      I3 => \^q\(3),
      I4 => \^op2_assign_reg_360_reg[7]_0\(5),
      O => \^compute_bit_length_u0_right_v_address0\(5)
    );
\ram_reg_i_33__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCAAAA0003AAAA"
    )
        port map (
      I0 => \i_reg_558[4]_i_1_n_7\,
      I1 => \^op2_assign_reg_360_reg[7]_0\(1),
      I2 => \^op2_assign_reg_360_reg[7]_0\(2),
      I3 => \^op2_assign_reg_360_reg[7]_0\(3),
      I4 => \^q\(3),
      I5 => \^op2_assign_reg_360_reg[7]_0\(4),
      O => \^compute_bit_length_u0_right_v_address0\(4)
    );
\ram_reg_i_34__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA03AA"
    )
        port map (
      I0 => \i_reg_558[3]_i_1_n_7\,
      I1 => \^op2_assign_reg_360_reg[7]_0\(2),
      I2 => \^op2_assign_reg_360_reg[7]_0\(1),
      I3 => \^q\(3),
      I4 => \^op2_assign_reg_360_reg[7]_0\(3),
      O => \^compute_bit_length_u0_right_v_address0\(3)
    );
\ram_reg_i_35__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF9500950095FF95"
    )
        port map (
      I0 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I1 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I3 => \^q\(3),
      I4 => \^op2_assign_reg_360_reg[7]_0\(1),
      I5 => \^op2_assign_reg_360_reg[7]_0\(2),
      O => \^compute_bit_length_u0_right_v_address0\(2)
    );
\ram_reg_i_36__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4774"
    )
        port map (
      I0 => \^op2_assign_reg_360_reg[7]_0\(1),
      I1 => \^q\(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(0),
      O => \^compute_bit_length_u0_right_v_address0\(1)
    );
\ram_reg_i_37__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^op2_assign_reg_360_reg[7]_0\(0),
      I1 => \^q\(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(0),
      O => \^compute_bit_length_u0_right_v_address0\(0)
    );
\ram_reg_i_38__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => zext_ln13_reg_543(6),
      I1 => zext_ln13_reg_543(5),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(2),
      I3 => zext_ln13_reg_543(3),
      I4 => zext_ln13_reg_543(4),
      I5 => zext_ln13_reg_543(7),
      O => compute_bit_length_U0_right_V_address1(7)
    );
\ram_reg_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln544_7_reg_655_reg_n_7_[4]\,
      I1 => \^q\(4),
      I2 => i_0_i_i_reg_282_reg(4),
      O => \zext_ln544_7_reg_655_reg[5]_0\(4)
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(7),
      I1 => ram_reg(7),
      I2 => iptr,
      O => \op_assign_reg_310_reg[7]\(7)
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(7),
      I1 => ram_reg_0(7),
      I2 => iptr_0,
      O => \right_V_addr_reg_835_reg[7]\(7)
    );
\ram_reg_i_40__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => zext_ln13_reg_543(5),
      I1 => zext_ln13_reg_543(6),
      I2 => \i_reg_558[9]_i_2_n_7\,
      O => \ram_reg_i_40__3_n_7\
    );
\ram_reg_i_41__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^op2_assign_reg_360_reg[7]_0\(5),
      I1 => \^op2_assign_reg_360_reg[7]_0\(3),
      I2 => \^op2_assign_reg_360_reg[7]_0\(2),
      I3 => \^op2_assign_reg_360_reg[7]_0\(1),
      I4 => \^op2_assign_reg_360_reg[7]_0\(4),
      I5 => \^op2_assign_reg_360_reg[7]_0\(6),
      O => \ram_reg_i_41__3_n_7\
    );
\ram_reg_i_42__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^op2_assign_reg_360_reg[7]_0\(4),
      I1 => \^op2_assign_reg_360_reg[7]_0\(1),
      I2 => \^op2_assign_reg_360_reg[7]_0\(2),
      I3 => \^op2_assign_reg_360_reg[7]_0\(3),
      I4 => \^op2_assign_reg_360_reg[7]_0\(5),
      O => \ram_reg_i_42__3_n_7\
    );
\ram_reg_i_43__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^op2_assign_reg_360_reg[7]_0\(3),
      I1 => \^op2_assign_reg_360_reg[7]_0\(2),
      I2 => \^op2_assign_reg_360_reg[7]_0\(1),
      I3 => \^op2_assign_reg_360_reg[7]_0\(4),
      O => \ram_reg_i_43__2_n_7\
    );
\ram_reg_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln544_7_reg_655_reg_n_7_[3]\,
      I1 => \^q\(4),
      I2 => i_0_i_i_reg_282_reg(3),
      O => \zext_ln544_7_reg_655_reg[5]_0\(3)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(6),
      I1 => ram_reg(6),
      I2 => iptr,
      O => \op_assign_reg_310_reg[7]\(6)
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(6),
      I1 => ram_reg_0(6),
      I2 => iptr_0,
      O => \right_V_addr_reg_835_reg[7]\(6)
    );
\ram_reg_i_5__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln544_7_reg_655_reg_n_7_[2]\,
      I1 => \^q\(4),
      I2 => i_0_i_i_reg_282_reg(2),
      O => \zext_ln544_7_reg_655_reg[5]_0\(2)
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(5),
      I1 => ram_reg(5),
      I2 => iptr,
      O => \op_assign_reg_310_reg[7]\(5)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(5),
      I1 => ram_reg_0(5),
      I2 => iptr_0,
      O => \right_V_addr_reg_835_reg[7]\(5)
    );
\ram_reg_i_6__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln544_7_reg_655_reg_n_7_[1]\,
      I1 => \^q\(4),
      I2 => i_0_i_i_reg_282_reg(1),
      O => \zext_ln544_7_reg_655_reg[5]_0\(1)
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(4),
      I1 => ram_reg(4),
      I2 => iptr,
      O => \op_assign_reg_310_reg[7]\(4)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(4),
      I1 => ram_reg_0(4),
      I2 => iptr_0,
      O => \right_V_addr_reg_835_reg[7]\(4)
    );
\ram_reg_i_7__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln544_7_reg_655_reg_n_7_[0]\,
      I1 => \^q\(4),
      I2 => i_0_i_i_reg_282_reg(0),
      O => \zext_ln544_7_reg_655_reg[5]_0\(0)
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(3),
      I1 => ram_reg(3),
      I2 => iptr,
      O => \op_assign_reg_310_reg[7]\(3)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(3),
      I1 => ram_reg_0(3),
      I2 => iptr_0,
      O => \right_V_addr_reg_835_reg[7]\(3)
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(2),
      I1 => ram_reg(2),
      I2 => iptr,
      O => \op_assign_reg_310_reg[7]\(2)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^compute_bit_length_u0_right_v_address0\(2),
      I1 => ram_reg_0(2),
      I2 => iptr_0,
      O => \right_V_addr_reg_835_reg[7]\(2)
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA303F3F30"
    )
        port map (
      I0 => ram_reg(1),
      I1 => \^op2_assign_reg_360_reg[7]_0\(1),
      I2 => \^q\(3),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I4 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I5 => iptr,
      O => \op_assign_reg_310_reg[1]\(1)
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47744774FFFF0000"
    )
        port map (
      I0 => \^op2_assign_reg_360_reg[7]_0\(1),
      I1 => \^q\(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I4 => ram_reg(1),
      I5 => iptr,
      O => \op_assign_reg_310_reg[7]\(1)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA303F3F30"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => \^op2_assign_reg_360_reg[7]_0\(1),
      I2 => \^q\(3),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I4 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I5 => iptr_0,
      O => \right_V_addr_reg_835_reg[1]\(1)
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47744774FFFF0000"
    )
        port map (
      I0 => \^op2_assign_reg_360_reg[7]_0\(1),
      I1 => \^q\(3),
      I2 => \^zext_ln13_reg_543_reg[2]_0\(1),
      I3 => \^zext_ln13_reg_543_reg[2]_0\(0),
      I4 => ram_reg_0(1),
      I5 => iptr_0,
      O => \right_V_addr_reg_835_reg[7]\(1)
    );
\right_curr_V_1_reg_340[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => right_next_V_1_reg_695(0),
      I3 => right_next_V_reg_613(0),
      O => \right_curr_V_1_reg_340[0]_i_1_n_7\
    );
\right_curr_V_1_reg_340[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => right_next_V_1_reg_695(1),
      I3 => right_next_V_reg_613(1),
      O => \right_curr_V_1_reg_340[1]_i_1_n_7\
    );
\right_curr_V_1_reg_340[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => right_next_V_1_reg_695(2),
      I3 => right_next_V_reg_613(2),
      O => \right_curr_V_1_reg_340[2]_i_1_n_7\
    );
\right_curr_V_1_reg_340[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => right_next_V_1_reg_695(3),
      I3 => right_next_V_reg_613(3),
      O => \right_curr_V_1_reg_340[3]_i_1_n_7\
    );
\right_curr_V_1_reg_340[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => right_next_V_1_reg_695(4),
      I3 => right_next_V_reg_613(4),
      O => \right_curr_V_1_reg_340[4]_i_1_n_7\
    );
\right_curr_V_1_reg_340[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => right_next_V_1_reg_695(5),
      I3 => right_next_V_reg_613(5),
      O => \right_curr_V_1_reg_340[5]_i_1_n_7\
    );
\right_curr_V_1_reg_340[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => right_next_V_1_reg_695(6),
      I3 => right_next_V_reg_613(6),
      O => \right_curr_V_1_reg_340[6]_i_1_n_7\
    );
\right_curr_V_1_reg_340[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => right_next_V_1_reg_695(7),
      I3 => right_next_V_reg_613(7),
      O => \right_curr_V_1_reg_340[7]_i_1_n_7\
    );
\right_curr_V_1_reg_340[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => ap_CS_fsm_state5,
      O => right_curr_V_1_reg_340
    );
\right_curr_V_1_reg_340[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      I2 => right_next_V_1_reg_695(8),
      I3 => right_next_V_reg_613(8),
      O => \right_curr_V_1_reg_340[8]_i_2_n_7\
    );
\right_curr_V_1_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \right_curr_V_1_reg_340[0]_i_1_n_7\,
      Q => \right_curr_V_1_reg_340_reg_n_7_[0]\,
      R => '0'
    );
\right_curr_V_1_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \right_curr_V_1_reg_340[1]_i_1_n_7\,
      Q => \right_curr_V_1_reg_340_reg_n_7_[1]\,
      R => '0'
    );
\right_curr_V_1_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \right_curr_V_1_reg_340[2]_i_1_n_7\,
      Q => \right_curr_V_1_reg_340_reg_n_7_[2]\,
      R => '0'
    );
\right_curr_V_1_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \right_curr_V_1_reg_340[3]_i_1_n_7\,
      Q => \right_curr_V_1_reg_340_reg_n_7_[3]\,
      R => '0'
    );
\right_curr_V_1_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \right_curr_V_1_reg_340[4]_i_1_n_7\,
      Q => \right_curr_V_1_reg_340_reg_n_7_[4]\,
      R => '0'
    );
\right_curr_V_1_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \right_curr_V_1_reg_340[5]_i_1_n_7\,
      Q => \right_curr_V_1_reg_340_reg_n_7_[5]\,
      R => '0'
    );
\right_curr_V_1_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \right_curr_V_1_reg_340[6]_i_1_n_7\,
      Q => \right_curr_V_1_reg_340_reg_n_7_[6]\,
      R => '0'
    );
\right_curr_V_1_reg_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \right_curr_V_1_reg_340[7]_i_1_n_7\,
      Q => \right_curr_V_1_reg_340_reg_n_7_[7]\,
      R => '0'
    );
\right_curr_V_1_reg_340_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => right_curr_V_1_reg_340,
      D => \right_curr_V_1_reg_340[8]_i_2_n_7\,
      Q => \right_curr_V_1_reg_340_reg_n_7_[8]\,
      R => '0'
    );
\right_curr_V_reg_608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_curr_V_reg_608_reg[8]_0\(0),
      Q => right_curr_V_reg_608(0),
      R => '0'
    );
\right_curr_V_reg_608_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_curr_V_reg_608_reg[8]_0\(1),
      Q => right_curr_V_reg_608(1),
      R => '0'
    );
\right_curr_V_reg_608_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_curr_V_reg_608_reg[8]_0\(2),
      Q => right_curr_V_reg_608(2),
      R => '0'
    );
\right_curr_V_reg_608_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_curr_V_reg_608_reg[8]_0\(3),
      Q => right_curr_V_reg_608(3),
      R => '0'
    );
\right_curr_V_reg_608_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_curr_V_reg_608_reg[8]_0\(4),
      Q => right_curr_V_reg_608(4),
      R => '0'
    );
\right_curr_V_reg_608_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_curr_V_reg_608_reg[8]_0\(5),
      Q => right_curr_V_reg_608(5),
      R => '0'
    );
\right_curr_V_reg_608_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_curr_V_reg_608_reg[8]_0\(6),
      Q => right_curr_V_reg_608(6),
      R => '0'
    );
\right_curr_V_reg_608_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_curr_V_reg_608_reg[8]_0\(7),
      Q => right_curr_V_reg_608(7),
      R => '0'
    );
\right_curr_V_reg_608_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_curr_V_reg_608_reg[8]_0\(8),
      Q => right_curr_V_reg_608(8),
      R => '0'
    );
\right_next_V_1_reg_695[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \tmp_reg_643_reg_n_7_[0]\,
      O => left_next_V_1_reg_6900
    );
\right_next_V_1_reg_695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \right_curr_V_reg_608_reg[8]_0\(0),
      Q => right_next_V_1_reg_695(0),
      R => '0'
    );
\right_next_V_1_reg_695_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \right_curr_V_reg_608_reg[8]_0\(1),
      Q => right_next_V_1_reg_695(1),
      R => '0'
    );
\right_next_V_1_reg_695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \right_curr_V_reg_608_reg[8]_0\(2),
      Q => right_next_V_1_reg_695(2),
      R => '0'
    );
\right_next_V_1_reg_695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \right_curr_V_reg_608_reg[8]_0\(3),
      Q => right_next_V_1_reg_695(3),
      R => '0'
    );
\right_next_V_1_reg_695_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \right_curr_V_reg_608_reg[8]_0\(4),
      Q => right_next_V_1_reg_695(4),
      R => '0'
    );
\right_next_V_1_reg_695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \right_curr_V_reg_608_reg[8]_0\(5),
      Q => right_next_V_1_reg_695(5),
      R => '0'
    );
\right_next_V_1_reg_695_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \right_curr_V_reg_608_reg[8]_0\(6),
      Q => right_next_V_1_reg_695(6),
      R => '0'
    );
\right_next_V_1_reg_695_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \right_curr_V_reg_608_reg[8]_0\(7),
      Q => right_next_V_1_reg_695(7),
      R => '0'
    );
\right_next_V_1_reg_695_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => left_next_V_1_reg_6900,
      D => \right_curr_V_reg_608_reg[8]_0\(8),
      Q => right_next_V_1_reg_695(8),
      R => '0'
    );
\right_next_V_reg_613_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_next_V_reg_613_reg[8]_0\(0),
      Q => right_next_V_reg_613(0),
      R => '0'
    );
\right_next_V_reg_613_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_next_V_reg_613_reg[8]_0\(1),
      Q => right_next_V_reg_613(1),
      R => '0'
    );
\right_next_V_reg_613_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_next_V_reg_613_reg[8]_0\(2),
      Q => right_next_V_reg_613(2),
      R => '0'
    );
\right_next_V_reg_613_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_next_V_reg_613_reg[8]_0\(3),
      Q => right_next_V_reg_613(3),
      R => '0'
    );
\right_next_V_reg_613_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_next_V_reg_613_reg[8]_0\(4),
      Q => right_next_V_reg_613(4),
      R => '0'
    );
\right_next_V_reg_613_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_next_V_reg_613_reg[8]_0\(5),
      Q => right_next_V_reg_613(5),
      R => '0'
    );
\right_next_V_reg_613_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_next_V_reg_613_reg[8]_0\(6),
      Q => right_next_V_reg_613(6),
      R => '0'
    );
\right_next_V_reg_613_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_next_V_reg_613_reg[8]_0\(7),
      Q => right_next_V_reg_613(7),
      R => '0'
    );
\right_next_V_reg_613_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \right_next_V_reg_613_reg[8]_0\(8),
      Q => right_next_V_reg_613(8),
      R => '0'
    );
\tmp_reg_643[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_fu_452_p3,
      I1 => \^q\(3),
      I2 => \tmp_reg_643_reg_n_7_[0]\,
      O => \tmp_reg_643[0]_i_1_n_7\
    );
\tmp_reg_643_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_reg_643[0]_i_1_n_7\,
      Q => \tmp_reg_643_reg_n_7_[0]\,
      R => '0'
    );
\zext_ln13_reg_543[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ap_done_reg\,
      I2 => parent_V_t_empty_n,
      I3 => left_V_t_empty_n,
      I4 => right_V_t_empty_n,
      I5 => extLd_loc_c20_empty_n,
      O => \^compute_bit_length_u0_extld_loc_read\
    );
\zext_ln13_reg_543_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => \zext_ln13_reg_543_reg[8]_0\(0),
      Q => \^zext_ln13_reg_543_reg[2]_0\(0),
      R => '0'
    );
\zext_ln13_reg_543_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => \zext_ln13_reg_543_reg[8]_0\(1),
      Q => \^zext_ln13_reg_543_reg[2]_0\(1),
      R => '0'
    );
\zext_ln13_reg_543_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => \zext_ln13_reg_543_reg[8]_0\(2),
      Q => \^zext_ln13_reg_543_reg[2]_0\(2),
      R => '0'
    );
\zext_ln13_reg_543_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => \zext_ln13_reg_543_reg[8]_0\(3),
      Q => zext_ln13_reg_543(3),
      R => '0'
    );
\zext_ln13_reg_543_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => \zext_ln13_reg_543_reg[8]_0\(4),
      Q => zext_ln13_reg_543(4),
      R => '0'
    );
\zext_ln13_reg_543_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => \zext_ln13_reg_543_reg[8]_0\(5),
      Q => zext_ln13_reg_543(5),
      R => '0'
    );
\zext_ln13_reg_543_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => \zext_ln13_reg_543_reg[8]_0\(6),
      Q => zext_ln13_reg_543(6),
      R => '0'
    );
\zext_ln13_reg_543_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => \zext_ln13_reg_543_reg[8]_0\(7),
      Q => zext_ln13_reg_543(7),
      R => '0'
    );
\zext_ln13_reg_543_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^compute_bit_length_u0_extld_loc_read\,
      D => \zext_ln13_reg_543_reg[8]_0\(8),
      Q => zext_ln13_reg_543(8),
      R => '0'
    );
\zext_ln544_7_reg_655[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tmp_fu_452_p3,
      I1 => \^q\(3),
      I2 => icmp_ln883_fu_472_p2,
      I3 => icmp_ln883_1_fu_478_p2,
      O => internal_length_hist_2_reg_6600
    );
\zext_ln544_7_reg_655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6600,
      D => length_V_fu_460_p2(0),
      Q => \zext_ln544_7_reg_655_reg_n_7_[0]\,
      R => '0'
    );
\zext_ln544_7_reg_655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6600,
      D => length_V_fu_460_p2(1),
      Q => \zext_ln544_7_reg_655_reg_n_7_[1]\,
      R => '0'
    );
\zext_ln544_7_reg_655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6600,
      D => length_V_fu_460_p2(2),
      Q => \zext_ln544_7_reg_655_reg_n_7_[2]\,
      R => '0'
    );
\zext_ln544_7_reg_655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6600,
      D => length_V_fu_460_p2(3),
      Q => \zext_ln544_7_reg_655_reg_n_7_[3]\,
      R => '0'
    );
\zext_ln544_7_reg_655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6600,
      D => length_V_fu_460_p2(4),
      Q => \zext_ln544_7_reg_655_reg_n_7_[4]\,
      R => '0'
    );
\zext_ln544_7_reg_655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_length_hist_2_reg_6600,
      D => length_V_fu_460_p2(5),
      Q => \zext_ln544_7_reg_655_reg_n_7_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_codeword is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_0_reg_230_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \i1_0_reg_241_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    create_codeword_U0_ap_ready : out STD_LOGIC;
    create_codeword_U0_codeword_length_histogram_V_ce0 : out STD_LOGIC;
    \odata_reg[32]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    full_n : out STD_LOGIC;
    \count_reg[0]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    empty_n_reg_2 : out STD_LOGIC;
    ap_sync_done : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    \count_reg[0]_1\ : out STD_LOGIC;
    \count_reg[0]_2\ : out STD_LOGIC;
    \count_reg[0]_3\ : out STD_LOGIC;
    \count_reg[0]_4\ : out STD_LOGIC;
    encoding_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TKEEP : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    stream_buffer_3_t_q0 : in STD_LOGIC;
    stream_buffer_5_t_q0 : in STD_LOGIC;
    stream_buffer_6_t_q0 : in STD_LOGIC;
    icmp_ln883_fu_317_p2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    create_codeword_U0_ap_start : in STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    Block_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    extLd_loc_c19_empty_n : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 4 downto 0 );
    empty_n_reg_3 : in STD_LOGIC;
    truncated_length_his_1_t_empty_n : in STD_LOGIC;
    stream_buffer_3_t_empty_n : in STD_LOGIC;
    stream_buffer_5_t_empty_n : in STD_LOGIC;
    stream_buffer_6_t_empty_n : in STD_LOGIC;
    symbol_bits_V_t_empty_n : in STD_LOGIC;
    DPRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0199_0_reg_217_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_codeword : entity is "create_codeword";
end design_1_huffman_encoding_0_1_create_codeword;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_codeword is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln1503_fu_277_p2 : STD_LOGIC_VECTOR ( 25 downto 1 );
  signal \ap_CS_fsm[2]_i_2__1_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2__0_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_7\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_2__0_n_7\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_7\ : STD_LOGIC;
  signal encoding_TVALID_int : STD_LOGIC;
  signal first_codeword_V_add_1_reg_502 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i1_0_reg_241 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal i1_0_reg_2410 : STD_LOGIC;
  signal \^i1_0_reg_241_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_0_reg_2300 : STD_LOGIC;
  signal \^i_0_reg_230_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_4_fu_297_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal i_4_reg_462 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_4_reg_462[6]_i_2_n_7\ : STD_LOGIC;
  signal \i_4_reg_462[8]_i_2_n_7\ : STD_LOGIC;
  signal \i_4_reg_462[8]_i_3_n_7\ : STD_LOGIC;
  signal i_fu_258_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal icmp_ln18_reg_428 : STD_LOGIC;
  signal \icmp_ln18_reg_428[0]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln26_fu_291_p2 : STD_LOGIC;
  signal \icmp_ln26_reg_458[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln26_reg_458_reg_n_7_[0]\ : STD_LOGIC;
  signal icmp_ln883_reg_498 : STD_LOGIC;
  signal length_V_reg_492 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0199_0_reg_217[5]_i_2_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217[5]_i_3_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217[5]_i_4_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217[5]_i_5_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217[9]_i_2_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217[9]_i_3_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217[9]_i_4_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217[9]_i_5_n_7\ : STD_LOGIC;
  signal p_0199_0_reg_217_reg0 : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[13]_i_1_n_10\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[13]_i_1_n_9\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[17]_i_1_n_10\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[21]_i_1_n_10\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[21]_i_1_n_8\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[21]_i_1_n_9\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[25]_i_1_n_10\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[25]_i_1_n_8\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[25]_i_1_n_9\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[5]_i_1_n_10\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \p_0199_0_reg_217_reg_n_7_[26]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal regslice_both_encoding_V_data_V_U_n_13 : STD_LOGIC;
  signal result_dest_V_reg_517 : STD_LOGIC;
  signal result_id_V_reg_512 : STD_LOGIC;
  signal \result_last_V_reg_477[0]_i_1_n_7\ : STD_LOGIC;
  signal \result_last_V_reg_477[0]_i_2_n_7\ : STD_LOGIC;
  signal \result_last_V_reg_477_reg_n_7_[0]\ : STD_LOGIC;
  signal result_user_V_reg_507 : STD_LOGIC;
  signal tmp_2_fu_401_p3 : STD_LOGIC_VECTOR ( 26 downto 5 );
  signal tmp_data_V_fu_102_reg : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal trunc_ln1503_fu_273_p1 : STD_LOGIC_VECTOR ( 25 downto 1 );
  signal we01 : STD_LOGIC;
  signal \zext_ln21_reg_437_reg_n_7_[0]\ : STD_LOGIC;
  signal \zext_ln21_reg_437_reg_n_7_[1]\ : STD_LOGIC;
  signal \zext_ln21_reg_437_reg_n_7_[2]\ : STD_LOGIC;
  signal \zext_ln21_reg_437_reg_n_7_[3]\ : STD_LOGIC;
  signal \zext_ln21_reg_437_reg_n_7_[4]\ : STD_LOGIC;
  signal \NLW_p_0199_0_reg_217_reg[26]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0199_0_reg_217_reg[26]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_0199_0_reg_217_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2__0\ : label is "soft_lutpair116";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_2__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \i_0_reg_230[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i_0_reg_230[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i_0_reg_230[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i_0_reg_230[4]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \i_4_reg_462[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i_4_reg_462[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i_4_reg_462[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_4_reg_462[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i_4_reg_462[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \i_4_reg_462[6]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_4_reg_462[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i_4_reg_462[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \icmp_ln26_reg_458[0]_i_1\ : label is "soft_lutpair116";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \i1_0_reg_241_reg[7]_0\(7 downto 0) <= \^i1_0_reg_241_reg[7]_0\(7 downto 0);
  \i_0_reg_230_reg[4]_0\(4 downto 0) <= \^i_0_reg_230_reg[4]_0\(4 downto 0);
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF404040"
    )
        port map (
      I0 => ap_done_reg_0,
      I1 => create_codeword_U0_ap_start,
      I2 => \^q\(0),
      I3 => p_1_in,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^i_0_reg_230_reg[4]_0\(4),
      I2 => \ap_CS_fsm[2]_i_2__1_n_7\,
      I3 => \^i_0_reg_230_reg[4]_0\(3),
      I4 => \^i_0_reg_230_reg[4]_0\(2),
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^i_0_reg_230_reg[4]_0\(1),
      I1 => \^i_0_reg_230_reg[4]_0\(0),
      O => \ap_CS_fsm[2]_i_2__1_n_7\
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0000"
    )
        port map (
      I0 => i1_0_reg_241(8),
      I1 => \^i1_0_reg_241_reg[7]_0\(6),
      I2 => \ap_CS_fsm[4]_i_2__0_n_7\,
      I3 => \^i1_0_reg_241_reg[7]_0\(7),
      I4 => \^q\(1),
      O => ap_NS_fsm1
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(4),
      I1 => \^i1_0_reg_241_reg[7]_0\(2),
      I2 => \^i1_0_reg_241_reg[7]_0\(1),
      I3 => \^i1_0_reg_241_reg[7]_0\(0),
      I4 => \^i1_0_reg_241_reg[7]_0\(3),
      I5 => \^i1_0_reg_241_reg[7]_0\(5),
      O => \ap_CS_fsm[4]_i_2__0_n_7\
    );
\ap_CS_fsm[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => i1_0_reg_241(8),
      I1 => \^i1_0_reg_241_reg[7]_0\(6),
      I2 => \icmp_ln26_reg_458[0]_i_2_n_7\,
      I3 => \^i1_0_reg_241_reg[7]_0\(7),
      I4 => \^q\(1),
      O => \ap_CS_fsm[8]_i_2__0_n_7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm1,
      Q => \^q\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(2),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_encoding_V_data_V_U_n_13,
      Q => ap_done_reg_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_enable_reg_pp0_iter0_i_2__0_n_7\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_NS_fsm15_out,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_7\
    );
\ap_enable_reg_pp0_iter0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^i_0_reg_230_reg[4]_0\(4),
      I1 => \^i_0_reg_230_reg[4]_0\(1),
      I2 => \^i_0_reg_230_reg[4]_0\(0),
      I3 => \^i_0_reg_230_reg[4]_0\(3),
      I4 => \^i_0_reg_230_reg[4]_0\(2),
      O => \ap_enable_reg_pp0_iter0_i_2__0_n_7\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_7\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \^i_0_reg_230_reg[4]_0\(2),
      I1 => \^i_0_reg_230_reg[4]_0\(3),
      I2 => \^i_0_reg_230_reg[4]_0\(0),
      I3 => \^i_0_reg_230_reg[4]_0\(1),
      I4 => \^i_0_reg_230_reg[4]_0\(4),
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_7\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_7\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
first_codeword_V_U: entity work.design_1_huffman_encoding_0_1_create_codeword_flbW
     port map (
      D(21 downto 0) => tmp_2_fu_401_p3(26 downto 5),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => p_0199_0_reg_217_reg0,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => \^q\(2),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      icmp_ln18_reg_428 => icmp_ln18_reg_428,
      icmp_ln883_reg_498 => icmp_ln883_reg_498,
      \q0_reg[26]\(4 downto 0) => first_codeword_V_add_1_reg_502(4 downto 0),
      \q0_reg[26]_0\(4) => \zext_ln21_reg_437_reg_n_7_[4]\,
      \q0_reg[26]_0\(3) => \zext_ln21_reg_437_reg_n_7_[3]\,
      \q0_reg[26]_0\(2) => \zext_ln21_reg_437_reg_n_7_[2]\,
      \q0_reg[26]_0\(1) => \zext_ln21_reg_437_reg_n_7_[1]\,
      \q0_reg[26]_0\(0) => \zext_ln21_reg_437_reg_n_7_[0]\,
      \ram_reg_0_15_0_0__0\ => \icmp_ln26_reg_458_reg_n_7_[0]\,
      \ram_reg_0_15_0_0__52\(25) => \p_0199_0_reg_217_reg_n_7_[26]\,
      \ram_reg_0_15_0_0__52\(24 downto 0) => trunc_ln1503_fu_273_p1(25 downto 1),
      \tmp_data_V_fu_102_reg[5]\(4 downto 0) => length_V_reg_492(4 downto 0)
    );
\first_codeword_V_add_1_reg_502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => DOBDO(0),
      Q => first_codeword_V_add_1_reg_502(0),
      R => '0'
    );
\first_codeword_V_add_1_reg_502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => DOBDO(1),
      Q => first_codeword_V_add_1_reg_502(1),
      R => '0'
    );
\first_codeword_V_add_1_reg_502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => DOBDO(2),
      Q => first_codeword_V_add_1_reg_502(2),
      R => '0'
    );
\first_codeword_V_add_1_reg_502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => DOBDO(3),
      Q => first_codeword_V_add_1_reg_502(3),
      R => '0'
    );
\first_codeword_V_add_1_reg_502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => DOBDO(4),
      Q => first_codeword_V_add_1_reg_502(4),
      R => '0'
    );
\i1_0_reg_241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_2410,
      D => i_4_reg_462(0),
      Q => \^i1_0_reg_241_reg[7]_0\(0),
      R => ap_CS_fsm_state4
    );
\i1_0_reg_241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_2410,
      D => i_4_reg_462(1),
      Q => \^i1_0_reg_241_reg[7]_0\(1),
      R => ap_CS_fsm_state4
    );
\i1_0_reg_241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_2410,
      D => i_4_reg_462(2),
      Q => \^i1_0_reg_241_reg[7]_0\(2),
      R => ap_CS_fsm_state4
    );
\i1_0_reg_241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_2410,
      D => i_4_reg_462(3),
      Q => \^i1_0_reg_241_reg[7]_0\(3),
      R => ap_CS_fsm_state4
    );
\i1_0_reg_241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_2410,
      D => i_4_reg_462(4),
      Q => \^i1_0_reg_241_reg[7]_0\(4),
      R => ap_CS_fsm_state4
    );
\i1_0_reg_241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_2410,
      D => i_4_reg_462(5),
      Q => \^i1_0_reg_241_reg[7]_0\(5),
      R => ap_CS_fsm_state4
    );
\i1_0_reg_241_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_2410,
      D => i_4_reg_462(6),
      Q => \^i1_0_reg_241_reg[7]_0\(6),
      R => ap_CS_fsm_state4
    );
\i1_0_reg_241_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_2410,
      D => i_4_reg_462(7),
      Q => \^i1_0_reg_241_reg[7]_0\(7),
      R => ap_CS_fsm_state4
    );
\i1_0_reg_241_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i1_0_reg_2410,
      D => i_4_reg_462(8),
      Q => i1_0_reg_241(8),
      R => ap_CS_fsm_state4
    );
\i_0_reg_230[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_0_reg_230_reg[4]_0\(0),
      O => i_fu_258_p2(0)
    );
\i_0_reg_230[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_0_reg_230_reg[4]_0\(0),
      I1 => \^i_0_reg_230_reg[4]_0\(1),
      O => i_fu_258_p2(1)
    );
\i_0_reg_230[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i_0_reg_230_reg[4]_0\(2),
      I1 => \^i_0_reg_230_reg[4]_0\(0),
      I2 => \^i_0_reg_230_reg[4]_0\(1),
      O => i_fu_258_p2(2)
    );
\i_0_reg_230[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^i_0_reg_230_reg[4]_0\(0),
      I1 => \^i_0_reg_230_reg[4]_0\(1),
      I2 => \^i_0_reg_230_reg[4]_0\(2),
      I3 => \^i_0_reg_230_reg[4]_0\(3),
      O => i_fu_258_p2(3)
    );
\i_0_reg_230[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in,
      I1 => ap_enable_reg_pp0_iter0,
      O => i_0_reg_2300
    );
\i_0_reg_230[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^i_0_reg_230_reg[4]_0\(0),
      I1 => \^i_0_reg_230_reg[4]_0\(1),
      I2 => \^i_0_reg_230_reg[4]_0\(3),
      I3 => \^i_0_reg_230_reg[4]_0\(2),
      I4 => \^i_0_reg_230_reg[4]_0\(4),
      O => i_fu_258_p2(4)
    );
\i_0_reg_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_2300,
      D => i_fu_258_p2(0),
      Q => \^i_0_reg_230_reg[4]_0\(0),
      R => ap_NS_fsm15_out
    );
\i_0_reg_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_2300,
      D => i_fu_258_p2(1),
      Q => \^i_0_reg_230_reg[4]_0\(1),
      R => ap_NS_fsm15_out
    );
\i_0_reg_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_2300,
      D => i_fu_258_p2(2),
      Q => \^i_0_reg_230_reg[4]_0\(2),
      R => ap_NS_fsm15_out
    );
\i_0_reg_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_2300,
      D => i_fu_258_p2(3),
      Q => \^i_0_reg_230_reg[4]_0\(3),
      R => ap_NS_fsm15_out
    );
\i_0_reg_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_reg_2300,
      D => i_fu_258_p2(4),
      Q => \^i_0_reg_230_reg[4]_0\(4),
      R => ap_NS_fsm15_out
    );
\i_4_reg_462[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(0),
      O => i_4_fu_297_p2(0)
    );
\i_4_reg_462[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(1),
      I1 => \^i1_0_reg_241_reg[7]_0\(0),
      O => i_4_fu_297_p2(1)
    );
\i_4_reg_462[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(2),
      I1 => \^i1_0_reg_241_reg[7]_0\(1),
      I2 => \^i1_0_reg_241_reg[7]_0\(0),
      O => i_4_fu_297_p2(2)
    );
\i_4_reg_462[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(3),
      I1 => \^i1_0_reg_241_reg[7]_0\(1),
      I2 => \^i1_0_reg_241_reg[7]_0\(0),
      I3 => \^i1_0_reg_241_reg[7]_0\(2),
      O => i_4_fu_297_p2(3)
    );
\i_4_reg_462[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(4),
      I1 => \^i1_0_reg_241_reg[7]_0\(2),
      I2 => \^i1_0_reg_241_reg[7]_0\(0),
      I3 => \^i1_0_reg_241_reg[7]_0\(1),
      I4 => \^i1_0_reg_241_reg[7]_0\(3),
      O => i_4_fu_297_p2(4)
    );
\i_4_reg_462[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(5),
      I1 => \^i1_0_reg_241_reg[7]_0\(3),
      I2 => \^i1_0_reg_241_reg[7]_0\(1),
      I3 => \^i1_0_reg_241_reg[7]_0\(0),
      I4 => \^i1_0_reg_241_reg[7]_0\(2),
      I5 => \^i1_0_reg_241_reg[7]_0\(4),
      O => i_4_fu_297_p2(5)
    );
\i_4_reg_462[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(6),
      I1 => \^i1_0_reg_241_reg[7]_0\(4),
      I2 => \^i1_0_reg_241_reg[7]_0\(2),
      I3 => \i_4_reg_462[6]_i_2_n_7\,
      I4 => \^i1_0_reg_241_reg[7]_0\(3),
      I5 => \^i1_0_reg_241_reg[7]_0\(5),
      O => i_4_fu_297_p2(6)
    );
\i_4_reg_462[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(0),
      I1 => \^i1_0_reg_241_reg[7]_0\(1),
      O => \i_4_reg_462[6]_i_2_n_7\
    );
\i_4_reg_462[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \i_4_reg_462[8]_i_2_n_7\,
      I1 => \^i1_0_reg_241_reg[7]_0\(7),
      I2 => \i_4_reg_462[8]_i_3_n_7\,
      I3 => \^i1_0_reg_241_reg[7]_0\(6),
      O => i_4_fu_297_p2(7)
    );
\i_4_reg_462[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC8CCCCC"
    )
        port map (
      I0 => \i_4_reg_462[8]_i_2_n_7\,
      I1 => i1_0_reg_241(8),
      I2 => \^i1_0_reg_241_reg[7]_0\(6),
      I3 => \i_4_reg_462[8]_i_3_n_7\,
      I4 => \^i1_0_reg_241_reg[7]_0\(7),
      O => i_4_fu_297_p2(8)
    );
\i_4_reg_462[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(4),
      I1 => \^i1_0_reg_241_reg[7]_0\(2),
      I2 => \^i1_0_reg_241_reg[7]_0\(1),
      I3 => \^i1_0_reg_241_reg[7]_0\(0),
      I4 => \^i1_0_reg_241_reg[7]_0\(3),
      I5 => \^i1_0_reg_241_reg[7]_0\(5),
      O => \i_4_reg_462[8]_i_2_n_7\
    );
\i_4_reg_462[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(4),
      I1 => \^i1_0_reg_241_reg[7]_0\(2),
      I2 => \^i1_0_reg_241_reg[7]_0\(0),
      I3 => \^i1_0_reg_241_reg[7]_0\(1),
      I4 => \^i1_0_reg_241_reg[7]_0\(3),
      I5 => \^i1_0_reg_241_reg[7]_0\(5),
      O => \i_4_reg_462[8]_i_3_n_7\
    );
\i_4_reg_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_297_p2(0),
      Q => i_4_reg_462(0),
      R => '0'
    );
\i_4_reg_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_297_p2(1),
      Q => i_4_reg_462(1),
      R => '0'
    );
\i_4_reg_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_297_p2(2),
      Q => i_4_reg_462(2),
      R => '0'
    );
\i_4_reg_462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_297_p2(3),
      Q => i_4_reg_462(3),
      R => '0'
    );
\i_4_reg_462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_297_p2(4),
      Q => i_4_reg_462(4),
      R => '0'
    );
\i_4_reg_462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_297_p2(5),
      Q => i_4_reg_462(5),
      R => '0'
    );
\i_4_reg_462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_297_p2(6),
      Q => i_4_reg_462(6),
      R => '0'
    );
\i_4_reg_462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_297_p2(7),
      Q => i_4_reg_462(7),
      R => '0'
    );
\i_4_reg_462_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_4_fu_297_p2(8),
      Q => i_4_reg_462(8),
      R => '0'
    );
\icmp_ln18_reg_428[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => \^i_0_reg_230_reg[4]_0\(4),
      I1 => \ap_CS_fsm[2]_i_2__1_n_7\,
      I2 => \^i_0_reg_230_reg[4]_0\(3),
      I3 => \^i_0_reg_230_reg[4]_0\(2),
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => icmp_ln18_reg_428,
      O => \icmp_ln18_reg_428[0]_i_1_n_7\
    );
\icmp_ln18_reg_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln18_reg_428[0]_i_1_n_7\,
      Q => icmp_ln18_reg_428,
      R => '0'
    );
\icmp_ln26_reg_458[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(7),
      I1 => \icmp_ln26_reg_458[0]_i_2_n_7\,
      I2 => \^i1_0_reg_241_reg[7]_0\(6),
      I3 => i1_0_reg_241(8),
      O => icmp_ln26_fu_291_p2
    );
\icmp_ln26_reg_458[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(4),
      I1 => \^i1_0_reg_241_reg[7]_0\(2),
      I2 => \^i1_0_reg_241_reg[7]_0\(0),
      I3 => \^i1_0_reg_241_reg[7]_0\(1),
      I4 => \^i1_0_reg_241_reg[7]_0\(3),
      I5 => \^i1_0_reg_241_reg[7]_0\(5),
      O => \icmp_ln26_reg_458[0]_i_2_n_7\
    );
\icmp_ln26_reg_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => icmp_ln26_fu_291_p2,
      Q => \icmp_ln26_reg_458_reg_n_7_[0]\,
      R => '0'
    );
\icmp_ln883_reg_498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => icmp_ln883_fu_317_p2,
      Q => icmp_ln883_reg_498,
      R => '0'
    );
\length_V_reg_492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => DOBDO(0),
      Q => length_V_reg_492(0),
      R => '0'
    );
\length_V_reg_492_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => DOBDO(1),
      Q => length_V_reg_492(1),
      R => '0'
    );
\length_V_reg_492_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => DOBDO(2),
      Q => length_V_reg_492(2),
      R => '0'
    );
\length_V_reg_492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => DOBDO(3),
      Q => length_V_reg_492(3),
      R => '0'
    );
\length_V_reg_492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => DOBDO(4),
      Q => length_V_reg_492(4),
      R => '0'
    );
\p_0199_0_reg_217[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_done_reg_0,
      I1 => create_codeword_U0_ap_start,
      I2 => \^q\(0),
      O => ap_NS_fsm15_out
    );
\p_0199_0_reg_217[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_273_p1(1),
      I1 => \p_0199_0_reg_217_reg[9]_0\(1),
      O => add_ln1503_fu_277_p2(1)
    );
\p_0199_0_reg_217[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_273_p1(4),
      I1 => \p_0199_0_reg_217_reg[9]_0\(4),
      O => \p_0199_0_reg_217[5]_i_2_n_7\
    );
\p_0199_0_reg_217[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_273_p1(3),
      I1 => \p_0199_0_reg_217_reg[9]_0\(3),
      O => \p_0199_0_reg_217[5]_i_3_n_7\
    );
\p_0199_0_reg_217[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_273_p1(2),
      I1 => \p_0199_0_reg_217_reg[9]_0\(2),
      O => \p_0199_0_reg_217[5]_i_4_n_7\
    );
\p_0199_0_reg_217[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_273_p1(1),
      I1 => \p_0199_0_reg_217_reg[9]_0\(1),
      O => \p_0199_0_reg_217[5]_i_5_n_7\
    );
\p_0199_0_reg_217[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_273_p1(8),
      I1 => \p_0199_0_reg_217_reg[9]_0\(8),
      O => \p_0199_0_reg_217[9]_i_2_n_7\
    );
\p_0199_0_reg_217[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_273_p1(7),
      I1 => \p_0199_0_reg_217_reg[9]_0\(7),
      O => \p_0199_0_reg_217[9]_i_3_n_7\
    );
\p_0199_0_reg_217[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_273_p1(6),
      I1 => \p_0199_0_reg_217_reg[9]_0\(6),
      O => \p_0199_0_reg_217[9]_i_4_n_7\
    );
\p_0199_0_reg_217[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln1503_fu_273_p1(5),
      I1 => \p_0199_0_reg_217_reg[9]_0\(5),
      O => \p_0199_0_reg_217[9]_i_5_n_7\
    );
\p_0199_0_reg_217_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(9),
      Q => trunc_ln1503_fu_273_p1(10),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(10),
      Q => trunc_ln1503_fu_273_p1(11),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(11),
      Q => trunc_ln1503_fu_273_p1(12),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(12),
      Q => trunc_ln1503_fu_273_p1(13),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0199_0_reg_217_reg[9]_i_1_n_7\,
      CO(3) => \p_0199_0_reg_217_reg[13]_i_1_n_7\,
      CO(2) => \p_0199_0_reg_217_reg[13]_i_1_n_8\,
      CO(1) => \p_0199_0_reg_217_reg[13]_i_1_n_9\,
      CO(0) => \p_0199_0_reg_217_reg[13]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1503_fu_277_p2(12 downto 9),
      S(3 downto 0) => trunc_ln1503_fu_273_p1(12 downto 9)
    );
\p_0199_0_reg_217_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(13),
      Q => trunc_ln1503_fu_273_p1(14),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(14),
      Q => trunc_ln1503_fu_273_p1(15),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(15),
      Q => trunc_ln1503_fu_273_p1(16),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(16),
      Q => trunc_ln1503_fu_273_p1(17),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0199_0_reg_217_reg[13]_i_1_n_7\,
      CO(3) => \p_0199_0_reg_217_reg[17]_i_1_n_7\,
      CO(2) => \p_0199_0_reg_217_reg[17]_i_1_n_8\,
      CO(1) => \p_0199_0_reg_217_reg[17]_i_1_n_9\,
      CO(0) => \p_0199_0_reg_217_reg[17]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1503_fu_277_p2(16 downto 13),
      S(3 downto 0) => trunc_ln1503_fu_273_p1(16 downto 13)
    );
\p_0199_0_reg_217_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(17),
      Q => trunc_ln1503_fu_273_p1(18),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(18),
      Q => trunc_ln1503_fu_273_p1(19),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => \p_0199_0_reg_217_reg[9]_0\(0),
      Q => trunc_ln1503_fu_273_p1(1),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(19),
      Q => trunc_ln1503_fu_273_p1(20),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(20),
      Q => trunc_ln1503_fu_273_p1(21),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0199_0_reg_217_reg[17]_i_1_n_7\,
      CO(3) => \p_0199_0_reg_217_reg[21]_i_1_n_7\,
      CO(2) => \p_0199_0_reg_217_reg[21]_i_1_n_8\,
      CO(1) => \p_0199_0_reg_217_reg[21]_i_1_n_9\,
      CO(0) => \p_0199_0_reg_217_reg[21]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1503_fu_277_p2(20 downto 17),
      S(3 downto 0) => trunc_ln1503_fu_273_p1(20 downto 17)
    );
\p_0199_0_reg_217_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(21),
      Q => trunc_ln1503_fu_273_p1(22),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(22),
      Q => trunc_ln1503_fu_273_p1(23),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(23),
      Q => trunc_ln1503_fu_273_p1(24),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(24),
      Q => trunc_ln1503_fu_273_p1(25),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0199_0_reg_217_reg[21]_i_1_n_7\,
      CO(3) => \p_0199_0_reg_217_reg[25]_i_1_n_7\,
      CO(2) => \p_0199_0_reg_217_reg[25]_i_1_n_8\,
      CO(1) => \p_0199_0_reg_217_reg[25]_i_1_n_9\,
      CO(0) => \p_0199_0_reg_217_reg[25]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1503_fu_277_p2(24 downto 21),
      S(3 downto 0) => trunc_ln1503_fu_273_p1(24 downto 21)
    );
\p_0199_0_reg_217_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(25),
      Q => \p_0199_0_reg_217_reg_n_7_[26]\,
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0199_0_reg_217_reg[25]_i_1_n_7\,
      CO(3 downto 0) => \NLW_p_0199_0_reg_217_reg[26]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_p_0199_0_reg_217_reg[26]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln1503_fu_277_p2(25),
      S(3 downto 1) => B"000",
      S(0) => trunc_ln1503_fu_273_p1(25)
    );
\p_0199_0_reg_217_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(1),
      Q => trunc_ln1503_fu_273_p1(2),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(2),
      Q => trunc_ln1503_fu_273_p1(3),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(3),
      Q => trunc_ln1503_fu_273_p1(4),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(4),
      Q => trunc_ln1503_fu_273_p1(5),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_0199_0_reg_217_reg[5]_i_1_n_7\,
      CO(2) => \p_0199_0_reg_217_reg[5]_i_1_n_8\,
      CO(1) => \p_0199_0_reg_217_reg[5]_i_1_n_9\,
      CO(0) => \p_0199_0_reg_217_reg[5]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln1503_fu_273_p1(4 downto 1),
      O(3 downto 1) => add_ln1503_fu_277_p2(4 downto 2),
      O(0) => \NLW_p_0199_0_reg_217_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \p_0199_0_reg_217[5]_i_2_n_7\,
      S(2) => \p_0199_0_reg_217[5]_i_3_n_7\,
      S(1) => \p_0199_0_reg_217[5]_i_4_n_7\,
      S(0) => \p_0199_0_reg_217[5]_i_5_n_7\
    );
\p_0199_0_reg_217_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(5),
      Q => trunc_ln1503_fu_273_p1(6),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(6),
      Q => trunc_ln1503_fu_273_p1(7),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(7),
      Q => trunc_ln1503_fu_273_p1(8),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0199_0_reg_217_reg0,
      D => add_ln1503_fu_277_p2(8),
      Q => trunc_ln1503_fu_273_p1(9),
      R => ap_NS_fsm15_out
    );
\p_0199_0_reg_217_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0199_0_reg_217_reg[5]_i_1_n_7\,
      CO(3) => \p_0199_0_reg_217_reg[9]_i_1_n_7\,
      CO(2) => \p_0199_0_reg_217_reg[9]_i_1_n_8\,
      CO(1) => \p_0199_0_reg_217_reg[9]_i_1_n_9\,
      CO(0) => \p_0199_0_reg_217_reg[9]_i_1_n_10\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln1503_fu_273_p1(8 downto 5),
      O(3 downto 0) => add_ln1503_fu_277_p2(8 downto 5),
      S(3) => \p_0199_0_reg_217[9]_i_2_n_7\,
      S(2) => \p_0199_0_reg_217[9]_i_3_n_7\,
      S(1) => \p_0199_0_reg_217[9]_i_4_n_7\,
      S(0) => \p_0199_0_reg_217[9]_i_5_n_7\
    );
\ram_reg_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      O => create_codeword_U0_codeword_length_histogram_V_ce0
    );
regslice_both_encoding_V_data_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized2\
     port map (
      ADDRBWRADDR(0) => ADDRBWRADDR(0),
      Block_proc_U0_ap_start => Block_proc_U0_ap_start,
      D(4 downto 2) => ap_NS_fsm(8 downto 6),
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      DPRA(0) => DPRA(0),
      E(0) => i1_0_reg_2410,
      Q(5) => ap_CS_fsm_state10,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \^q\(0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm[8]_i_2__0_n_7\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_0 => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_encoding_V_data_V_U_n_13,
      ap_rst_n_1 => ap_rst_n_0,
      ap_sync_done => ap_sync_done,
      \count_reg[0]_0\ => create_codeword_U0_ap_ready,
      \count_reg[0]_1\ => \count_reg[0]\,
      \count_reg[0]_2\ => \count_reg[0]_0\,
      \count_reg[0]_3\ => \count_reg[0]_1\,
      \count_reg[0]_4\ => \count_reg[0]_2\,
      \count_reg[0]_5\ => \count_reg[0]_3\,
      \count_reg[0]_6\ => \count_reg[0]_4\,
      \count_reg[1]_0\ => \icmp_ln26_reg_458_reg_n_7_[0]\,
      create_codeword_U0_ap_start => create_codeword_U0_ap_start,
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => empty_n_reg_0,
      empty_n_reg_1 => empty_n_reg_1,
      empty_n_reg_2 => empty_n_reg_2,
      empty_n_reg_3 => empty_n_reg_3,
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      extLd_loc_c19_empty_n => extLd_loc_c19_empty_n,
      full_n => full_n,
      \ireg_reg[26]\(26 downto 0) => tmp_data_V_fu_102_reg(26 downto 0),
      \odata_reg[32]\(27 downto 0) => \odata_reg[32]\(27 downto 0),
      stream_buffer_3_t_empty_n => stream_buffer_3_t_empty_n,
      stream_buffer_5_t_empty_n => stream_buffer_5_t_empty_n,
      stream_buffer_6_t_empty_n => stream_buffer_6_t_empty_n,
      symbol_bits_V_t_empty_n => symbol_bits_V_t_empty_n,
      \tptr_reg[0]\(0) => \tptr_reg[0]\(0),
      \tptr_reg[0]_0\(0) => \tptr_reg[0]_0\(0),
      \tptr_reg[0]_1\(0) => \tptr_reg[0]_1\(0),
      truncated_length_his_1_t_empty_n => truncated_length_his_1_t_empty_n
    );
regslice_both_encoding_V_dest_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized1\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TDEST(0) => encoding_TDEST(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      result_dest_V_reg_517 => result_dest_V_reg_517
    );
regslice_both_encoding_V_id_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized1_44\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TID(0) => encoding_TID(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      result_id_V_reg_512 => result_id_V_reg_512
    );
regslice_both_encoding_V_keep_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized3\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TKEEP(0) => encoding_TKEEP(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int
    );
regslice_both_encoding_V_last_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized1_45\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TLAST(0) => encoding_TLAST(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TVALID_int => encoding_TVALID_int,
      \odata_reg[0]\ => \result_last_V_reg_477_reg_n_7_[0]\
    );
regslice_both_encoding_V_user_V_U: entity work.\design_1_huffman_encoding_0_1_regslice_both__parameterized1_46\
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TREADY => encoding_TREADY,
      encoding_TUSER(0) => encoding_TUSER(0),
      encoding_TVALID_int => encoding_TVALID_int,
      result_user_V_reg_507 => result_user_V_reg_507
    );
\result_dest_V_reg_517_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => stream_buffer_6_t_q0,
      Q => result_dest_V_reg_517,
      R => '0'
    );
\result_id_V_reg_512_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => stream_buffer_5_t_q0,
      Q => result_id_V_reg_512,
      R => '0'
    );
\result_last_V_reg_477[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^i1_0_reg_241_reg[7]_0\(7),
      I2 => \result_last_V_reg_477[0]_i_2_n_7\,
      I3 => i1_0_reg_241(8),
      I4 => ap_NS_fsm1,
      I5 => \result_last_V_reg_477_reg_n_7_[0]\,
      O => \result_last_V_reg_477[0]_i_1_n_7\
    );
\result_last_V_reg_477[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^i1_0_reg_241_reg[7]_0\(5),
      I1 => \^i1_0_reg_241_reg[7]_0\(3),
      I2 => \i_4_reg_462[6]_i_2_n_7\,
      I3 => \^i1_0_reg_241_reg[7]_0\(2),
      I4 => \^i1_0_reg_241_reg[7]_0\(4),
      I5 => \^i1_0_reg_241_reg[7]_0\(6),
      O => \result_last_V_reg_477[0]_i_2_n_7\
    );
\result_last_V_reg_477_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \result_last_V_reg_477[0]_i_1_n_7\,
      Q => \result_last_V_reg_477_reg_n_7_[0]\,
      R => '0'
    );
\result_user_V_reg_507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => stream_buffer_3_t_q0,
      Q => result_user_V_reg_507,
      R => '0'
    );
\tmp_data_V_fu_102[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => icmp_ln883_reg_498,
      I1 => \icmp_ln26_reg_458_reg_n_7_[0]\,
      I2 => ap_CS_fsm_state7,
      O => we01
    );
\tmp_data_V_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => length_V_reg_492(0),
      Q => tmp_data_V_fu_102_reg(0),
      R => '0'
    );
\tmp_data_V_fu_102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(10),
      Q => tmp_data_V_fu_102_reg(10),
      R => '0'
    );
\tmp_data_V_fu_102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(11),
      Q => tmp_data_V_fu_102_reg(11),
      R => '0'
    );
\tmp_data_V_fu_102_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(12),
      Q => tmp_data_V_fu_102_reg(12),
      R => '0'
    );
\tmp_data_V_fu_102_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(13),
      Q => tmp_data_V_fu_102_reg(13),
      R => '0'
    );
\tmp_data_V_fu_102_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(14),
      Q => tmp_data_V_fu_102_reg(14),
      R => '0'
    );
\tmp_data_V_fu_102_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(15),
      Q => tmp_data_V_fu_102_reg(15),
      R => '0'
    );
\tmp_data_V_fu_102_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(16),
      Q => tmp_data_V_fu_102_reg(16),
      R => '0'
    );
\tmp_data_V_fu_102_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(17),
      Q => tmp_data_V_fu_102_reg(17),
      R => '0'
    );
\tmp_data_V_fu_102_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(18),
      Q => tmp_data_V_fu_102_reg(18),
      R => '0'
    );
\tmp_data_V_fu_102_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(19),
      Q => tmp_data_V_fu_102_reg(19),
      R => '0'
    );
\tmp_data_V_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => length_V_reg_492(1),
      Q => tmp_data_V_fu_102_reg(1),
      R => '0'
    );
\tmp_data_V_fu_102_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(20),
      Q => tmp_data_V_fu_102_reg(20),
      R => '0'
    );
\tmp_data_V_fu_102_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(21),
      Q => tmp_data_V_fu_102_reg(21),
      R => '0'
    );
\tmp_data_V_fu_102_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(22),
      Q => tmp_data_V_fu_102_reg(22),
      R => '0'
    );
\tmp_data_V_fu_102_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(23),
      Q => tmp_data_V_fu_102_reg(23),
      R => '0'
    );
\tmp_data_V_fu_102_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(24),
      Q => tmp_data_V_fu_102_reg(24),
      R => '0'
    );
\tmp_data_V_fu_102_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(25),
      Q => tmp_data_V_fu_102_reg(25),
      R => '0'
    );
\tmp_data_V_fu_102_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(26),
      Q => tmp_data_V_fu_102_reg(26),
      R => '0'
    );
\tmp_data_V_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => length_V_reg_492(2),
      Q => tmp_data_V_fu_102_reg(2),
      R => '0'
    );
\tmp_data_V_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => length_V_reg_492(3),
      Q => tmp_data_V_fu_102_reg(3),
      R => '0'
    );
\tmp_data_V_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => length_V_reg_492(4),
      Q => tmp_data_V_fu_102_reg(4),
      R => '0'
    );
\tmp_data_V_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(5),
      Q => tmp_data_V_fu_102_reg(5),
      R => '0'
    );
\tmp_data_V_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(6),
      Q => tmp_data_V_fu_102_reg(6),
      R => '0'
    );
\tmp_data_V_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(7),
      Q => tmp_data_V_fu_102_reg(7),
      R => '0'
    );
\tmp_data_V_fu_102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(8),
      Q => tmp_data_V_fu_102_reg(8),
      R => '0'
    );
\tmp_data_V_fu_102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we01,
      D => tmp_2_fu_401_p3(9),
      Q => tmp_data_V_fu_102_reg(9),
      R => '0'
    );
\zext_ln21_reg_437[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF00000000"
    )
        port map (
      I0 => \^i_0_reg_230_reg[4]_0\(2),
      I1 => \^i_0_reg_230_reg[4]_0\(3),
      I2 => \^i_0_reg_230_reg[4]_0\(0),
      I3 => \^i_0_reg_230_reg[4]_0\(1),
      I4 => \^i_0_reg_230_reg[4]_0\(4),
      I5 => ap_CS_fsm_pp0_stage0,
      O => p_1_in
    );
\zext_ln21_reg_437_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \^i_0_reg_230_reg[4]_0\(0),
      Q => \zext_ln21_reg_437_reg_n_7_[0]\,
      R => '0'
    );
\zext_ln21_reg_437_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \^i_0_reg_230_reg[4]_0\(1),
      Q => \zext_ln21_reg_437_reg_n_7_[1]\,
      R => '0'
    );
\zext_ln21_reg_437_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \^i_0_reg_230_reg[4]_0\(2),
      Q => \zext_ln21_reg_437_reg_n_7_[2]\,
      R => '0'
    );
\zext_ln21_reg_437_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \^i_0_reg_230_reg[4]_0\(3),
      Q => \zext_ln21_reg_437_reg_n_7_[3]\,
      R => '0'
    );
\zext_ln21_reg_437_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in,
      D => \^i_0_reg_230_reg[4]_0\(4),
      Q => \zext_ln21_reg_437_reg_n_7_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_create_tree is
  port (
    push_buf : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    left_V_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    push_buf_0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg_reg_1 : out STD_LOGIC;
    \right_V_addr_reg_835_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    right_V_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]\ : out STD_LOGIC;
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    push_buf_1 : out STD_LOGIC;
    ap_done_reg_reg_2 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    create_tree_U0_extLd_loc_read : out STD_LOGIC;
    ap_sync_reg_channel_write_parent_V_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_right_V_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_left_V_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_0_0_i_i_reg_275_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_0_1_i_i_reg_357_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_0_1_i_i_reg_357_reg[8]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    create_tree_U0_in_frequency_V_read : out STD_LOGIC;
    create_tree_U0_ap_done : out STD_LOGIC;
    create_tree_U0_parent_V_ce0 : out STD_LOGIC;
    parent_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_parent_V : in STD_LOGIC;
    iptr : in STD_LOGIC;
    compute_bit_length_U0_right_V_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    iptr_2 : in STD_LOGIC;
    left_V_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_left_V : in STD_LOGIC;
    iptr_3 : in STD_LOGIC;
    right_V_i_full_n : in STD_LOGIC;
    \iptr_reg[0]_1\ : in STD_LOGIC;
    extLd_loc_c20_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_frequency_V_reg_746_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_value_V_reg_741_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sorted_copy1_1_chann_empty_n : in STD_LOGIC;
    sorted_copy1_0_chann_empty_n : in STD_LOGIC;
    extLd_loc_c_empty_n : in STD_LOGIC;
    create_tree_U0_ap_start : in STD_LOGIC;
    \s_value_V_reg_741_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_create_tree : entity is "create_tree";
end design_1_huffman_encoding_0_1_create_tree;

architecture STRUCTURE of design_1_huffman_encoding_0_1_create_tree is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln209_1_fu_675_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln209_fu_704_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln21_fu_500_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln21_reg_761 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln21_reg_761[1]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_reg_761[2]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_reg_761[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_reg_761[4]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_reg_761[5]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_reg_761[6]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_reg_761[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_reg_761[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln21_reg_761[9]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln21_reg_761[9]_i_3_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_1__2_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm111_out : STD_LOGIC;
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_condition_184 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal \ap_done_reg_i_1__4_n_7\ : STD_LOGIC;
  signal \ap_done_reg_i_4__0_n_7\ : STD_LOGIC;
  signal ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_phi_mux_s_1_2_i_i_phi_fu_441_p41 : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  signal ap_sync_channel_write_parent_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_right_V : STD_LOGIC;
  signal create_tree_U0_ap_continue : STD_LOGIC;
  signal \^create_tree_u0_extld_loc_read\ : STD_LOGIC;
  signal extLd_loc_read_reg_734 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal frequency_0_V_ce1 : STD_LOGIC;
  signal frequency_0_V_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal frequency_1_V_U_n_47 : STD_LOGIC;
  signal frequency_1_V_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_fu_515_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal i_reg_770 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \i_reg_770[8]_i_2_n_7\ : STD_LOGIC;
  signal icmp_ln21_fu_510_p2 : STD_LOGIC;
  signal icmp_ln21_reg_766 : STD_LOGIC;
  signal \icmp_ln21_reg_766[0]_i_10_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766[0]_i_11_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766[0]_i_12_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766[0]_i_3_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766[0]_i_4_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766[0]_i_5_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766[0]_i_6_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766[0]_i_7_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766[0]_i_8_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766[0]_i_9_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \icmp_ln21_reg_766_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln21_reg_766_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln21_reg_766_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal icmp_ln34_fu_588_p2 : STD_LOGIC;
  signal icmp_ln52_1_fu_645_p2 : STD_LOGIC;
  signal icmp_ln52_fu_640_p2 : STD_LOGIC;
  signal icmp_ln879_3_fu_663_p2 : STD_LOGIC;
  signal icmp_ln879_fu_611_p2 : STD_LOGIC;
  signal in_count_V_1_fu_722_p2 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal intermediate_freq_V_1_fu_572_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intermediate_freq_V_1_reg_795 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intermediate_freq_ne_fu_580_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal intermediate_freq_ne_reg_801 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^left_v_address0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln_fu_521_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal node_freq_V_reg_265 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal node_freq_V_reg_2651 : STD_LOGIC;
  signal \node_freq_V_reg_265[0]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[10]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[11]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[12]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[13]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[14]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[15]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[16]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[17]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[18]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[19]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[1]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[20]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[21]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[22]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[23]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[24]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[25]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[26]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[27]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[28]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[29]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[2]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[30]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[31]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[3]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[4]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[5]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[6]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[7]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[8]_i_1_n_7\ : STD_LOGIC;
  signal \node_freq_V_reg_265[9]_i_1_n_7\ : STD_LOGIC;
  signal op_assign_reg_310 : STD_LOGIC;
  signal \op_assign_reg_310_reg_n_7_[8]\ : STD_LOGIC;
  signal or_ln34_fu_617_p2 : STD_LOGIC;
  signal or_ln34_reg_806 : STD_LOGIC;
  signal or_ln52_reg_840 : STD_LOGIC;
  signal \or_ln52_reg_840[0]_i_1_n_7\ : STD_LOGIC;
  signal p_0120_0_i_i_reg_402 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_0120_0_i_i_reg_402[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[10]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[11]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[12]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[13]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[14]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[15]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[16]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[17]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[18]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[19]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[20]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[21]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[22]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[23]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[24]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[25]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[26]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[27]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[28]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[29]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[30]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[31]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[8]_i_1_n_7\ : STD_LOGIC;
  signal \p_0120_0_i_i_reg_402[9]_i_1_n_7\ : STD_LOGIC;
  signal p_0195_0_i_i_reg_392 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_0195_0_i_i_reg_392[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[10]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[11]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[12]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[13]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[14]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[15]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[16]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[17]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[18]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[19]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[20]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[21]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[22]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[23]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[24]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[25]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[26]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[27]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[28]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[29]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[30]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[31]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[8]_i_1_n_7\ : STD_LOGIC;
  signal \p_0195_0_i_i_reg_392[9]_i_1_n_7\ : STD_LOGIC;
  signal p_0217_2_i_i_reg_463 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0217_2_i_i_reg_463[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_463[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_463[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_463[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_463[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_463[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_463[5]_i_2_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_463[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_463[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_463[8]_i_1_n_7\ : STD_LOGIC;
  signal \p_0217_2_i_i_reg_463[8]_i_2_n_7\ : STD_LOGIC;
  signal p_0247_2_i_i_reg_475 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0247_2_i_i_reg_475[0]_i_1_n_7\ : STD_LOGIC;
  signal \p_0247_2_i_i_reg_475[1]_i_1_n_7\ : STD_LOGIC;
  signal \p_0247_2_i_i_reg_475[2]_i_1_n_7\ : STD_LOGIC;
  signal \p_0247_2_i_i_reg_475[3]_i_1_n_7\ : STD_LOGIC;
  signal \p_0247_2_i_i_reg_475[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_0247_2_i_i_reg_475[5]_i_1_n_7\ : STD_LOGIC;
  signal \p_0247_2_i_i_reg_475[6]_i_1_n_7\ : STD_LOGIC;
  signal \p_0247_2_i_i_reg_475[7]_i_1_n_7\ : STD_LOGIC;
  signal \p_0247_2_i_i_reg_475[8]_i_1_n_7\ : STD_LOGIC;
  signal \p_0247_2_i_i_reg_475[8]_i_2_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal \ram_reg_i_29__5_n_10\ : STD_LOGIC;
  signal \ram_reg_i_29__5_n_9\ : STD_LOGIC;
  signal \ram_reg_i_32__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_33__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_44__1_n_10\ : STD_LOGIC;
  signal \ram_reg_i_44__1_n_7\ : STD_LOGIC;
  signal \ram_reg_i_44__1_n_8\ : STD_LOGIC;
  signal \ram_reg_i_44__1_n_9\ : STD_LOGIC;
  signal \ram_reg_i_45__2_n_7\ : STD_LOGIC;
  signal \ram_reg_i_46__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_56_n_7 : STD_LOGIC;
  signal ram_reg_i_57_n_7 : STD_LOGIC;
  signal \ram_reg_i_58__0_n_7\ : STD_LOGIC;
  signal \ram_reg_i_59__0_n_7\ : STD_LOGIC;
  signal ram_reg_i_60_n_7 : STD_LOGIC;
  signal ram_reg_i_61_n_7 : STD_LOGIC;
  signal ram_reg_i_62_n_7 : STD_LOGIC;
  signal ram_reg_i_63_n_7 : STD_LOGIC;
  signal ret_V_fu_541_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^right_v_address0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_0_0_i_i_reg_275 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \s_0_0_i_i_reg_275[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_275[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_275[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_275[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_275[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_275[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_275[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_275[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_0_i_i_reg_275[8]_i_1_n_7\ : STD_LOGIC;
  signal s_0_1_i_i_reg_357 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \s_0_1_i_i_reg_357[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_1_i_i_reg_357[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_1_i_i_reg_357[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_1_i_i_reg_357[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_1_i_i_reg_357[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_1_i_i_reg_357[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_1_i_i_reg_357[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_1_i_i_reg_357[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_1_i_i_reg_357[8]_i_1_n_7\ : STD_LOGIC;
  signal s_0_2_i_i_reg_450 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \s_0_2_i_i_reg_450[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_2_i_i_reg_450[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_2_i_i_reg_450[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_2_i_i_reg_450[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_2_i_i_reg_450[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_2_i_i_reg_450[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_2_i_i_reg_450[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_2_i_i_reg_450[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_0_2_i_i_reg_450[8]_i_1_n_7\ : STD_LOGIC;
  signal s_1_1_i_i_reg_345 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_1_1_i_i_reg_345[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[10]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[11]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[12]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[13]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[14]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[15]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[16]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[17]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[18]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[19]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[20]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[21]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[22]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[23]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[24]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[25]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[26]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[27]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[28]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[29]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[30]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[31]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[8]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_1_i_i_reg_345[9]_i_1_n_7\ : STD_LOGIC;
  signal s_1_2_i_i_reg_437 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_1_2_i_i_reg_437[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[10]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[11]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[12]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[13]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[14]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[15]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[16]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[17]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[18]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[19]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[20]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[21]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[22]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[23]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[24]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[25]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[26]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[27]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[28]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[29]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[30]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[31]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[8]_i_1_n_7\ : STD_LOGIC;
  signal \s_1_2_i_i_reg_437[9]_i_1_n_7\ : STD_LOGIC;
  signal s_frequency_V_1_reg_245 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_frequency_V_1_reg_245[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[10]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[11]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[12]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[13]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[14]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[15]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[16]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[17]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[18]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[19]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[20]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[21]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[22]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[23]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[24]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[25]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[26]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[27]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[28]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[29]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[30]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[31]_i_2_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[8]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_1_reg_245[9]_i_1_n_7\ : STD_LOGIC;
  signal s_frequency_V_2_reg_323 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_frequency_V_2_reg_323[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[10]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[11]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[12]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[13]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[14]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[15]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[16]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[17]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[18]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[19]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[20]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[21]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[22]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[23]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[24]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[25]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[26]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[27]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[28]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[29]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[30]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[31]_i_2_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[8]_i_1_n_7\ : STD_LOGIC;
  signal \s_frequency_V_2_reg_323[9]_i_1_n_7\ : STD_LOGIC;
  signal s_frequency_V_reg_746 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_next_0_2_i_i_reg_424 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \s_next_0_2_i_i_reg_424[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_next_0_2_i_i_reg_424[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_next_0_2_i_i_reg_424[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_next_0_2_i_i_reg_424[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_next_0_2_i_i_reg_424[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_next_0_2_i_i_reg_424[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_next_0_2_i_i_reg_424[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_next_0_2_i_i_reg_424[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_next_0_2_i_i_reg_424[8]_i_1_n_7\ : STD_LOGIC;
  signal s_next_1_2_i_i_reg_411 : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[0]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[10]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[11]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[12]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[13]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[14]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[15]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[16]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[17]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[18]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[19]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[1]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[20]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[21]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[22]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[23]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[24]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[25]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[26]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[27]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[28]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[29]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[2]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[30]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[31]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[3]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[4]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[5]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[6]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[7]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[8]\ : STD_LOGIC;
  signal \s_next_1_2_i_i_reg_411_reg_n_7_[9]\ : STD_LOGIC;
  signal s_value_V_1_reg_255 : STD_LOGIC;
  signal \s_value_V_1_reg_255[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_255[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_255[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_255[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_255[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_255[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_255[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_255[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_255[8]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_1_reg_255_reg_n_7_[0]\ : STD_LOGIC;
  signal \s_value_V_1_reg_255_reg_n_7_[1]\ : STD_LOGIC;
  signal \s_value_V_1_reg_255_reg_n_7_[2]\ : STD_LOGIC;
  signal \s_value_V_1_reg_255_reg_n_7_[3]\ : STD_LOGIC;
  signal \s_value_V_1_reg_255_reg_n_7_[4]\ : STD_LOGIC;
  signal \s_value_V_1_reg_255_reg_n_7_[5]\ : STD_LOGIC;
  signal \s_value_V_1_reg_255_reg_n_7_[6]\ : STD_LOGIC;
  signal \s_value_V_1_reg_255_reg_n_7_[7]\ : STD_LOGIC;
  signal \s_value_V_1_reg_255_reg_n_7_[8]\ : STD_LOGIC;
  signal s_value_V_2_reg_334 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \s_value_V_2_reg_334[0]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_2_reg_334[1]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_2_reg_334[2]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_2_reg_334[3]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_2_reg_334[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_2_reg_334[5]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_2_reg_334[6]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_2_reg_334[7]_i_1_n_7\ : STD_LOGIC;
  signal \s_value_V_2_reg_334[8]_i_1_n_7\ : STD_LOGIC;
  signal s_value_V_reg_741 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t_V_2_reg_286_reg_n_7_[0]\ : STD_LOGIC;
  signal \t_V_2_reg_286_reg_n_7_[8]\ : STD_LOGIC;
  signal t_V_3_reg_381 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \t_V_3_reg_381[8]_i_2_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_381_reg_n_7_[0]\ : STD_LOGIC;
  signal \t_V_3_reg_381_reg_n_7_[1]\ : STD_LOGIC;
  signal \t_V_3_reg_381_reg_n_7_[2]\ : STD_LOGIC;
  signal \t_V_3_reg_381_reg_n_7_[3]\ : STD_LOGIC;
  signal \t_V_3_reg_381_reg_n_7_[4]\ : STD_LOGIC;
  signal \t_V_3_reg_381_reg_n_7_[5]\ : STD_LOGIC;
  signal \t_V_3_reg_381_reg_n_7_[6]\ : STD_LOGIC;
  signal \t_V_3_reg_381_reg_n_7_[7]\ : STD_LOGIC;
  signal \t_V_3_reg_381_reg_n_7_[8]\ : STD_LOGIC;
  signal t_V_4_reg_370 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \t_V_4_reg_370[0]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_4_reg_370[8]_i_2_n_7\ : STD_LOGIC;
  signal \t_V_4_reg_370_reg_n_7_[0]\ : STD_LOGIC;
  signal \t_V_4_reg_370_reg_n_7_[1]\ : STD_LOGIC;
  signal \t_V_4_reg_370_reg_n_7_[2]\ : STD_LOGIC;
  signal \t_V_4_reg_370_reg_n_7_[3]\ : STD_LOGIC;
  signal \t_V_4_reg_370_reg_n_7_[4]\ : STD_LOGIC;
  signal \t_V_4_reg_370_reg_n_7_[5]\ : STD_LOGIC;
  signal \t_V_4_reg_370_reg_n_7_[6]\ : STD_LOGIC;
  signal \t_V_4_reg_370_reg_n_7_[7]\ : STD_LOGIC;
  signal \t_V_4_reg_370_reg_n_7_[8]\ : STD_LOGIC;
  signal t_V_reg_298 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal trunc_ln321_fu_712_p1 : STD_LOGIC;
  signal zext_ln36_reg_810_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln21_reg_766_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln21_reg_766_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln21_reg_766_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_29__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ram_reg_i_29__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_31__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ram_reg_i_31__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ram_reg_i_44__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln21_reg_761[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln21_reg_761[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln21_reg_761[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \add_ln21_reg_761[4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \add_ln21_reg_761[6]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln21_reg_761[7]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln21_reg_761[8]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \add_ln21_reg_761[9]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__2\ : label is "soft_lutpair308";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_3__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_done_reg_i_4__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_left_V_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_parent_V_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \count[0]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \count[1]_i_2__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \count[1]_i_2__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of dout_valid_i_3 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of dout_valid_i_5 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of dout_valid_i_6 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \i_reg_770[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \i_reg_770[2]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \i_reg_770[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \i_reg_770[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \i_reg_770[7]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \i_reg_770[8]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \iptr[0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[10]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[11]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[12]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[13]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[14]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[15]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[16]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[17]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[18]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[19]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[20]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[21]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[22]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[23]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[24]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[25]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[26]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[27]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[28]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[29]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[30]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[31]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[5]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[6]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[7]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[8]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \p_0120_0_i_i_reg_402[9]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[10]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[11]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[12]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[13]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[14]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[15]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[16]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[17]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[18]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[19]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[1]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[20]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[21]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[22]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[23]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[24]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[25]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[26]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[27]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[28]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[29]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[2]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[30]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[31]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[5]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[6]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[7]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[8]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \p_0195_0_i_i_reg_392[9]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_463[0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_463[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_463[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_463[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_463[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_463[6]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_463[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \p_0217_2_i_i_reg_463[8]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \p_0247_2_i_i_reg_475[0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \p_0247_2_i_i_reg_475[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \p_0247_2_i_i_reg_475[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \p_0247_2_i_i_reg_475[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \p_0247_2_i_i_reg_475[5]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \p_0247_2_i_i_reg_475[6]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \p_0247_2_i_i_reg_475[7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \p_0247_2_i_i_reg_475[8]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ram_reg_i_29__4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \s_0_1_i_i_reg_357[0]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \s_0_1_i_i_reg_357[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \s_0_1_i_i_reg_357[2]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \s_0_1_i_i_reg_357[3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \s_0_1_i_i_reg_357[4]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \s_0_1_i_i_reg_357[5]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \s_0_1_i_i_reg_357[6]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \s_0_1_i_i_reg_357[7]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s_0_1_i_i_reg_357[8]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \s_0_2_i_i_reg_450[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \s_0_2_i_i_reg_450[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \s_0_2_i_i_reg_450[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \s_0_2_i_i_reg_450[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \s_0_2_i_i_reg_450[4]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \s_0_2_i_i_reg_450[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \s_0_2_i_i_reg_450[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \s_0_2_i_i_reg_450[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \s_0_2_i_i_reg_450[8]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[10]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[11]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[12]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[13]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[14]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[15]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[16]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[17]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[18]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[19]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[20]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[21]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[22]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[23]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[24]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[25]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[26]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[27]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[28]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[29]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[30]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[31]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[4]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[6]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[7]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[8]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \s_1_1_i_i_reg_345[9]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[10]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[11]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[12]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[13]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[14]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[15]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[16]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[17]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[18]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[19]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[20]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[21]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[22]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[23]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[24]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[25]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[26]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[27]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[28]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[29]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[30]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[31]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[4]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[6]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[7]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[8]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \s_1_2_i_i_reg_437[9]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[10]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[11]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[12]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[13]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[14]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[15]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[16]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[17]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[18]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[19]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[20]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[21]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[22]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[23]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[24]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[25]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[26]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[27]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[28]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[29]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[30]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[31]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[4]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[6]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[7]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[8]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \s_frequency_V_2_reg_323[9]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \s_next_0_2_i_i_reg_424[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \s_next_0_2_i_i_reg_424[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \s_next_0_2_i_i_reg_424[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \s_next_0_2_i_i_reg_424[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \s_next_0_2_i_i_reg_424[4]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \s_next_0_2_i_i_reg_424[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \s_next_0_2_i_i_reg_424[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \s_next_0_2_i_i_reg_424[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \s_next_0_2_i_i_reg_424[8]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[10]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[11]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[12]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[13]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[14]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[15]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[16]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[17]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[18]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[19]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[20]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[21]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[22]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[23]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[24]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[25]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[26]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[27]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[28]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[29]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[30]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[31]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[4]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[6]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[7]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[8]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \s_next_1_2_i_i_reg_411[9]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \s_value_V_2_reg_334[0]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \s_value_V_2_reg_334[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \s_value_V_2_reg_334[2]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \s_value_V_2_reg_334[3]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \s_value_V_2_reg_334[4]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \s_value_V_2_reg_334[5]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \s_value_V_2_reg_334[6]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \s_value_V_2_reg_334[7]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \s_value_V_2_reg_334[8]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \t_V_2_reg_286[0]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \t_V_2_reg_286[1]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \t_V_2_reg_286[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \t_V_2_reg_286[3]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \t_V_2_reg_286[5]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \t_V_2_reg_286[6]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \t_V_2_reg_286[7]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \t_V_2_reg_286[8]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \t_V_3_reg_381[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \t_V_3_reg_381[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \t_V_3_reg_381[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \t_V_3_reg_381[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \t_V_3_reg_381[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \t_V_3_reg_381[6]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \t_V_3_reg_381[7]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \t_V_3_reg_381[8]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \t_V_4_reg_370[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \t_V_4_reg_370[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \t_V_4_reg_370[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \t_V_4_reg_370[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \t_V_4_reg_370[5]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \t_V_4_reg_370[6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \t_V_4_reg_370[7]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \t_V_4_reg_370[8]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \t_V_reg_298[0]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \t_V_reg_298[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \t_V_reg_298[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \t_V_reg_298[5]_i_1\ : label is "soft_lutpair225";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_ready <= \^ap_ready\;
  create_tree_U0_extLd_loc_read <= \^create_tree_u0_extld_loc_read\;
  left_V_address0(7 downto 0) <= \^left_v_address0\(7 downto 0);
  right_V_address0(7 downto 0) <= \^right_v_address0\(7 downto 0);
\add_ln21_reg_761[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => extLd_loc_read_reg_734(0),
      O => add_ln21_fu_500_p2(0)
    );
\add_ln21_reg_761[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => extLd_loc_read_reg_734(0),
      I1 => extLd_loc_read_reg_734(1),
      O => \add_ln21_reg_761[1]_i_1_n_7\
    );
\add_ln21_reg_761[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => extLd_loc_read_reg_734(1),
      I1 => extLd_loc_read_reg_734(0),
      I2 => extLd_loc_read_reg_734(2),
      O => \add_ln21_reg_761[2]_i_1_n_7\
    );
\add_ln21_reg_761[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => extLd_loc_read_reg_734(2),
      I1 => extLd_loc_read_reg_734(0),
      I2 => extLd_loc_read_reg_734(1),
      I3 => extLd_loc_read_reg_734(3),
      O => \add_ln21_reg_761[3]_i_1_n_7\
    );
\add_ln21_reg_761[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => extLd_loc_read_reg_734(3),
      I1 => extLd_loc_read_reg_734(1),
      I2 => extLd_loc_read_reg_734(0),
      I3 => extLd_loc_read_reg_734(2),
      I4 => extLd_loc_read_reg_734(4),
      O => \add_ln21_reg_761[4]_i_1_n_7\
    );
\add_ln21_reg_761[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => extLd_loc_read_reg_734(4),
      I1 => extLd_loc_read_reg_734(2),
      I2 => extLd_loc_read_reg_734(0),
      I3 => extLd_loc_read_reg_734(1),
      I4 => extLd_loc_read_reg_734(3),
      I5 => extLd_loc_read_reg_734(5),
      O => \add_ln21_reg_761[5]_i_1_n_7\
    );
\add_ln21_reg_761[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_ln21_reg_761[9]_i_3_n_7\,
      I1 => extLd_loc_read_reg_734(6),
      O => \add_ln21_reg_761[6]_i_1_n_7\
    );
\add_ln21_reg_761[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => extLd_loc_read_reg_734(6),
      I1 => \add_ln21_reg_761[9]_i_3_n_7\,
      I2 => extLd_loc_read_reg_734(7),
      O => \add_ln21_reg_761[7]_i_1_n_7\
    );
\add_ln21_reg_761[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => extLd_loc_read_reg_734(7),
      I1 => \add_ln21_reg_761[9]_i_3_n_7\,
      I2 => extLd_loc_read_reg_734(6),
      I3 => extLd_loc_read_reg_734(8),
      O => \add_ln21_reg_761[8]_i_1_n_7\
    );
\add_ln21_reg_761[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => sorted_copy1_1_chann_empty_n,
      I2 => sorted_copy1_0_chann_empty_n,
      O => ap_NS_fsm111_out
    );
\add_ln21_reg_761[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => extLd_loc_read_reg_734(7),
      I1 => \add_ln21_reg_761[9]_i_3_n_7\,
      I2 => extLd_loc_read_reg_734(6),
      I3 => extLd_loc_read_reg_734(8),
      O => \add_ln21_reg_761[9]_i_2_n_7\
    );
\add_ln21_reg_761[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => extLd_loc_read_reg_734(4),
      I1 => extLd_loc_read_reg_734(2),
      I2 => extLd_loc_read_reg_734(0),
      I3 => extLd_loc_read_reg_734(1),
      I4 => extLd_loc_read_reg_734(3),
      I5 => extLd_loc_read_reg_734(5),
      O => \add_ln21_reg_761[9]_i_3_n_7\
    );
\add_ln21_reg_761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => add_ln21_fu_500_p2(0),
      Q => add_ln21_reg_761(0),
      R => '0'
    );
\add_ln21_reg_761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \add_ln21_reg_761[1]_i_1_n_7\,
      Q => add_ln21_reg_761(1),
      R => '0'
    );
\add_ln21_reg_761_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \add_ln21_reg_761[2]_i_1_n_7\,
      Q => add_ln21_reg_761(2),
      R => '0'
    );
\add_ln21_reg_761_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \add_ln21_reg_761[3]_i_1_n_7\,
      Q => add_ln21_reg_761(3),
      R => '0'
    );
\add_ln21_reg_761_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \add_ln21_reg_761[4]_i_1_n_7\,
      Q => add_ln21_reg_761(4),
      R => '0'
    );
\add_ln21_reg_761_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \add_ln21_reg_761[5]_i_1_n_7\,
      Q => add_ln21_reg_761(5),
      R => '0'
    );
\add_ln21_reg_761_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \add_ln21_reg_761[6]_i_1_n_7\,
      Q => add_ln21_reg_761(6),
      R => '0'
    );
\add_ln21_reg_761_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \add_ln21_reg_761[7]_i_1_n_7\,
      Q => add_ln21_reg_761(7),
      R => '0'
    );
\add_ln21_reg_761_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \add_ln21_reg_761[8]_i_1_n_7\,
      Q => add_ln21_reg_761(8),
      R => '0'
    );
\add_ln21_reg_761_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \add_ln21_reg_761[9]_i_2_n_7\,
      Q => add_ln21_reg_761(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^create_tree_u0_extld_loc_read\,
      I1 => \^q\(0),
      I2 => \^ap_ready\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F8F8"
    )
        port map (
      I0 => \^create_tree_u0_extld_loc_read\,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_state2,
      I3 => sorted_copy1_1_chann_empty_n,
      I4 => sorted_copy1_0_chann_empty_n,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0CCC0CCC0CCC"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state7,
      I2 => or_ln52_reg_840,
      I3 => icmp_ln21_reg_766,
      I4 => sorted_copy1_0_chann_empty_n,
      I5 => sorted_copy1_1_chann_empty_n,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln21_fu_510_p2,
      I1 => frequency_0_V_ce1,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_CS_fsm_state5,
      I2 => or_ln34_reg_806,
      I3 => icmp_ln21_reg_766,
      I4 => sorted_copy1_0_chann_empty_n,
      I5 => sorted_copy1_1_chann_empty_n,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF0000"
    )
        port map (
      I0 => sorted_copy1_1_chann_empty_n,
      I1 => sorted_copy1_0_chann_empty_n,
      I2 => icmp_ln21_reg_766,
      I3 => or_ln34_reg_806,
      I4 => ap_CS_fsm_state5,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAEAAAEAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_CS_fsm_state7,
      I2 => or_ln52_reg_840,
      I3 => icmp_ln21_reg_766,
      I4 => sorted_copy1_0_chann_empty_n,
      I5 => sorted_copy1_1_chann_empty_n,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => icmp_ln21_fu_510_p2,
      I1 => frequency_0_V_ce1,
      O => \ap_CS_fsm[7]_i_1__2_n_7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => frequency_0_V_ce1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[7]_i_1__2_n_7\,
      Q => \^ap_ready\,
      R => SS(0)
    );
\ap_done_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_ready\,
      I2 => ap_rst_n,
      I3 => create_tree_U0_ap_continue,
      O => \ap_done_reg_i_1__4_n_7\
    );
\ap_done_reg_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCE0C0A000A000"
    )
        port map (
      I0 => ap_sync_channel_write_parent_V,
      I1 => right_V_i_full_n,
      I2 => ap_sync_reg_channel_write_left_V,
      I3 => \iptr_reg[0]_1\,
      I4 => left_V_i_full_n,
      I5 => \ap_done_reg_i_4__0_n_7\,
      O => create_tree_U0_ap_continue
    );
\ap_done_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => ap_done_reg,
      I2 => parent_V_i_full_n,
      I3 => ap_sync_reg_channel_write_parent_V,
      O => ap_sync_channel_write_parent_V
    );
\ap_done_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => ap_sync_reg_channel_write_parent_V,
      I1 => parent_V_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_ready\,
      O => \ap_done_reg_i_4__0_n_7\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__4_n_7\,
      Q => ap_done_reg,
      R => '0'
    );
ap_sync_reg_channel_write_left_V_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_left_V,
      I1 => left_V_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_ready\,
      I4 => ap_sync_reg_channel_write_right_V,
      O => ap_sync_reg_channel_write_left_V_reg
    );
ap_sync_reg_channel_write_parent_V_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEEA"
    )
        port map (
      I0 => ap_sync_reg_channel_write_parent_V,
      I1 => parent_V_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_ready\,
      I4 => ap_sync_reg_channel_write_right_V,
      O => ap_sync_reg_channel_write_parent_V_reg
    );
ap_sync_reg_channel_write_parent_V_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A800FFFFFFFF"
    )
        port map (
      I0 => \ap_done_reg_i_4__0_n_7\,
      I1 => \iptr_reg[0]_1\,
      I2 => right_V_i_full_n,
      I3 => ap_sync_reg_channel_write_left_V,
      I4 => left_V_i_full_n,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_right_V
    );
ap_sync_reg_channel_write_right_V_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEEA"
    )
        port map (
      I0 => \iptr_reg[0]_1\,
      I1 => right_V_i_full_n,
      I2 => ap_done_reg,
      I3 => \^ap_ready\,
      I4 => ap_sync_reg_channel_write_right_V,
      O => ap_sync_reg_channel_write_right_V_reg
    );
\count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => ap_done_reg,
      O => create_tree_U0_ap_done
    );
\count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => parent_V_i_full_n,
      I1 => ap_sync_reg_channel_write_parent_V,
      I2 => \^ap_ready\,
      I3 => ap_done_reg,
      O => push_buf
    );
\count[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => left_V_i_full_n,
      I1 => ap_sync_reg_channel_write_left_V,
      I2 => \^ap_ready\,
      I3 => ap_done_reg,
      O => push_buf_0
    );
\count[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => right_V_i_full_n,
      I1 => \iptr_reg[0]_1\,
      I2 => \^ap_ready\,
      I3 => ap_done_reg,
      O => push_buf_1
    );
dout_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => ap_NS_fsm12_out,
      I1 => p_19_in,
      I2 => \^create_tree_u0_extld_loc_read\,
      I3 => ap_NS_fsm111_out,
      I4 => ap_NS_fsm1,
      I5 => p_20_in,
      O => create_tree_U0_in_frequency_V_read
    );
dout_valid_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A2A2A"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => or_ln34_reg_806,
      I2 => icmp_ln21_reg_766,
      I3 => sorted_copy1_0_chann_empty_n,
      I4 => sorted_copy1_1_chann_empty_n,
      O => ap_NS_fsm12_out
    );
dout_valid_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln21_reg_766,
      I1 => or_ln34_reg_806,
      O => p_19_in
    );
dout_valid_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A2A2A"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => sorted_copy1_0_chann_empty_n,
      I4 => sorted_copy1_1_chann_empty_n,
      O => ap_NS_fsm1
    );
dout_valid_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln21_reg_766,
      I1 => or_ln52_reg_840,
      O => p_20_in
    );
\extLd_loc_read_reg_734[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => extLd_loc_c_empty_n,
      I2 => ap_done_reg,
      I3 => create_tree_U0_ap_start,
      I4 => extLd_loc_c20_full_n,
      I5 => \s_value_V_reg_741_reg[0]_0\,
      O => \^create_tree_u0_extld_loc_read\
    );
\extLd_loc_read_reg_734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(0),
      Q => extLd_loc_read_reg_734(0),
      R => '0'
    );
\extLd_loc_read_reg_734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(1),
      Q => extLd_loc_read_reg_734(1),
      R => '0'
    );
\extLd_loc_read_reg_734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(2),
      Q => extLd_loc_read_reg_734(2),
      R => '0'
    );
\extLd_loc_read_reg_734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(3),
      Q => extLd_loc_read_reg_734(3),
      R => '0'
    );
\extLd_loc_read_reg_734_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(4),
      Q => extLd_loc_read_reg_734(4),
      R => '0'
    );
\extLd_loc_read_reg_734_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(5),
      Q => extLd_loc_read_reg_734(5),
      R => '0'
    );
\extLd_loc_read_reg_734_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(6),
      Q => extLd_loc_read_reg_734(6),
      R => '0'
    );
\extLd_loc_read_reg_734_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(7),
      Q => extLd_loc_read_reg_734(7),
      R => '0'
    );
\extLd_loc_read_reg_734_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => D(8),
      Q => extLd_loc_read_reg_734(8),
      R => '0'
    );
frequency_0_V_U: entity work.design_1_huffman_encoding_0_1_create_tree_frequhbi
     port map (
      ADDRBWRADDR(6 downto 0) => ret_V_fu_541_p2(7 downto 1),
      CO(0) => icmp_ln52_fu_640_p2,
      D(31 downto 0) => intermediate_freq_ne_fu_580_p3(31 downto 0),
      DOADO(31 downto 0) => frequency_0_V_q0(31 downto 0),
      DOBDO(31 downto 0) => frequency_1_V_q1(31 downto 0),
      Q(1) => ap_CS_fsm_state6,
      Q(0) => frequency_0_V_ce1,
      add_ln209_1_fu_675_p2(31 downto 0) => add_ln209_1_fu_675_p2(31 downto 0),
      add_ln209_fu_704_p2(31 downto 0) => add_ln209_fu_704_p2(31 downto 0),
      ap_clk => ap_clk,
      left_V_address0(7 downto 0) => \^left_v_address0\(7 downto 0),
      ram_reg => frequency_1_V_U_n_47,
      ram_reg_0(0) => icmp_ln52_1_fu_645_p2,
      ram_reg_1(0) => icmp_ln879_3_fu_663_p2,
      ram_reg_2(7 downto 1) => lshr_ln_fu_521_p4(6 downto 0),
      ram_reg_2(0) => \t_V_2_reg_286_reg_n_7_[0]\,
      \ram_reg_i_51__1\(31 downto 0) => s_1_1_i_i_reg_345(31 downto 0),
      \ram_reg_i_52__1\(31 downto 0) => p_0195_0_i_i_reg_392(31 downto 0),
      \ram_reg_i_52__1_0\(31 downto 0) => p_0120_0_i_i_reg_402(31 downto 0)
    );
frequency_1_V_U: entity work.design_1_huffman_encoding_0_1_create_tree_frequibs
     port map (
      ADDRBWRADDR(6 downto 0) => ret_V_fu_541_p2(7 downto 1),
      CO(0) => icmp_ln879_fu_611_p2,
      D(31 downto 0) => intermediate_freq_V_1_fu_572_p3(31 downto 0),
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DOADO(31 downto 0) => frequency_0_V_q0(31 downto 0),
      DOBDO(31 downto 0) => frequency_1_V_q1(31 downto 0),
      Q(3) => \^ap_ready\,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => \^q\(1),
      Q(0) => frequency_0_V_ce1,
      add_ln209_1_fu_675_p2(31 downto 0) => add_ln209_1_fu_675_p2(31 downto 0),
      add_ln209_fu_704_p2(31 downto 0) => add_ln209_fu_704_p2(31 downto 0),
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]_0\(0),
      \ap_CS_fsm_reg[3]_0\(0) => \ap_CS_fsm_reg[3]_1\(0),
      \ap_CS_fsm_reg[5]\ => frequency_1_V_U_n_47,
      ap_clk => ap_clk,
      \extLd_loc_read_reg_734_reg[8]\(0) => icmp_ln52_fu_640_p2,
      iptr => iptr,
      iptr_2 => iptr_2,
      or_ln34_fu_617_p2 => or_ln34_fu_617_p2,
      \or_ln34_reg_806_reg[0]\(0) => icmp_ln34_fu_588_p2,
      ram_reg(8 downto 0) => s_0_0_i_i_reg_275(8 downto 0),
      ram_reg_0(7 downto 1) => lshr_ln_fu_521_p4(6 downto 0),
      ram_reg_0(0) => \t_V_2_reg_286_reg_n_7_[0]\,
      \ram_reg_i_30__2\(31 downto 0) => node_freq_V_reg_265(31 downto 0),
      \ram_reg_i_30__3\(8) => \op_assign_reg_310_reg_n_7_[8]\,
      \ram_reg_i_30__3\(7 downto 0) => \^left_v_address0\(7 downto 0),
      \ram_reg_i_30__3_0\(8) => \t_V_4_reg_370_reg_n_7_[8]\,
      \ram_reg_i_30__3_0\(7) => \t_V_4_reg_370_reg_n_7_[7]\,
      \ram_reg_i_30__3_0\(6) => \t_V_4_reg_370_reg_n_7_[6]\,
      \ram_reg_i_30__3_0\(5) => \t_V_4_reg_370_reg_n_7_[5]\,
      \ram_reg_i_30__3_0\(4) => \t_V_4_reg_370_reg_n_7_[4]\,
      \ram_reg_i_30__3_0\(3) => \t_V_4_reg_370_reg_n_7_[3]\,
      \ram_reg_i_30__3_0\(2) => \t_V_4_reg_370_reg_n_7_[2]\,
      \ram_reg_i_30__3_0\(1) => \t_V_4_reg_370_reg_n_7_[1]\,
      \ram_reg_i_30__3_0\(0) => \t_V_4_reg_370_reg_n_7_[0]\,
      \ram_reg_i_31__3\(31 downto 0) => s_1_1_i_i_reg_345(31 downto 0),
      \ram_reg_i_31__3_0\(31 downto 0) => p_0120_0_i_i_reg_402(31 downto 0),
      \ram_reg_i_32__3\(8 downto 0) => extLd_loc_read_reg_734(8 downto 0),
      \ram_reg_i_32__3_0\(8) => \t_V_3_reg_381_reg_n_7_[8]\,
      \ram_reg_i_32__3_0\(7) => \t_V_3_reg_381_reg_n_7_[7]\,
      \ram_reg_i_32__3_0\(6) => \t_V_3_reg_381_reg_n_7_[6]\,
      \ram_reg_i_32__3_0\(5) => \t_V_3_reg_381_reg_n_7_[5]\,
      \ram_reg_i_32__3_0\(4) => \t_V_3_reg_381_reg_n_7_[4]\,
      \ram_reg_i_32__3_0\(3) => \t_V_3_reg_381_reg_n_7_[3]\,
      \ram_reg_i_32__3_0\(2) => \t_V_3_reg_381_reg_n_7_[2]\,
      \ram_reg_i_32__3_0\(1) => \t_V_3_reg_381_reg_n_7_[1]\,
      \ram_reg_i_32__3_0\(0) => \t_V_3_reg_381_reg_n_7_[0]\,
      \s_0_0_i_i_reg_275_reg[8]\(8 downto 0) => \s_0_0_i_i_reg_275_reg[8]_0\(8 downto 0),
      \s_1_1_i_i_reg_345_reg[30]\(0) => icmp_ln52_1_fu_645_p2,
      \t_V_4_reg_370_reg[6]\(0) => icmp_ln879_3_fu_663_p2
    );
\i_reg_770[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^left_v_address0\(0),
      O => trunc_ln321_fu_712_p1
    );
\i_reg_770[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^left_v_address0\(0),
      I1 => \^left_v_address0\(1),
      O => i_fu_515_p2(1)
    );
\i_reg_770[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^left_v_address0\(0),
      I1 => \^left_v_address0\(1),
      I2 => \^left_v_address0\(2),
      O => i_fu_515_p2(2)
    );
\i_reg_770[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^left_v_address0\(1),
      I1 => \^left_v_address0\(0),
      I2 => \^left_v_address0\(2),
      I3 => \^left_v_address0\(3),
      O => i_fu_515_p2(3)
    );
\i_reg_770[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^left_v_address0\(2),
      I1 => \^left_v_address0\(0),
      I2 => \^left_v_address0\(1),
      I3 => \^left_v_address0\(3),
      I4 => \^left_v_address0\(4),
      O => i_fu_515_p2(4)
    );
\i_reg_770[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^left_v_address0\(3),
      I1 => \^left_v_address0\(1),
      I2 => \^left_v_address0\(0),
      I3 => \^left_v_address0\(2),
      I4 => \^left_v_address0\(4),
      I5 => \^left_v_address0\(5),
      O => i_fu_515_p2(5)
    );
\i_reg_770[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_770[8]_i_2_n_7\,
      I1 => \^left_v_address0\(6),
      O => i_fu_515_p2(6)
    );
\i_reg_770[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_770[8]_i_2_n_7\,
      I1 => \^left_v_address0\(6),
      I2 => \^left_v_address0\(7),
      O => i_fu_515_p2(7)
    );
\i_reg_770[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^left_v_address0\(6),
      I1 => \i_reg_770[8]_i_2_n_7\,
      I2 => \^left_v_address0\(7),
      I3 => \op_assign_reg_310_reg_n_7_[8]\,
      O => i_fu_515_p2(8)
    );
\i_reg_770[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^left_v_address0\(5),
      I1 => \^left_v_address0\(3),
      I2 => \^left_v_address0\(1),
      I3 => \^left_v_address0\(0),
      I4 => \^left_v_address0\(2),
      I5 => \^left_v_address0\(4),
      O => \i_reg_770[8]_i_2_n_7\
    );
\i_reg_770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => trunc_ln321_fu_712_p1,
      Q => i_reg_770(0),
      R => '0'
    );
\i_reg_770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_515_p2(1),
      Q => i_reg_770(1),
      R => '0'
    );
\i_reg_770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_515_p2(2),
      Q => i_reg_770(2),
      R => '0'
    );
\i_reg_770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_515_p2(3),
      Q => i_reg_770(3),
      R => '0'
    );
\i_reg_770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_515_p2(4),
      Q => i_reg_770(4),
      R => '0'
    );
\i_reg_770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_515_p2(5),
      Q => i_reg_770(5),
      R => '0'
    );
\i_reg_770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_515_p2(6),
      Q => i_reg_770(6),
      R => '0'
    );
\i_reg_770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_515_p2(7),
      Q => i_reg_770(7),
      R => '0'
    );
\i_reg_770_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => i_fu_515_p2(8),
      Q => i_reg_770(8),
      R => '0'
    );
\icmp_ln21_reg_766[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln21_reg_761(4),
      I1 => \^left_v_address0\(4),
      I2 => add_ln21_reg_761(5),
      I3 => \^left_v_address0\(5),
      O => \icmp_ln21_reg_766[0]_i_10_n_7\
    );
\icmp_ln21_reg_766[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln21_reg_761(2),
      I1 => \^left_v_address0\(2),
      I2 => add_ln21_reg_761(3),
      I3 => \^left_v_address0\(3),
      O => \icmp_ln21_reg_766[0]_i_11_n_7\
    );
\icmp_ln21_reg_766[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln21_reg_761(0),
      I1 => \^left_v_address0\(0),
      I2 => add_ln21_reg_761(1),
      I3 => \^left_v_address0\(1),
      O => \icmp_ln21_reg_766[0]_i_12_n_7\
    );
\icmp_ln21_reg_766[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \op_assign_reg_310_reg_n_7_[8]\,
      I1 => add_ln21_reg_761(8),
      I2 => add_ln21_reg_761(9),
      O => \icmp_ln21_reg_766[0]_i_3_n_7\
    );
\icmp_ln21_reg_766[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => add_ln21_reg_761(8),
      I1 => \op_assign_reg_310_reg_n_7_[8]\,
      I2 => add_ln21_reg_761(9),
      O => \icmp_ln21_reg_766[0]_i_4_n_7\
    );
\icmp_ln21_reg_766[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => add_ln21_reg_761(6),
      I1 => \^left_v_address0\(6),
      I2 => \^left_v_address0\(7),
      I3 => add_ln21_reg_761(7),
      O => \icmp_ln21_reg_766[0]_i_5_n_7\
    );
\icmp_ln21_reg_766[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => add_ln21_reg_761(4),
      I1 => \^left_v_address0\(4),
      I2 => \^left_v_address0\(5),
      I3 => add_ln21_reg_761(5),
      O => \icmp_ln21_reg_766[0]_i_6_n_7\
    );
\icmp_ln21_reg_766[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => add_ln21_reg_761(2),
      I1 => \^left_v_address0\(2),
      I2 => \^left_v_address0\(3),
      I3 => add_ln21_reg_761(3),
      O => \icmp_ln21_reg_766[0]_i_7_n_7\
    );
\icmp_ln21_reg_766[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => add_ln21_reg_761(0),
      I1 => \^left_v_address0\(0),
      I2 => \^left_v_address0\(1),
      I3 => add_ln21_reg_761(1),
      O => \icmp_ln21_reg_766[0]_i_8_n_7\
    );
\icmp_ln21_reg_766[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln21_reg_761(6),
      I1 => \^left_v_address0\(6),
      I2 => add_ln21_reg_761(7),
      I3 => \^left_v_address0\(7),
      O => \icmp_ln21_reg_766[0]_i_9_n_7\
    );
\icmp_ln21_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frequency_0_V_ce1,
      D => icmp_ln21_fu_510_p2,
      Q => icmp_ln21_reg_766,
      R => '0'
    );
\icmp_ln21_reg_766_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln21_reg_766_reg[0]_i_2_n_7\,
      CO(3 downto 1) => \NLW_icmp_ln21_reg_766_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln21_fu_510_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln21_reg_766[0]_i_3_n_7\,
      O(3 downto 0) => \NLW_icmp_ln21_reg_766_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln21_reg_766[0]_i_4_n_7\
    );
\icmp_ln21_reg_766_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln21_reg_766_reg[0]_i_2_n_7\,
      CO(2) => \icmp_ln21_reg_766_reg[0]_i_2_n_8\,
      CO(1) => \icmp_ln21_reg_766_reg[0]_i_2_n_9\,
      CO(0) => \icmp_ln21_reg_766_reg[0]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => \icmp_ln21_reg_766[0]_i_5_n_7\,
      DI(2) => \icmp_ln21_reg_766[0]_i_6_n_7\,
      DI(1) => \icmp_ln21_reg_766[0]_i_7_n_7\,
      DI(0) => \icmp_ln21_reg_766[0]_i_8_n_7\,
      O(3 downto 0) => \NLW_icmp_ln21_reg_766_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln21_reg_766[0]_i_9_n_7\,
      S(2) => \icmp_ln21_reg_766[0]_i_10_n_7\,
      S(1) => \icmp_ln21_reg_766[0]_i_11_n_7\,
      S(0) => \icmp_ln21_reg_766[0]_i_12_n_7\
    );
\intermediate_freq_V_1_reg_795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(0),
      Q => intermediate_freq_V_1_reg_795(0),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(10),
      Q => intermediate_freq_V_1_reg_795(10),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(11),
      Q => intermediate_freq_V_1_reg_795(11),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(12),
      Q => intermediate_freq_V_1_reg_795(12),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(13),
      Q => intermediate_freq_V_1_reg_795(13),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(14),
      Q => intermediate_freq_V_1_reg_795(14),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(15),
      Q => intermediate_freq_V_1_reg_795(15),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(16),
      Q => intermediate_freq_V_1_reg_795(16),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(17),
      Q => intermediate_freq_V_1_reg_795(17),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(18),
      Q => intermediate_freq_V_1_reg_795(18),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(19),
      Q => intermediate_freq_V_1_reg_795(19),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(1),
      Q => intermediate_freq_V_1_reg_795(1),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(20),
      Q => intermediate_freq_V_1_reg_795(20),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(21),
      Q => intermediate_freq_V_1_reg_795(21),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(22),
      Q => intermediate_freq_V_1_reg_795(22),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(23),
      Q => intermediate_freq_V_1_reg_795(23),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(24),
      Q => intermediate_freq_V_1_reg_795(24),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(25),
      Q => intermediate_freq_V_1_reg_795(25),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(26),
      Q => intermediate_freq_V_1_reg_795(26),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(27),
      Q => intermediate_freq_V_1_reg_795(27),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(28),
      Q => intermediate_freq_V_1_reg_795(28),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(29),
      Q => intermediate_freq_V_1_reg_795(29),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(2),
      Q => intermediate_freq_V_1_reg_795(2),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(30),
      Q => intermediate_freq_V_1_reg_795(30),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(31),
      Q => intermediate_freq_V_1_reg_795(31),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(3),
      Q => intermediate_freq_V_1_reg_795(3),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(4),
      Q => intermediate_freq_V_1_reg_795(4),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(5),
      Q => intermediate_freq_V_1_reg_795(5),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(6),
      Q => intermediate_freq_V_1_reg_795(6),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(7),
      Q => intermediate_freq_V_1_reg_795(7),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(8),
      Q => intermediate_freq_V_1_reg_795(8),
      R => '0'
    );
\intermediate_freq_V_1_reg_795_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_V_1_fu_572_p3(9),
      Q => intermediate_freq_V_1_reg_795(9),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(0),
      Q => intermediate_freq_ne_reg_801(0),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(10),
      Q => intermediate_freq_ne_reg_801(10),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(11),
      Q => intermediate_freq_ne_reg_801(11),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(12),
      Q => intermediate_freq_ne_reg_801(12),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(13),
      Q => intermediate_freq_ne_reg_801(13),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(14),
      Q => intermediate_freq_ne_reg_801(14),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(15),
      Q => intermediate_freq_ne_reg_801(15),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(16),
      Q => intermediate_freq_ne_reg_801(16),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(17),
      Q => intermediate_freq_ne_reg_801(17),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(18),
      Q => intermediate_freq_ne_reg_801(18),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(19),
      Q => intermediate_freq_ne_reg_801(19),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(1),
      Q => intermediate_freq_ne_reg_801(1),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(20),
      Q => intermediate_freq_ne_reg_801(20),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(21),
      Q => intermediate_freq_ne_reg_801(21),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(22),
      Q => intermediate_freq_ne_reg_801(22),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(23),
      Q => intermediate_freq_ne_reg_801(23),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(24),
      Q => intermediate_freq_ne_reg_801(24),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(25),
      Q => intermediate_freq_ne_reg_801(25),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(26),
      Q => intermediate_freq_ne_reg_801(26),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(27),
      Q => intermediate_freq_ne_reg_801(27),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(28),
      Q => intermediate_freq_ne_reg_801(28),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(29),
      Q => intermediate_freq_ne_reg_801(29),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(2),
      Q => intermediate_freq_ne_reg_801(2),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(30),
      Q => intermediate_freq_ne_reg_801(30),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(31),
      Q => intermediate_freq_ne_reg_801(31),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(3),
      Q => intermediate_freq_ne_reg_801(3),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(4),
      Q => intermediate_freq_ne_reg_801(4),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(5),
      Q => intermediate_freq_ne_reg_801(5),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(6),
      Q => intermediate_freq_ne_reg_801(6),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(7),
      Q => intermediate_freq_ne_reg_801(7),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(8),
      Q => intermediate_freq_ne_reg_801(8),
      R => '0'
    );
\intermediate_freq_ne_reg_801_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => intermediate_freq_ne_fu_580_p3(9),
      Q => intermediate_freq_ne_reg_801(9),
      R => '0'
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^create_tree_u0_extld_loc_read\,
      I1 => extLd_loc_c20_full_n,
      O => internal_full_n_reg
    );
\iptr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FF0E00"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_ready\,
      I2 => ap_sync_reg_channel_write_parent_V,
      I3 => parent_V_i_full_n,
      I4 => iptr,
      O => ap_done_reg_reg_0
    );
\iptr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FF0E00"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_ready\,
      I2 => ap_sync_reg_channel_write_left_V,
      I3 => left_V_i_full_n,
      I4 => iptr_2,
      O => ap_done_reg_reg_1
    );
\iptr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FF0E00"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^ap_ready\,
      I2 => \iptr_reg[0]_1\,
      I3 => right_V_i_full_n,
      I4 => iptr_3,
      O => ap_done_reg_reg_2
    );
\node_freq_V_reg_265[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(0),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(0),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(0),
      O => \node_freq_V_reg_265[0]_i_1_n_7\
    );
\node_freq_V_reg_265[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(10),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(10),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(10),
      O => \node_freq_V_reg_265[10]_i_1_n_7\
    );
\node_freq_V_reg_265[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(11),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(11),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(11),
      O => \node_freq_V_reg_265[11]_i_1_n_7\
    );
\node_freq_V_reg_265[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(12),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(12),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(12),
      O => \node_freq_V_reg_265[12]_i_1_n_7\
    );
\node_freq_V_reg_265[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(13),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(13),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(13),
      O => \node_freq_V_reg_265[13]_i_1_n_7\
    );
\node_freq_V_reg_265[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(14),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(14),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(14),
      O => \node_freq_V_reg_265[14]_i_1_n_7\
    );
\node_freq_V_reg_265[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(15),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(15),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(15),
      O => \node_freq_V_reg_265[15]_i_1_n_7\
    );
\node_freq_V_reg_265[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(16),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(16),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(16),
      O => \node_freq_V_reg_265[16]_i_1_n_7\
    );
\node_freq_V_reg_265[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(17),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(17),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(17),
      O => \node_freq_V_reg_265[17]_i_1_n_7\
    );
\node_freq_V_reg_265[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(18),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(18),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(18),
      O => \node_freq_V_reg_265[18]_i_1_n_7\
    );
\node_freq_V_reg_265[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(19),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(19),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(19),
      O => \node_freq_V_reg_265[19]_i_1_n_7\
    );
\node_freq_V_reg_265[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(1),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(1),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(1),
      O => \node_freq_V_reg_265[1]_i_1_n_7\
    );
\node_freq_V_reg_265[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(20),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(20),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(20),
      O => \node_freq_V_reg_265[20]_i_1_n_7\
    );
\node_freq_V_reg_265[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(21),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(21),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(21),
      O => \node_freq_V_reg_265[21]_i_1_n_7\
    );
\node_freq_V_reg_265[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(22),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(22),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(22),
      O => \node_freq_V_reg_265[22]_i_1_n_7\
    );
\node_freq_V_reg_265[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(23),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(23),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(23),
      O => \node_freq_V_reg_265[23]_i_1_n_7\
    );
\node_freq_V_reg_265[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(24),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(24),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(24),
      O => \node_freq_V_reg_265[24]_i_1_n_7\
    );
\node_freq_V_reg_265[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(25),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(25),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(25),
      O => \node_freq_V_reg_265[25]_i_1_n_7\
    );
\node_freq_V_reg_265[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(26),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(26),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(26),
      O => \node_freq_V_reg_265[26]_i_1_n_7\
    );
\node_freq_V_reg_265[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(27),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(27),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(27),
      O => \node_freq_V_reg_265[27]_i_1_n_7\
    );
\node_freq_V_reg_265[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(28),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(28),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(28),
      O => \node_freq_V_reg_265[28]_i_1_n_7\
    );
\node_freq_V_reg_265[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(29),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(29),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(29),
      O => \node_freq_V_reg_265[29]_i_1_n_7\
    );
\node_freq_V_reg_265[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(2),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(2),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(2),
      O => \node_freq_V_reg_265[2]_i_1_n_7\
    );
\node_freq_V_reg_265[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(30),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(30),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(30),
      O => \node_freq_V_reg_265[30]_i_1_n_7\
    );
\node_freq_V_reg_265[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(31),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(31),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(31),
      O => \node_freq_V_reg_265[31]_i_1_n_7\
    );
\node_freq_V_reg_265[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      O => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41
    );
\node_freq_V_reg_265[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(3),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(3),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(3),
      O => \node_freq_V_reg_265[3]_i_1_n_7\
    );
\node_freq_V_reg_265[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(4),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(4),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(4),
      O => \node_freq_V_reg_265[4]_i_1_n_7\
    );
\node_freq_V_reg_265[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(5),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(5),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(5),
      O => \node_freq_V_reg_265[5]_i_1_n_7\
    );
\node_freq_V_reg_265[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(6),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(6),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(6),
      O => \node_freq_V_reg_265[6]_i_1_n_7\
    );
\node_freq_V_reg_265[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(7),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(7),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(7),
      O => \node_freq_V_reg_265[7]_i_1_n_7\
    );
\node_freq_V_reg_265[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(8),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(8),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(8),
      O => \node_freq_V_reg_265[8]_i_1_n_7\
    );
\node_freq_V_reg_265[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(9),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_1_2_i_i_reg_437(9),
      I3 => node_freq_V_reg_2651,
      I4 => s_frequency_V_reg_746(9),
      O => \node_freq_V_reg_265[9]_i_1_n_7\
    );
\node_freq_V_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[0]_i_1_n_7\,
      Q => node_freq_V_reg_265(0),
      R => '0'
    );
\node_freq_V_reg_265_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[10]_i_1_n_7\,
      Q => node_freq_V_reg_265(10),
      R => '0'
    );
\node_freq_V_reg_265_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[11]_i_1_n_7\,
      Q => node_freq_V_reg_265(11),
      R => '0'
    );
\node_freq_V_reg_265_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[12]_i_1_n_7\,
      Q => node_freq_V_reg_265(12),
      R => '0'
    );
\node_freq_V_reg_265_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[13]_i_1_n_7\,
      Q => node_freq_V_reg_265(13),
      R => '0'
    );
\node_freq_V_reg_265_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[14]_i_1_n_7\,
      Q => node_freq_V_reg_265(14),
      R => '0'
    );
\node_freq_V_reg_265_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[15]_i_1_n_7\,
      Q => node_freq_V_reg_265(15),
      R => '0'
    );
\node_freq_V_reg_265_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[16]_i_1_n_7\,
      Q => node_freq_V_reg_265(16),
      R => '0'
    );
\node_freq_V_reg_265_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[17]_i_1_n_7\,
      Q => node_freq_V_reg_265(17),
      R => '0'
    );
\node_freq_V_reg_265_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[18]_i_1_n_7\,
      Q => node_freq_V_reg_265(18),
      R => '0'
    );
\node_freq_V_reg_265_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[19]_i_1_n_7\,
      Q => node_freq_V_reg_265(19),
      R => '0'
    );
\node_freq_V_reg_265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[1]_i_1_n_7\,
      Q => node_freq_V_reg_265(1),
      R => '0'
    );
\node_freq_V_reg_265_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[20]_i_1_n_7\,
      Q => node_freq_V_reg_265(20),
      R => '0'
    );
\node_freq_V_reg_265_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[21]_i_1_n_7\,
      Q => node_freq_V_reg_265(21),
      R => '0'
    );
\node_freq_V_reg_265_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[22]_i_1_n_7\,
      Q => node_freq_V_reg_265(22),
      R => '0'
    );
\node_freq_V_reg_265_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[23]_i_1_n_7\,
      Q => node_freq_V_reg_265(23),
      R => '0'
    );
\node_freq_V_reg_265_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[24]_i_1_n_7\,
      Q => node_freq_V_reg_265(24),
      R => '0'
    );
\node_freq_V_reg_265_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[25]_i_1_n_7\,
      Q => node_freq_V_reg_265(25),
      R => '0'
    );
\node_freq_V_reg_265_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[26]_i_1_n_7\,
      Q => node_freq_V_reg_265(26),
      R => '0'
    );
\node_freq_V_reg_265_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[27]_i_1_n_7\,
      Q => node_freq_V_reg_265(27),
      R => '0'
    );
\node_freq_V_reg_265_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[28]_i_1_n_7\,
      Q => node_freq_V_reg_265(28),
      R => '0'
    );
\node_freq_V_reg_265_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[29]_i_1_n_7\,
      Q => node_freq_V_reg_265(29),
      R => '0'
    );
\node_freq_V_reg_265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[2]_i_1_n_7\,
      Q => node_freq_V_reg_265(2),
      R => '0'
    );
\node_freq_V_reg_265_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[30]_i_1_n_7\,
      Q => node_freq_V_reg_265(30),
      R => '0'
    );
\node_freq_V_reg_265_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[31]_i_1_n_7\,
      Q => node_freq_V_reg_265(31),
      R => '0'
    );
\node_freq_V_reg_265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[3]_i_1_n_7\,
      Q => node_freq_V_reg_265(3),
      R => '0'
    );
\node_freq_V_reg_265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[4]_i_1_n_7\,
      Q => node_freq_V_reg_265(4),
      R => '0'
    );
\node_freq_V_reg_265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[5]_i_1_n_7\,
      Q => node_freq_V_reg_265(5),
      R => '0'
    );
\node_freq_V_reg_265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[6]_i_1_n_7\,
      Q => node_freq_V_reg_265(6),
      R => '0'
    );
\node_freq_V_reg_265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[7]_i_1_n_7\,
      Q => node_freq_V_reg_265(7),
      R => '0'
    );
\node_freq_V_reg_265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[8]_i_1_n_7\,
      Q => node_freq_V_reg_265(8),
      R => '0'
    );
\node_freq_V_reg_265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \node_freq_V_reg_265[9]_i_1_n_7\,
      Q => node_freq_V_reg_265(9),
      R => '0'
    );
\op_assign_reg_310[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state7,
      I2 => icmp_ln21_reg_766,
      I3 => sorted_copy1_0_chann_empty_n,
      I4 => sorted_copy1_1_chann_empty_n,
      O => op_assign_reg_310
    );
\op_assign_reg_310[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80F00000"
    )
        port map (
      I0 => sorted_copy1_1_chann_empty_n,
      I1 => sorted_copy1_0_chann_empty_n,
      I2 => icmp_ln21_reg_766,
      I3 => or_ln52_reg_840,
      I4 => ap_CS_fsm_state7,
      O => node_freq_V_reg_2651
    );
\op_assign_reg_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => i_reg_770(0),
      Q => \^left_v_address0\(0),
      R => op_assign_reg_310
    );
\op_assign_reg_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => i_reg_770(1),
      Q => \^left_v_address0\(1),
      R => op_assign_reg_310
    );
\op_assign_reg_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => i_reg_770(2),
      Q => \^left_v_address0\(2),
      R => op_assign_reg_310
    );
\op_assign_reg_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => i_reg_770(3),
      Q => \^left_v_address0\(3),
      R => op_assign_reg_310
    );
\op_assign_reg_310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => i_reg_770(4),
      Q => \^left_v_address0\(4),
      R => op_assign_reg_310
    );
\op_assign_reg_310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => i_reg_770(5),
      Q => \^left_v_address0\(5),
      R => op_assign_reg_310
    );
\op_assign_reg_310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => i_reg_770(6),
      Q => \^left_v_address0\(6),
      R => op_assign_reg_310
    );
\op_assign_reg_310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => i_reg_770(7),
      Q => \^left_v_address0\(7),
      R => op_assign_reg_310
    );
\op_assign_reg_310_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => i_reg_770(8),
      Q => \op_assign_reg_310_reg_n_7_[8]\,
      R => op_assign_reg_310
    );
\or_ln34_reg_806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln34_fu_617_p2,
      Q => or_ln34_reg_806,
      R => '0'
    );
\or_ln52_reg_840[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => ap_CS_fsm_state6,
      I4 => or_ln52_reg_840,
      O => \or_ln52_reg_840[0]_i_1_n_7\
    );
\or_ln52_reg_840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_ln52_reg_840[0]_i_1_n_7\,
      Q => or_ln52_reg_840,
      R => '0'
    );
\p_0120_0_i_i_reg_402[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(0),
      I1 => intermediate_freq_ne_reg_801(0),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[0]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(10),
      I1 => intermediate_freq_ne_reg_801(10),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[10]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(11),
      I1 => intermediate_freq_ne_reg_801(11),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[11]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(12),
      I1 => intermediate_freq_ne_reg_801(12),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[12]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(13),
      I1 => intermediate_freq_ne_reg_801(13),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[13]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(14),
      I1 => intermediate_freq_ne_reg_801(14),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[14]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(15),
      I1 => intermediate_freq_ne_reg_801(15),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[15]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(16),
      I1 => intermediate_freq_ne_reg_801(16),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[16]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(17),
      I1 => intermediate_freq_ne_reg_801(17),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[17]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(18),
      I1 => intermediate_freq_ne_reg_801(18),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[18]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(19),
      I1 => intermediate_freq_ne_reg_801(19),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[19]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(1),
      I1 => intermediate_freq_ne_reg_801(1),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[1]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(20),
      I1 => intermediate_freq_ne_reg_801(20),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[20]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(21),
      I1 => intermediate_freq_ne_reg_801(21),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[21]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(22),
      I1 => intermediate_freq_ne_reg_801(22),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[22]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(23),
      I1 => intermediate_freq_ne_reg_801(23),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[23]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(24),
      I1 => intermediate_freq_ne_reg_801(24),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[24]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(25),
      I1 => intermediate_freq_ne_reg_801(25),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[25]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(26),
      I1 => intermediate_freq_ne_reg_801(26),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[26]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(27),
      I1 => intermediate_freq_ne_reg_801(27),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[27]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(28),
      I1 => intermediate_freq_ne_reg_801(28),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[28]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(29),
      I1 => intermediate_freq_ne_reg_801(29),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[29]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(2),
      I1 => intermediate_freq_ne_reg_801(2),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[2]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(30),
      I1 => intermediate_freq_ne_reg_801(30),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[30]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(31),
      I1 => intermediate_freq_ne_reg_801(31),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[31]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(3),
      I1 => intermediate_freq_ne_reg_801(3),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[3]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(4),
      I1 => intermediate_freq_ne_reg_801(4),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[4]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(5),
      I1 => intermediate_freq_ne_reg_801(5),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[5]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(6),
      I1 => intermediate_freq_ne_reg_801(6),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[6]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(7),
      I1 => intermediate_freq_ne_reg_801(7),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[7]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(8),
      I1 => intermediate_freq_ne_reg_801(8),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[8]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => intermediate_freq_V_1_reg_795(9),
      I1 => intermediate_freq_ne_reg_801(9),
      I2 => or_ln34_reg_806,
      O => \p_0120_0_i_i_reg_402[9]_i_1_n_7\
    );
\p_0120_0_i_i_reg_402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[0]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(0),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[10]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(10),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[11]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(11),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[12]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(12),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[13]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(13),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[14]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(14),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[15]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(15),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[16]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(16),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[17]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(17),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[18]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(18),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[19]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(19),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[1]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(1),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[20]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(20),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[21]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(21),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[22]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(22),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[23]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(23),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[24]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(24),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[25]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(25),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[26]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(26),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[27]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(27),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[28]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(28),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[29]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(29),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[2]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(2),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[30]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(30),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[31]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(31),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[3]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(3),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[4]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(4),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[5]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(5),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[6]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(6),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[7]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(7),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[8]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(8),
      R => '0'
    );
\p_0120_0_i_i_reg_402_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0120_0_i_i_reg_402[9]_i_1_n_7\,
      Q => p_0120_0_i_i_reg_402(9),
      R => '0'
    );
\p_0195_0_i_i_reg_392[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(0),
      I1 => intermediate_freq_V_1_reg_795(0),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[0]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(10),
      I1 => intermediate_freq_V_1_reg_795(10),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[10]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(11),
      I1 => intermediate_freq_V_1_reg_795(11),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[11]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(12),
      I1 => intermediate_freq_V_1_reg_795(12),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[12]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(13),
      I1 => intermediate_freq_V_1_reg_795(13),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[13]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(14),
      I1 => intermediate_freq_V_1_reg_795(14),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[14]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(15),
      I1 => intermediate_freq_V_1_reg_795(15),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[15]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(16),
      I1 => intermediate_freq_V_1_reg_795(16),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[16]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(17),
      I1 => intermediate_freq_V_1_reg_795(17),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[17]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(18),
      I1 => intermediate_freq_V_1_reg_795(18),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[18]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(19),
      I1 => intermediate_freq_V_1_reg_795(19),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[19]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(1),
      I1 => intermediate_freq_V_1_reg_795(1),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[1]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(20),
      I1 => intermediate_freq_V_1_reg_795(20),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[20]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(21),
      I1 => intermediate_freq_V_1_reg_795(21),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[21]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(22),
      I1 => intermediate_freq_V_1_reg_795(22),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[22]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(23),
      I1 => intermediate_freq_V_1_reg_795(23),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[23]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(24),
      I1 => intermediate_freq_V_1_reg_795(24),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[24]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(25),
      I1 => intermediate_freq_V_1_reg_795(25),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[25]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(26),
      I1 => intermediate_freq_V_1_reg_795(26),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[26]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(27),
      I1 => intermediate_freq_V_1_reg_795(27),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[27]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(28),
      I1 => intermediate_freq_V_1_reg_795(28),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[28]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(29),
      I1 => intermediate_freq_V_1_reg_795(29),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[29]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(2),
      I1 => intermediate_freq_V_1_reg_795(2),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[2]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(30),
      I1 => intermediate_freq_V_1_reg_795(30),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[30]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(31),
      I1 => intermediate_freq_V_1_reg_795(31),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[31]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(3),
      I1 => intermediate_freq_V_1_reg_795(3),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[3]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(4),
      I1 => intermediate_freq_V_1_reg_795(4),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[4]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(5),
      I1 => intermediate_freq_V_1_reg_795(5),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[5]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(6),
      I1 => intermediate_freq_V_1_reg_795(6),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[6]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(7),
      I1 => intermediate_freq_V_1_reg_795(7),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[7]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(8),
      I1 => intermediate_freq_V_1_reg_795(8),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[8]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => node_freq_V_reg_265(9),
      I1 => intermediate_freq_V_1_reg_795(9),
      I2 => or_ln34_reg_806,
      O => \p_0195_0_i_i_reg_392[9]_i_1_n_7\
    );
\p_0195_0_i_i_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[0]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(0),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[10]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(10),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[11]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(11),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[12]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(12),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[13]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(13),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[14]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(14),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[15]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(15),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[16]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(16),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[17]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(17),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[18]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(18),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[19]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(19),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[1]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(1),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[20]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(20),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[21]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(21),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[22]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(22),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[23]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(23),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[24]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(24),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[25]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(25),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[26]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(26),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[27]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(27),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[28]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(28),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[29]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(29),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[2]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(2),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[30]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(30),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[31]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(31),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[3]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(3),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[4]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(4),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[5]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(5),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[6]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(6),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[7]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(7),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[8]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(8),
      R => '0'
    );
\p_0195_0_i_i_reg_392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \p_0195_0_i_i_reg_392[9]_i_1_n_7\,
      Q => p_0195_0_i_i_reg_392(9),
      R => '0'
    );
\p_0217_2_i_i_reg_463[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[0]\,
      I1 => frequency_1_V_U_n_47,
      O => \p_0217_2_i_i_reg_463[0]_i_1_n_7\
    );
\p_0217_2_i_i_reg_463[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[0]\,
      I1 => \t_V_4_reg_370_reg_n_7_[1]\,
      I2 => frequency_1_V_U_n_47,
      O => \p_0217_2_i_i_reg_463[1]_i_1_n_7\
    );
\p_0217_2_i_i_reg_463[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[0]\,
      I1 => \t_V_4_reg_370_reg_n_7_[1]\,
      I2 => \t_V_4_reg_370_reg_n_7_[2]\,
      I3 => frequency_1_V_U_n_47,
      O => \p_0217_2_i_i_reg_463[2]_i_1_n_7\
    );
\p_0217_2_i_i_reg_463[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FF00"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[1]\,
      I1 => \t_V_4_reg_370_reg_n_7_[0]\,
      I2 => \t_V_4_reg_370_reg_n_7_[2]\,
      I3 => \t_V_4_reg_370_reg_n_7_[3]\,
      I4 => frequency_1_V_U_n_47,
      O => \p_0217_2_i_i_reg_463[3]_i_1_n_7\
    );
\p_0217_2_i_i_reg_463[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFF0000"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[2]\,
      I1 => \t_V_4_reg_370_reg_n_7_[0]\,
      I2 => \t_V_4_reg_370_reg_n_7_[1]\,
      I3 => \t_V_4_reg_370_reg_n_7_[3]\,
      I4 => \t_V_4_reg_370_reg_n_7_[4]\,
      I5 => frequency_1_V_U_n_47,
      O => \p_0217_2_i_i_reg_463[4]_i_1_n_7\
    );
\p_0217_2_i_i_reg_463[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => \p_0217_2_i_i_reg_463[5]_i_2_n_7\,
      I1 => \t_V_4_reg_370_reg_n_7_[5]\,
      I2 => frequency_1_V_U_n_47,
      O => \p_0217_2_i_i_reg_463[5]_i_1_n_7\
    );
\p_0217_2_i_i_reg_463[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[4]\,
      I1 => \t_V_4_reg_370_reg_n_7_[2]\,
      I2 => \t_V_4_reg_370_reg_n_7_[0]\,
      I3 => \t_V_4_reg_370_reg_n_7_[1]\,
      I4 => \t_V_4_reg_370_reg_n_7_[3]\,
      O => \p_0217_2_i_i_reg_463[5]_i_2_n_7\
    );
\p_0217_2_i_i_reg_463[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => \p_0217_2_i_i_reg_463[8]_i_2_n_7\,
      I1 => \t_V_4_reg_370_reg_n_7_[6]\,
      I2 => frequency_1_V_U_n_47,
      O => \p_0217_2_i_i_reg_463[6]_i_1_n_7\
    );
\p_0217_2_i_i_reg_463[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => \p_0217_2_i_i_reg_463[8]_i_2_n_7\,
      I1 => \t_V_4_reg_370_reg_n_7_[6]\,
      I2 => \t_V_4_reg_370_reg_n_7_[7]\,
      I3 => frequency_1_V_U_n_47,
      O => \p_0217_2_i_i_reg_463[7]_i_1_n_7\
    );
\p_0217_2_i_i_reg_463[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FF00"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[6]\,
      I1 => \p_0217_2_i_i_reg_463[8]_i_2_n_7\,
      I2 => \t_V_4_reg_370_reg_n_7_[7]\,
      I3 => \t_V_4_reg_370_reg_n_7_[8]\,
      I4 => frequency_1_V_U_n_47,
      O => \p_0217_2_i_i_reg_463[8]_i_1_n_7\
    );
\p_0217_2_i_i_reg_463[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[5]\,
      I1 => \t_V_4_reg_370_reg_n_7_[3]\,
      I2 => \t_V_4_reg_370_reg_n_7_[1]\,
      I3 => \t_V_4_reg_370_reg_n_7_[0]\,
      I4 => \t_V_4_reg_370_reg_n_7_[2]\,
      I5 => \t_V_4_reg_370_reg_n_7_[4]\,
      O => \p_0217_2_i_i_reg_463[8]_i_2_n_7\
    );
\p_0217_2_i_i_reg_463_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0217_2_i_i_reg_463[0]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_463(0),
      R => '0'
    );
\p_0217_2_i_i_reg_463_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0217_2_i_i_reg_463[1]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_463(1),
      R => '0'
    );
\p_0217_2_i_i_reg_463_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0217_2_i_i_reg_463[2]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_463(2),
      R => '0'
    );
\p_0217_2_i_i_reg_463_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0217_2_i_i_reg_463[3]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_463(3),
      R => '0'
    );
\p_0217_2_i_i_reg_463_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0217_2_i_i_reg_463[4]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_463(4),
      R => '0'
    );
\p_0217_2_i_i_reg_463_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0217_2_i_i_reg_463[5]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_463(5),
      R => '0'
    );
\p_0217_2_i_i_reg_463_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0217_2_i_i_reg_463[6]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_463(6),
      R => '0'
    );
\p_0217_2_i_i_reg_463_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0217_2_i_i_reg_463[7]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_463(7),
      R => '0'
    );
\p_0217_2_i_i_reg_463_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0217_2_i_i_reg_463[8]_i_1_n_7\,
      Q => p_0217_2_i_i_reg_463(8),
      R => '0'
    );
\p_0247_2_i_i_reg_475[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[0]\,
      I1 => frequency_1_V_U_n_47,
      O => \p_0247_2_i_i_reg_475[0]_i_1_n_7\
    );
\p_0247_2_i_i_reg_475[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[0]\,
      I1 => \t_V_3_reg_381_reg_n_7_[1]\,
      I2 => frequency_1_V_U_n_47,
      O => \p_0247_2_i_i_reg_475[1]_i_1_n_7\
    );
\p_0247_2_i_i_reg_475[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F078"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[0]\,
      I1 => \t_V_3_reg_381_reg_n_7_[1]\,
      I2 => \t_V_3_reg_381_reg_n_7_[2]\,
      I3 => frequency_1_V_U_n_47,
      O => \p_0247_2_i_i_reg_475[2]_i_1_n_7\
    );
\p_0247_2_i_i_reg_475[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007F80"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[1]\,
      I1 => \t_V_3_reg_381_reg_n_7_[0]\,
      I2 => \t_V_3_reg_381_reg_n_7_[2]\,
      I3 => \t_V_3_reg_381_reg_n_7_[3]\,
      I4 => frequency_1_V_U_n_47,
      O => \p_0247_2_i_i_reg_475[3]_i_1_n_7\
    );
\p_0247_2_i_i_reg_475[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007FFF8000"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[2]\,
      I1 => \t_V_3_reg_381_reg_n_7_[0]\,
      I2 => \t_V_3_reg_381_reg_n_7_[1]\,
      I3 => \t_V_3_reg_381_reg_n_7_[3]\,
      I4 => \t_V_3_reg_381_reg_n_7_[4]\,
      I5 => frequency_1_V_U_n_47,
      O => \p_0247_2_i_i_reg_475[4]_i_1_n_7\
    );
\p_0247_2_i_i_reg_475[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[5]\,
      I1 => in_count_V_1_fu_722_p2(5),
      I2 => frequency_1_V_U_n_47,
      O => \p_0247_2_i_i_reg_475[5]_i_1_n_7\
    );
\p_0247_2_i_i_reg_475[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[3]\,
      I1 => \t_V_3_reg_381_reg_n_7_[1]\,
      I2 => \t_V_3_reg_381_reg_n_7_[0]\,
      I3 => \t_V_3_reg_381_reg_n_7_[2]\,
      I4 => \t_V_3_reg_381_reg_n_7_[4]\,
      I5 => \t_V_3_reg_381_reg_n_7_[5]\,
      O => in_count_V_1_fu_722_p2(5)
    );
\p_0247_2_i_i_reg_475[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => \p_0247_2_i_i_reg_475[8]_i_2_n_7\,
      I1 => \t_V_3_reg_381_reg_n_7_[6]\,
      I2 => frequency_1_V_U_n_47,
      O => \p_0247_2_i_i_reg_475[6]_i_1_n_7\
    );
\p_0247_2_i_i_reg_475[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F078"
    )
        port map (
      I0 => \p_0247_2_i_i_reg_475[8]_i_2_n_7\,
      I1 => \t_V_3_reg_381_reg_n_7_[6]\,
      I2 => \t_V_3_reg_381_reg_n_7_[7]\,
      I3 => frequency_1_V_U_n_47,
      O => \p_0247_2_i_i_reg_475[7]_i_1_n_7\
    );
\p_0247_2_i_i_reg_475[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007F80"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[6]\,
      I1 => \p_0247_2_i_i_reg_475[8]_i_2_n_7\,
      I2 => \t_V_3_reg_381_reg_n_7_[7]\,
      I3 => \t_V_3_reg_381_reg_n_7_[8]\,
      I4 => frequency_1_V_U_n_47,
      O => \p_0247_2_i_i_reg_475[8]_i_1_n_7\
    );
\p_0247_2_i_i_reg_475[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[5]\,
      I1 => \t_V_3_reg_381_reg_n_7_[3]\,
      I2 => \t_V_3_reg_381_reg_n_7_[1]\,
      I3 => \t_V_3_reg_381_reg_n_7_[0]\,
      I4 => \t_V_3_reg_381_reg_n_7_[2]\,
      I5 => \t_V_3_reg_381_reg_n_7_[4]\,
      O => \p_0247_2_i_i_reg_475[8]_i_2_n_7\
    );
\p_0247_2_i_i_reg_475_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0247_2_i_i_reg_475[0]_i_1_n_7\,
      Q => p_0247_2_i_i_reg_475(0),
      R => '0'
    );
\p_0247_2_i_i_reg_475_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0247_2_i_i_reg_475[1]_i_1_n_7\,
      Q => p_0247_2_i_i_reg_475(1),
      R => '0'
    );
\p_0247_2_i_i_reg_475_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0247_2_i_i_reg_475[2]_i_1_n_7\,
      Q => p_0247_2_i_i_reg_475(2),
      R => '0'
    );
\p_0247_2_i_i_reg_475_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0247_2_i_i_reg_475[3]_i_1_n_7\,
      Q => p_0247_2_i_i_reg_475(3),
      R => '0'
    );
\p_0247_2_i_i_reg_475_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0247_2_i_i_reg_475[4]_i_1_n_7\,
      Q => p_0247_2_i_i_reg_475(4),
      R => '0'
    );
\p_0247_2_i_i_reg_475_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0247_2_i_i_reg_475[5]_i_1_n_7\,
      Q => p_0247_2_i_i_reg_475(5),
      R => '0'
    );
\p_0247_2_i_i_reg_475_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0247_2_i_i_reg_475[6]_i_1_n_7\,
      Q => p_0247_2_i_i_reg_475(6),
      R => '0'
    );
\p_0247_2_i_i_reg_475_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0247_2_i_i_reg_475[7]_i_1_n_7\,
      Q => p_0247_2_i_i_reg_475(7),
      R => '0'
    );
\p_0247_2_i_i_reg_475_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \p_0247_2_i_i_reg_475[8]_i_1_n_7\,
      Q => p_0247_2_i_i_reg_475(8),
      R => '0'
    );
ram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF40FFFF0000"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \t_V_4_reg_370_reg_n_7_[0]\,
      I2 => ap_CS_fsm_state6,
      I3 => \t_V_2_reg_286_reg_n_7_[0]\,
      I4 => compute_bit_length_U0_right_V_address0(0),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(0)
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCFF3000"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(0),
      I1 => \^ap_ready\,
      I2 => \t_V_4_reg_370_reg_n_7_[0]\,
      I3 => ap_CS_fsm_state6,
      I4 => \t_V_2_reg_286_reg_n_7_[0]\,
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_3\(0)
    );
\ram_reg_i_19__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \op_assign_reg_310_reg_n_7_[8]\,
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(8)
    );
\ram_reg_i_19__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(8),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_0\(8)
    );
\ram_reg_i_19__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(8),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_1\(8)
    );
\ram_reg_i_19__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \op_assign_reg_310_reg_n_7_[8]\,
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_0\(8)
    );
\ram_reg_i_20__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(7),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(7)
    );
\ram_reg_i_20__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(7),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_0\(7)
    );
\ram_reg_i_20__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(7),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_1\(7)
    );
\ram_reg_i_20__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(7),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_0\(7)
    );
\ram_reg_i_21__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(6),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_0\(6)
    );
\ram_reg_i_21__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(6),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_1\(6)
    );
\ram_reg_i_21__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(6),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_0\(6)
    );
\ram_reg_i_21__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(6),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(6)
    );
\ram_reg_i_22__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(5),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_0\(5)
    );
\ram_reg_i_22__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(5),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_1\(5)
    );
\ram_reg_i_22__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(5),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_0\(5)
    );
\ram_reg_i_22__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(5),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(5)
    );
\ram_reg_i_23__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(4),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_0\(4)
    );
\ram_reg_i_23__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(4),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_1\(4)
    );
\ram_reg_i_23__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(4),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_0\(4)
    );
\ram_reg_i_23__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(4),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(4)
    );
\ram_reg_i_24__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(3),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(3)
    );
\ram_reg_i_24__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(3),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_0\(3)
    );
\ram_reg_i_24__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(3),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_1\(3)
    );
\ram_reg_i_24__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(3),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_0\(3)
    );
\ram_reg_i_25__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(2),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(2)
    );
\ram_reg_i_25__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(2),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_0\(2)
    );
\ram_reg_i_25__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(2),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_1\(2)
    );
\ram_reg_i_25__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(2),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_0\(2)
    );
\ram_reg_i_26__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(1),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(1)
    );
\ram_reg_i_26__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(1),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_0\(1)
    );
\ram_reg_i_26__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(1),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_1\(1)
    );
\ram_reg_i_26__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(1),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_0\(1)
    );
\ram_reg_i_27__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(0),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_1\(0)
    );
\ram_reg_i_27__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF45"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(0),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_0\(0)
    );
\ram_reg_i_27__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF450000"
    )
        port map (
      I0 => icmp_ln879_3_fu_663_p2,
      I1 => icmp_ln52_1_fu_645_p2,
      I2 => icmp_ln52_fu_640_p2,
      I3 => s_0_1_i_i_reg_357(0),
      I4 => iptr_3,
      O => \s_0_1_i_i_reg_357_reg[8]_1\(0)
    );
\ram_reg_i_27__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \^left_v_address0\(0),
      I2 => iptr,
      O => \ap_CS_fsm_reg[7]_0\(0)
    );
ram_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => iptr_2,
      O => WEA(0)
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEAAAA"
    )
        port map (
      I0 => frequency_1_V_U_n_47,
      I1 => icmp_ln879_3_fu_663_p2,
      I2 => icmp_ln52_1_fu_645_p2,
      I3 => icmp_ln52_fu_640_p2,
      I4 => ap_CS_fsm_state6,
      I5 => iptr_3,
      O => \ap_CS_fsm_reg[5]_0\(0)
    );
\ram_reg_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A888888888"
    )
        port map (
      I0 => iptr_3,
      I1 => frequency_1_V_U_n_47,
      I2 => icmp_ln879_3_fu_663_p2,
      I3 => icmp_ln52_1_fu_645_p2,
      I4 => icmp_ln52_fu_640_p2,
      I5 => ap_CS_fsm_state6,
      O => \iptr_reg[0]_0\(0)
    );
ram_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBBFFBF"
    )
        port map (
      I0 => iptr_3,
      I1 => ap_CS_fsm_state6,
      I2 => icmp_ln52_fu_640_p2,
      I3 => icmp_ln52_1_fu_645_p2,
      I4 => icmp_ln879_3_fu_663_p2,
      I5 => frequency_1_V_U_n_47,
      O => \iptr_reg[0]\
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000055F7FFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => icmp_ln52_fu_640_p2,
      I2 => icmp_ln52_1_fu_645_p2,
      I3 => icmp_ln879_3_fu_663_p2,
      I4 => frequency_1_V_U_n_47,
      I5 => iptr_3,
      O => \ap_CS_fsm_reg[5]_1\
    );
\ram_reg_i_29__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => ap_CS_fsm_state6,
      I2 => \^q\(1),
      O => create_tree_U0_parent_V_ce0
    );
\ram_reg_i_29__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_ram_reg_i_29__5_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln879_fu_611_p2,
      CO(1) => \ram_reg_i_29__5_n_9\,
      CO(0) => \ram_reg_i_29__5_n_10\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ram_reg_i_29__5_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ram_reg_i_32__1_n_7\,
      S(1) => \ram_reg_i_33__0_n_7\,
      S(0) => \ram_reg_i_34__0_n_7\
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF40FFFF0000"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \t_V_4_reg_370_reg_n_7_[7]\,
      I2 => ap_CS_fsm_state6,
      I3 => lshr_ln_fu_521_p4(6),
      I4 => compute_bit_length_U0_right_V_address0(7),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(7)
    );
\ram_reg_i_31__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_i_44__1_n_7\,
      CO(3 downto 1) => \NLW_ram_reg_i_31__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln34_fu_588_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ram_reg_i_45__2_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_31__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \ram_reg_i_46__0_n_7\
    );
\ram_reg_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => lshr_ln_fu_521_p4(5),
      I1 => \^left_v_address0\(6),
      I2 => \op_assign_reg_310_reg_n_7_[8]\,
      I3 => \t_V_2_reg_286_reg_n_7_[8]\,
      I4 => \^left_v_address0\(7),
      I5 => lshr_ln_fu_521_p4(6),
      O => \ram_reg_i_32__1_n_7\
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => lshr_ln_fu_521_p4(2),
      I1 => \^left_v_address0\(3),
      I2 => \^left_v_address0\(5),
      I3 => lshr_ln_fu_521_p4(4),
      I4 => \^left_v_address0\(4),
      I5 => lshr_ln_fu_521_p4(3),
      O => \ram_reg_i_33__0_n_7\
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_2_reg_286_reg_n_7_[0]\,
      I1 => \^left_v_address0\(0),
      I2 => \^left_v_address0\(2),
      I3 => lshr_ln_fu_521_p4(1),
      I4 => \^left_v_address0\(1),
      I5 => lshr_ln_fu_521_p4(0),
      O => \ram_reg_i_34__0_n_7\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCFF3000"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(7),
      I1 => \^ap_ready\,
      I2 => \t_V_4_reg_370_reg_n_7_[7]\,
      I3 => ap_CS_fsm_state6,
      I4 => lshr_ln_fu_521_p4(6),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_3\(7)
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^left_v_address0\(7),
      I1 => compute_bit_length_U0_right_V_address0(7),
      I2 => iptr_2,
      O => ADDRARDADDR(5)
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^right_v_address0\(7),
      I1 => compute_bit_length_U0_right_V_address0(7),
      I2 => iptr_3,
      O => \right_V_addr_reg_835_reg[7]_0\(5)
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF40FFFF0000"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \t_V_4_reg_370_reg_n_7_[6]\,
      I2 => ap_CS_fsm_state6,
      I3 => lshr_ln_fu_521_p4(5),
      I4 => compute_bit_length_U0_right_V_address0(6),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(6)
    );
\ram_reg_i_44__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_i_44__1_n_7\,
      CO(2) => \ram_reg_i_44__1_n_8\,
      CO(1) => \ram_reg_i_44__1_n_9\,
      CO(0) => \ram_reg_i_44__1_n_10\,
      CYINIT => '0',
      DI(3) => ram_reg_i_56_n_7,
      DI(2) => ram_reg_i_57_n_7,
      DI(1) => \ram_reg_i_58__0_n_7\,
      DI(0) => \ram_reg_i_59__0_n_7\,
      O(3 downto 0) => \NLW_ram_reg_i_44__1_O_UNCONNECTED\(3 downto 0),
      S(3) => ram_reg_i_60_n_7,
      S(2) => ram_reg_i_61_n_7,
      S(1) => ram_reg_i_62_n_7,
      S(0) => ram_reg_i_63_n_7
    );
\ram_reg_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => extLd_loc_read_reg_734(8),
      I1 => t_V_reg_298(8),
      O => \ram_reg_i_45__2_n_7\
    );
\ram_reg_i_46__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => t_V_reg_298(8),
      I1 => extLd_loc_read_reg_734(8),
      O => \ram_reg_i_46__0_n_7\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCFF3000"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(6),
      I1 => \^ap_ready\,
      I2 => \t_V_4_reg_370_reg_n_7_[6]\,
      I3 => ap_CS_fsm_state6,
      I4 => lshr_ln_fu_521_p4(5),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_3\(6)
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^left_v_address0\(6),
      I1 => compute_bit_length_U0_right_V_address0(6),
      I2 => iptr_2,
      O => ADDRARDADDR(4)
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^right_v_address0\(6),
      I1 => compute_bit_length_U0_right_V_address0(6),
      I2 => iptr_3,
      O => \right_V_addr_reg_835_reg[7]_0\(4)
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF40FFFF0000"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \t_V_4_reg_370_reg_n_7_[5]\,
      I2 => ap_CS_fsm_state6,
      I3 => lshr_ln_fu_521_p4(4),
      I4 => compute_bit_length_U0_right_V_address0(5),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(5)
    );
ram_reg_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => extLd_loc_read_reg_734(6),
      I1 => t_V_reg_298(6),
      I2 => t_V_reg_298(7),
      I3 => extLd_loc_read_reg_734(7),
      O => ram_reg_i_56_n_7
    );
ram_reg_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => extLd_loc_read_reg_734(4),
      I1 => t_V_reg_298(4),
      I2 => t_V_reg_298(5),
      I3 => extLd_loc_read_reg_734(5),
      O => ram_reg_i_57_n_7
    );
\ram_reg_i_58__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => extLd_loc_read_reg_734(2),
      I1 => t_V_reg_298(2),
      I2 => t_V_reg_298(3),
      I3 => extLd_loc_read_reg_734(3),
      O => \ram_reg_i_58__0_n_7\
    );
\ram_reg_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => extLd_loc_read_reg_734(0),
      I1 => t_V_reg_298(0),
      I2 => t_V_reg_298(1),
      I3 => extLd_loc_read_reg_734(1),
      O => \ram_reg_i_59__0_n_7\
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCFF3000"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(5),
      I1 => \^ap_ready\,
      I2 => \t_V_4_reg_370_reg_n_7_[5]\,
      I3 => ap_CS_fsm_state6,
      I4 => lshr_ln_fu_521_p4(4),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_3\(5)
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^left_v_address0\(5),
      I1 => compute_bit_length_U0_right_V_address0(5),
      I2 => iptr_2,
      O => ADDRARDADDR(3)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^right_v_address0\(5),
      I1 => compute_bit_length_U0_right_V_address0(5),
      I2 => iptr_3,
      O => \right_V_addr_reg_835_reg[7]_0\(3)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF40FFFF0000"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \t_V_4_reg_370_reg_n_7_[4]\,
      I2 => ap_CS_fsm_state6,
      I3 => lshr_ln_fu_521_p4(3),
      I4 => compute_bit_length_U0_right_V_address0(4),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(4)
    );
ram_reg_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => extLd_loc_read_reg_734(6),
      I1 => t_V_reg_298(6),
      I2 => extLd_loc_read_reg_734(7),
      I3 => t_V_reg_298(7),
      O => ram_reg_i_60_n_7
    );
ram_reg_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => extLd_loc_read_reg_734(4),
      I1 => t_V_reg_298(4),
      I2 => extLd_loc_read_reg_734(5),
      I3 => t_V_reg_298(5),
      O => ram_reg_i_61_n_7
    );
ram_reg_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => extLd_loc_read_reg_734(2),
      I1 => t_V_reg_298(2),
      I2 => extLd_loc_read_reg_734(3),
      I3 => t_V_reg_298(3),
      O => ram_reg_i_62_n_7
    );
ram_reg_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => extLd_loc_read_reg_734(0),
      I1 => t_V_reg_298(0),
      I2 => extLd_loc_read_reg_734(1),
      I3 => t_V_reg_298(1),
      O => ram_reg_i_63_n_7
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCFF3000"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(4),
      I1 => \^ap_ready\,
      I2 => \t_V_4_reg_370_reg_n_7_[4]\,
      I3 => ap_CS_fsm_state6,
      I4 => lshr_ln_fu_521_p4(3),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_3\(4)
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^left_v_address0\(4),
      I1 => compute_bit_length_U0_right_V_address0(4),
      I2 => iptr_2,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^right_v_address0\(4),
      I1 => compute_bit_length_U0_right_V_address0(4),
      I2 => iptr_3,
      O => \right_V_addr_reg_835_reg[7]_0\(2)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF40FFFF0000"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \t_V_4_reg_370_reg_n_7_[3]\,
      I2 => ap_CS_fsm_state6,
      I3 => lshr_ln_fu_521_p4(2),
      I4 => compute_bit_length_U0_right_V_address0(3),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(3)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCFF3000"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(3),
      I1 => \^ap_ready\,
      I2 => \t_V_4_reg_370_reg_n_7_[3]\,
      I3 => ap_CS_fsm_state6,
      I4 => lshr_ln_fu_521_p4(2),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_3\(3)
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^left_v_address0\(3),
      I1 => compute_bit_length_U0_right_V_address0(3),
      I2 => iptr_2,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^right_v_address0\(3),
      I1 => compute_bit_length_U0_right_V_address0(3),
      I2 => iptr_3,
      O => \right_V_addr_reg_835_reg[7]_0\(1)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF40FFFF0000"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \t_V_4_reg_370_reg_n_7_[2]\,
      I2 => ap_CS_fsm_state6,
      I3 => lshr_ln_fu_521_p4(1),
      I4 => compute_bit_length_U0_right_V_address0(2),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(2)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCFF3000"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(2),
      I1 => \^ap_ready\,
      I2 => \t_V_4_reg_370_reg_n_7_[2]\,
      I3 => ap_CS_fsm_state6,
      I4 => lshr_ln_fu_521_p4(1),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_3\(2)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^left_v_address0\(2),
      I1 => compute_bit_length_U0_right_V_address0(2),
      I2 => iptr_2,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^right_v_address0\(2),
      I1 => compute_bit_length_U0_right_V_address0(2),
      I2 => iptr_3,
      O => \right_V_addr_reg_835_reg[7]_0\(0)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF40FFFF0000"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \t_V_4_reg_370_reg_n_7_[1]\,
      I2 => ap_CS_fsm_state6,
      I3 => lshr_ln_fu_521_p4(0),
      I4 => compute_bit_length_U0_right_V_address0(1),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_2\(1)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFCFF3000"
    )
        port map (
      I0 => compute_bit_length_U0_right_V_address0(1),
      I1 => \^ap_ready\,
      I2 => \t_V_4_reg_370_reg_n_7_[1]\,
      I3 => ap_CS_fsm_state6,
      I4 => lshr_ln_fu_521_p4(0),
      I5 => iptr,
      O => \ap_CS_fsm_reg[7]_3\(1)
    );
\right_V_addr_reg_835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => zext_ln36_reg_810_reg(0),
      Q => \^right_v_address0\(0),
      R => '0'
    );
\right_V_addr_reg_835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => zext_ln36_reg_810_reg(1),
      Q => \^right_v_address0\(1),
      R => '0'
    );
\right_V_addr_reg_835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => zext_ln36_reg_810_reg(2),
      Q => \^right_v_address0\(2),
      R => '0'
    );
\right_V_addr_reg_835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => zext_ln36_reg_810_reg(3),
      Q => \^right_v_address0\(3),
      R => '0'
    );
\right_V_addr_reg_835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => zext_ln36_reg_810_reg(4),
      Q => \^right_v_address0\(4),
      R => '0'
    );
\right_V_addr_reg_835_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => zext_ln36_reg_810_reg(5),
      Q => \^right_v_address0\(5),
      R => '0'
    );
\right_V_addr_reg_835_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => zext_ln36_reg_810_reg(6),
      Q => \^right_v_address0\(6),
      R => '0'
    );
\right_V_addr_reg_835_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => zext_ln36_reg_810_reg(7),
      Q => \^right_v_address0\(7),
      R => '0'
    );
\s_0_0_i_i_reg_275[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_value_V_2_reg_334(0),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_0_2_i_i_reg_450(0),
      I3 => node_freq_V_reg_2651,
      I4 => s_value_V_reg_741(0),
      O => \s_0_0_i_i_reg_275[0]_i_1_n_7\
    );
\s_0_0_i_i_reg_275[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_value_V_2_reg_334(1),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_0_2_i_i_reg_450(1),
      I3 => node_freq_V_reg_2651,
      I4 => s_value_V_reg_741(1),
      O => \s_0_0_i_i_reg_275[1]_i_1_n_7\
    );
\s_0_0_i_i_reg_275[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_value_V_2_reg_334(2),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_0_2_i_i_reg_450(2),
      I3 => node_freq_V_reg_2651,
      I4 => s_value_V_reg_741(2),
      O => \s_0_0_i_i_reg_275[2]_i_1_n_7\
    );
\s_0_0_i_i_reg_275[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_value_V_2_reg_334(3),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_0_2_i_i_reg_450(3),
      I3 => node_freq_V_reg_2651,
      I4 => s_value_V_reg_741(3),
      O => \s_0_0_i_i_reg_275[3]_i_1_n_7\
    );
\s_0_0_i_i_reg_275[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_value_V_2_reg_334(4),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_0_2_i_i_reg_450(4),
      I3 => node_freq_V_reg_2651,
      I4 => s_value_V_reg_741(4),
      O => \s_0_0_i_i_reg_275[4]_i_1_n_7\
    );
\s_0_0_i_i_reg_275[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_value_V_2_reg_334(5),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_0_2_i_i_reg_450(5),
      I3 => node_freq_V_reg_2651,
      I4 => s_value_V_reg_741(5),
      O => \s_0_0_i_i_reg_275[5]_i_1_n_7\
    );
\s_0_0_i_i_reg_275[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_value_V_2_reg_334(6),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_0_2_i_i_reg_450(6),
      I3 => node_freq_V_reg_2651,
      I4 => s_value_V_reg_741(6),
      O => \s_0_0_i_i_reg_275[6]_i_1_n_7\
    );
\s_0_0_i_i_reg_275[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_value_V_2_reg_334(7),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_0_2_i_i_reg_450(7),
      I3 => node_freq_V_reg_2651,
      I4 => s_value_V_reg_741(7),
      O => \s_0_0_i_i_reg_275[7]_i_1_n_7\
    );
\s_0_0_i_i_reg_275[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => s_value_V_2_reg_334(8),
      I1 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      I2 => s_0_2_i_i_reg_450(8),
      I3 => node_freq_V_reg_2651,
      I4 => s_value_V_reg_741(8),
      O => \s_0_0_i_i_reg_275[8]_i_1_n_7\
    );
\s_0_0_i_i_reg_275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_0_0_i_i_reg_275[0]_i_1_n_7\,
      Q => s_0_0_i_i_reg_275(0),
      R => '0'
    );
\s_0_0_i_i_reg_275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_0_0_i_i_reg_275[1]_i_1_n_7\,
      Q => s_0_0_i_i_reg_275(1),
      R => '0'
    );
\s_0_0_i_i_reg_275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_0_0_i_i_reg_275[2]_i_1_n_7\,
      Q => s_0_0_i_i_reg_275(2),
      R => '0'
    );
\s_0_0_i_i_reg_275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_0_0_i_i_reg_275[3]_i_1_n_7\,
      Q => s_0_0_i_i_reg_275(3),
      R => '0'
    );
\s_0_0_i_i_reg_275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_0_0_i_i_reg_275[4]_i_1_n_7\,
      Q => s_0_0_i_i_reg_275(4),
      R => '0'
    );
\s_0_0_i_i_reg_275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_0_0_i_i_reg_275[5]_i_1_n_7\,
      Q => s_0_0_i_i_reg_275(5),
      R => '0'
    );
\s_0_0_i_i_reg_275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_0_0_i_i_reg_275[6]_i_1_n_7\,
      Q => s_0_0_i_i_reg_275(6),
      R => '0'
    );
\s_0_0_i_i_reg_275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_0_0_i_i_reg_275[7]_i_1_n_7\,
      Q => s_0_0_i_i_reg_275(7),
      R => '0'
    );
\s_0_0_i_i_reg_275_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_0_0_i_i_reg_275[8]_i_1_n_7\,
      Q => s_0_0_i_i_reg_275(8),
      R => '0'
    );
\s_0_1_i_i_reg_357[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_1_reg_255_reg_n_7_[0]\,
      I1 => s_0_0_i_i_reg_275(0),
      I2 => or_ln34_reg_806,
      O => \s_0_1_i_i_reg_357[0]_i_1_n_7\
    );
\s_0_1_i_i_reg_357[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_1_reg_255_reg_n_7_[1]\,
      I1 => s_0_0_i_i_reg_275(1),
      I2 => or_ln34_reg_806,
      O => \s_0_1_i_i_reg_357[1]_i_1_n_7\
    );
\s_0_1_i_i_reg_357[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_1_reg_255_reg_n_7_[2]\,
      I1 => s_0_0_i_i_reg_275(2),
      I2 => or_ln34_reg_806,
      O => \s_0_1_i_i_reg_357[2]_i_1_n_7\
    );
\s_0_1_i_i_reg_357[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_1_reg_255_reg_n_7_[3]\,
      I1 => s_0_0_i_i_reg_275(3),
      I2 => or_ln34_reg_806,
      O => \s_0_1_i_i_reg_357[3]_i_1_n_7\
    );
\s_0_1_i_i_reg_357[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_1_reg_255_reg_n_7_[4]\,
      I1 => s_0_0_i_i_reg_275(4),
      I2 => or_ln34_reg_806,
      O => \s_0_1_i_i_reg_357[4]_i_1_n_7\
    );
\s_0_1_i_i_reg_357[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_1_reg_255_reg_n_7_[5]\,
      I1 => s_0_0_i_i_reg_275(5),
      I2 => or_ln34_reg_806,
      O => \s_0_1_i_i_reg_357[5]_i_1_n_7\
    );
\s_0_1_i_i_reg_357[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_1_reg_255_reg_n_7_[6]\,
      I1 => s_0_0_i_i_reg_275(6),
      I2 => or_ln34_reg_806,
      O => \s_0_1_i_i_reg_357[6]_i_1_n_7\
    );
\s_0_1_i_i_reg_357[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_1_reg_255_reg_n_7_[7]\,
      I1 => s_0_0_i_i_reg_275(7),
      I2 => or_ln34_reg_806,
      O => \s_0_1_i_i_reg_357[7]_i_1_n_7\
    );
\s_0_1_i_i_reg_357[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_1_reg_255_reg_n_7_[8]\,
      I1 => s_0_0_i_i_reg_275(8),
      I2 => or_ln34_reg_806,
      O => \s_0_1_i_i_reg_357[8]_i_1_n_7\
    );
\s_0_1_i_i_reg_357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_0_1_i_i_reg_357[0]_i_1_n_7\,
      Q => s_0_1_i_i_reg_357(0),
      R => '0'
    );
\s_0_1_i_i_reg_357_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_0_1_i_i_reg_357[1]_i_1_n_7\,
      Q => s_0_1_i_i_reg_357(1),
      R => '0'
    );
\s_0_1_i_i_reg_357_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_0_1_i_i_reg_357[2]_i_1_n_7\,
      Q => s_0_1_i_i_reg_357(2),
      R => '0'
    );
\s_0_1_i_i_reg_357_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_0_1_i_i_reg_357[3]_i_1_n_7\,
      Q => s_0_1_i_i_reg_357(3),
      R => '0'
    );
\s_0_1_i_i_reg_357_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_0_1_i_i_reg_357[4]_i_1_n_7\,
      Q => s_0_1_i_i_reg_357(4),
      R => '0'
    );
\s_0_1_i_i_reg_357_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_0_1_i_i_reg_357[5]_i_1_n_7\,
      Q => s_0_1_i_i_reg_357(5),
      R => '0'
    );
\s_0_1_i_i_reg_357_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_0_1_i_i_reg_357[6]_i_1_n_7\,
      Q => s_0_1_i_i_reg_357(6),
      R => '0'
    );
\s_0_1_i_i_reg_357_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_0_1_i_i_reg_357[7]_i_1_n_7\,
      Q => s_0_1_i_i_reg_357(7),
      R => '0'
    );
\s_0_1_i_i_reg_357_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_0_1_i_i_reg_357[8]_i_1_n_7\,
      Q => s_0_1_i_i_reg_357(8),
      R => '0'
    );
\s_0_2_i_i_reg_450[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_0_1_i_i_reg_357(0),
      I1 => s_value_V_2_reg_334(0),
      I2 => frequency_1_V_U_n_47,
      O => \s_0_2_i_i_reg_450[0]_i_1_n_7\
    );
\s_0_2_i_i_reg_450[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_0_1_i_i_reg_357(1),
      I1 => s_value_V_2_reg_334(1),
      I2 => frequency_1_V_U_n_47,
      O => \s_0_2_i_i_reg_450[1]_i_1_n_7\
    );
\s_0_2_i_i_reg_450[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_0_1_i_i_reg_357(2),
      I1 => s_value_V_2_reg_334(2),
      I2 => frequency_1_V_U_n_47,
      O => \s_0_2_i_i_reg_450[2]_i_1_n_7\
    );
\s_0_2_i_i_reg_450[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_0_1_i_i_reg_357(3),
      I1 => s_value_V_2_reg_334(3),
      I2 => frequency_1_V_U_n_47,
      O => \s_0_2_i_i_reg_450[3]_i_1_n_7\
    );
\s_0_2_i_i_reg_450[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_0_1_i_i_reg_357(4),
      I1 => s_value_V_2_reg_334(4),
      I2 => frequency_1_V_U_n_47,
      O => \s_0_2_i_i_reg_450[4]_i_1_n_7\
    );
\s_0_2_i_i_reg_450[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_0_1_i_i_reg_357(5),
      I1 => s_value_V_2_reg_334(5),
      I2 => frequency_1_V_U_n_47,
      O => \s_0_2_i_i_reg_450[5]_i_1_n_7\
    );
\s_0_2_i_i_reg_450[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_0_1_i_i_reg_357(6),
      I1 => s_value_V_2_reg_334(6),
      I2 => frequency_1_V_U_n_47,
      O => \s_0_2_i_i_reg_450[6]_i_1_n_7\
    );
\s_0_2_i_i_reg_450[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_0_1_i_i_reg_357(7),
      I1 => s_value_V_2_reg_334(7),
      I2 => frequency_1_V_U_n_47,
      O => \s_0_2_i_i_reg_450[7]_i_1_n_7\
    );
\s_0_2_i_i_reg_450[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_0_1_i_i_reg_357(8),
      I1 => s_value_V_2_reg_334(8),
      I2 => frequency_1_V_U_n_47,
      O => \s_0_2_i_i_reg_450[8]_i_1_n_7\
    );
\s_0_2_i_i_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_0_2_i_i_reg_450[0]_i_1_n_7\,
      Q => s_0_2_i_i_reg_450(0),
      R => '0'
    );
\s_0_2_i_i_reg_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_0_2_i_i_reg_450[1]_i_1_n_7\,
      Q => s_0_2_i_i_reg_450(1),
      R => '0'
    );
\s_0_2_i_i_reg_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_0_2_i_i_reg_450[2]_i_1_n_7\,
      Q => s_0_2_i_i_reg_450(2),
      R => '0'
    );
\s_0_2_i_i_reg_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_0_2_i_i_reg_450[3]_i_1_n_7\,
      Q => s_0_2_i_i_reg_450(3),
      R => '0'
    );
\s_0_2_i_i_reg_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_0_2_i_i_reg_450[4]_i_1_n_7\,
      Q => s_0_2_i_i_reg_450(4),
      R => '0'
    );
\s_0_2_i_i_reg_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_0_2_i_i_reg_450[5]_i_1_n_7\,
      Q => s_0_2_i_i_reg_450(5),
      R => '0'
    );
\s_0_2_i_i_reg_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_0_2_i_i_reg_450[6]_i_1_n_7\,
      Q => s_0_2_i_i_reg_450(6),
      R => '0'
    );
\s_0_2_i_i_reg_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_0_2_i_i_reg_450[7]_i_1_n_7\,
      Q => s_0_2_i_i_reg_450(7),
      R => '0'
    );
\s_0_2_i_i_reg_450_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_0_2_i_i_reg_450[8]_i_1_n_7\,
      Q => s_0_2_i_i_reg_450(8),
      R => '0'
    );
\s_1_1_i_i_reg_345[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(0),
      I1 => node_freq_V_reg_265(0),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[0]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(10),
      I1 => node_freq_V_reg_265(10),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[10]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(11),
      I1 => node_freq_V_reg_265(11),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[11]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(12),
      I1 => node_freq_V_reg_265(12),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[12]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(13),
      I1 => node_freq_V_reg_265(13),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[13]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(14),
      I1 => node_freq_V_reg_265(14),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[14]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(15),
      I1 => node_freq_V_reg_265(15),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[15]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(16),
      I1 => node_freq_V_reg_265(16),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[16]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(17),
      I1 => node_freq_V_reg_265(17),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[17]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(18),
      I1 => node_freq_V_reg_265(18),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[18]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(19),
      I1 => node_freq_V_reg_265(19),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[19]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(1),
      I1 => node_freq_V_reg_265(1),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[1]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(20),
      I1 => node_freq_V_reg_265(20),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[20]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(21),
      I1 => node_freq_V_reg_265(21),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[21]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(22),
      I1 => node_freq_V_reg_265(22),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[22]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(23),
      I1 => node_freq_V_reg_265(23),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[23]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(24),
      I1 => node_freq_V_reg_265(24),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[24]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(25),
      I1 => node_freq_V_reg_265(25),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[25]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(26),
      I1 => node_freq_V_reg_265(26),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[26]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(27),
      I1 => node_freq_V_reg_265(27),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[27]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(28),
      I1 => node_freq_V_reg_265(28),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[28]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(29),
      I1 => node_freq_V_reg_265(29),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[29]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(2),
      I1 => node_freq_V_reg_265(2),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[2]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(30),
      I1 => node_freq_V_reg_265(30),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[30]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(31),
      I1 => node_freq_V_reg_265(31),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[31]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(3),
      I1 => node_freq_V_reg_265(3),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[3]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(4),
      I1 => node_freq_V_reg_265(4),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[4]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(5),
      I1 => node_freq_V_reg_265(5),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[5]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(6),
      I1 => node_freq_V_reg_265(6),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[6]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(7),
      I1 => node_freq_V_reg_265(7),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[7]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(8),
      I1 => node_freq_V_reg_265(8),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[8]_i_1_n_7\
    );
\s_1_1_i_i_reg_345[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_1_reg_245(9),
      I1 => node_freq_V_reg_265(9),
      I2 => or_ln34_reg_806,
      O => \s_1_1_i_i_reg_345[9]_i_1_n_7\
    );
\s_1_1_i_i_reg_345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[0]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(0),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[10]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(10),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[11]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(11),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[12]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(12),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[13]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(13),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[14]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(14),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[15]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(15),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[16]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(16),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[17]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(17),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[18]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(18),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[19]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(19),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[1]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(1),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[20]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(20),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[21]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(21),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[22]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(22),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[23]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(23),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[24]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(24),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[25]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(25),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[26]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(26),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[27]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(27),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[28]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(28),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[29]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(29),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[2]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(2),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[30]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(30),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[31]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(31),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[3]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(3),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[4]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(4),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[5]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(5),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[6]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(6),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[7]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(7),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[8]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(8),
      R => '0'
    );
\s_1_1_i_i_reg_345_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_1_1_i_i_reg_345[9]_i_1_n_7\,
      Q => s_1_1_i_i_reg_345(9),
      R => '0'
    );
\s_1_2_i_i_reg_437[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(0),
      I1 => s_frequency_V_2_reg_323(0),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[0]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(10),
      I1 => s_frequency_V_2_reg_323(10),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[10]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(11),
      I1 => s_frequency_V_2_reg_323(11),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[11]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(12),
      I1 => s_frequency_V_2_reg_323(12),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[12]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(13),
      I1 => s_frequency_V_2_reg_323(13),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[13]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(14),
      I1 => s_frequency_V_2_reg_323(14),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[14]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(15),
      I1 => s_frequency_V_2_reg_323(15),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[15]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(16),
      I1 => s_frequency_V_2_reg_323(16),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[16]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(17),
      I1 => s_frequency_V_2_reg_323(17),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[17]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(18),
      I1 => s_frequency_V_2_reg_323(18),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[18]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(19),
      I1 => s_frequency_V_2_reg_323(19),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[19]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(1),
      I1 => s_frequency_V_2_reg_323(1),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[1]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(20),
      I1 => s_frequency_V_2_reg_323(20),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[20]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(21),
      I1 => s_frequency_V_2_reg_323(21),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[21]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(22),
      I1 => s_frequency_V_2_reg_323(22),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[22]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(23),
      I1 => s_frequency_V_2_reg_323(23),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[23]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(24),
      I1 => s_frequency_V_2_reg_323(24),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[24]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(25),
      I1 => s_frequency_V_2_reg_323(25),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[25]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(26),
      I1 => s_frequency_V_2_reg_323(26),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[26]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(27),
      I1 => s_frequency_V_2_reg_323(27),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[27]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(28),
      I1 => s_frequency_V_2_reg_323(28),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[28]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(29),
      I1 => s_frequency_V_2_reg_323(29),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[29]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(2),
      I1 => s_frequency_V_2_reg_323(2),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[2]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(30),
      I1 => s_frequency_V_2_reg_323(30),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[30]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(31),
      I1 => s_frequency_V_2_reg_323(31),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[31]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(3),
      I1 => s_frequency_V_2_reg_323(3),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[3]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(4),
      I1 => s_frequency_V_2_reg_323(4),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[4]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(5),
      I1 => s_frequency_V_2_reg_323(5),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[5]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(6),
      I1 => s_frequency_V_2_reg_323(6),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[6]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(7),
      I1 => s_frequency_V_2_reg_323(7),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[7]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(8),
      I1 => s_frequency_V_2_reg_323(8),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[8]_i_1_n_7\
    );
\s_1_2_i_i_reg_437[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_1_1_i_i_reg_345(9),
      I1 => s_frequency_V_2_reg_323(9),
      I2 => frequency_1_V_U_n_47,
      O => \s_1_2_i_i_reg_437[9]_i_1_n_7\
    );
\s_1_2_i_i_reg_437_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[0]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(0),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[10]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(10),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[11]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(11),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[12]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(12),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[13]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(13),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[14]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(14),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[15]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(15),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[16]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(16),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[17]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(17),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[18]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(18),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[19]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(19),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[1]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(1),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[20]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(20),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[21]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(21),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[22]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(22),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[23]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(23),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[24]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(24),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[25]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(25),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[26]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(26),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[27]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(27),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[28]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(28),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[29]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(29),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[2]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(2),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[30]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(30),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[31]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(31),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[3]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(3),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[4]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(4),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[5]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(5),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[6]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(6),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[7]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(7),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[8]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(8),
      R => '0'
    );
\s_1_2_i_i_reg_437_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_1_2_i_i_reg_437[9]_i_1_n_7\,
      Q => s_1_2_i_i_reg_437(9),
      R => '0'
    );
\s_frequency_V_1_reg_245[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[0]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(0),
      O => \s_frequency_V_1_reg_245[0]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[10]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(10),
      O => \s_frequency_V_1_reg_245[10]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[11]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(11),
      O => \s_frequency_V_1_reg_245[11]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[12]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(12),
      O => \s_frequency_V_1_reg_245[12]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[13]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(13),
      O => \s_frequency_V_1_reg_245[13]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[14]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(14),
      O => \s_frequency_V_1_reg_245[14]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[15]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(15),
      O => \s_frequency_V_1_reg_245[15]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[16]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(16),
      O => \s_frequency_V_1_reg_245[16]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[17]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(17),
      O => \s_frequency_V_1_reg_245[17]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[18]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(18),
      O => \s_frequency_V_1_reg_245[18]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[19]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(19),
      O => \s_frequency_V_1_reg_245[19]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[1]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(1),
      O => \s_frequency_V_1_reg_245[1]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[20]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(20),
      O => \s_frequency_V_1_reg_245[20]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[21]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(21),
      O => \s_frequency_V_1_reg_245[21]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[22]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(22),
      O => \s_frequency_V_1_reg_245[22]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[23]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(23),
      O => \s_frequency_V_1_reg_245[23]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[24]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(24),
      O => \s_frequency_V_1_reg_245[24]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[25]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(25),
      O => \s_frequency_V_1_reg_245[25]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[26]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(26),
      O => \s_frequency_V_1_reg_245[26]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[27]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(27),
      O => \s_frequency_V_1_reg_245[27]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[28]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(28),
      O => \s_frequency_V_1_reg_245[28]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[29]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(29),
      O => \s_frequency_V_1_reg_245[29]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[2]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(2),
      O => \s_frequency_V_1_reg_245[2]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[30]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(30),
      O => \s_frequency_V_1_reg_245[30]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF202020A0202020"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => sorted_copy1_0_chann_empty_n,
      I4 => sorted_copy1_1_chann_empty_n,
      I5 => ap_CS_fsm_state2,
      O => s_value_V_1_reg_255
    );
\s_frequency_V_1_reg_245[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[31]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(31),
      O => \s_frequency_V_1_reg_245[31]_i_2_n_7\
    );
\s_frequency_V_1_reg_245[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[3]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(3),
      O => \s_frequency_V_1_reg_245[3]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[4]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(4),
      O => \s_frequency_V_1_reg_245[4]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[5]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(5),
      O => \s_frequency_V_1_reg_245[5]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[6]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(6),
      O => \s_frequency_V_1_reg_245[6]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[7]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(7),
      O => \s_frequency_V_1_reg_245[7]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[8]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(8),
      O => \s_frequency_V_1_reg_245[8]_i_1_n_7\
    );
\s_frequency_V_1_reg_245[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => \s_next_1_2_i_i_reg_411_reg_n_7_[9]\,
      I4 => node_freq_V_reg_2651,
      I5 => \s_frequency_V_reg_746_reg[31]_0\(9),
      O => \s_frequency_V_1_reg_245[9]_i_1_n_7\
    );
\s_frequency_V_1_reg_245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[0]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(0),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[10]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(10),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[11]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(11),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[12]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(12),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[13]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(13),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[14]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(14),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[15]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(15),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[16]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(16),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[17]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(17),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[18]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(18),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[19]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(19),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[1]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(1),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[20]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(20),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[21]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(21),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[22]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(22),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[23]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(23),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[24]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(24),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[25]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(25),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[26]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(26),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[27]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(27),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[28]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(28),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[29]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(29),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[2]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(2),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[30]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(30),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[31]_i_2_n_7\,
      Q => s_frequency_V_1_reg_245(31),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[3]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(3),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[4]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(4),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[5]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(5),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[6]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(6),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[7]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(7),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[8]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(8),
      R => '0'
    );
\s_frequency_V_1_reg_245_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_frequency_V_1_reg_245[9]_i_1_n_7\,
      Q => s_frequency_V_1_reg_245(9),
      R => '0'
    );
\s_frequency_V_2_reg_323[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(0),
      I1 => s_frequency_V_1_reg_245(0),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[0]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(10),
      I1 => s_frequency_V_1_reg_245(10),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[10]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(11),
      I1 => s_frequency_V_1_reg_245(11),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[11]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(12),
      I1 => s_frequency_V_1_reg_245(12),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[12]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(13),
      I1 => s_frequency_V_1_reg_245(13),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[13]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(14),
      I1 => s_frequency_V_1_reg_245(14),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[14]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(15),
      I1 => s_frequency_V_1_reg_245(15),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[15]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(16),
      I1 => s_frequency_V_1_reg_245(16),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[16]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(17),
      I1 => s_frequency_V_1_reg_245(17),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[17]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(18),
      I1 => s_frequency_V_1_reg_245(18),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[18]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(19),
      I1 => s_frequency_V_1_reg_245(19),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[19]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(1),
      I1 => s_frequency_V_1_reg_245(1),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[1]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(20),
      I1 => s_frequency_V_1_reg_245(20),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[20]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(21),
      I1 => s_frequency_V_1_reg_245(21),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[21]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(22),
      I1 => s_frequency_V_1_reg_245(22),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[22]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(23),
      I1 => s_frequency_V_1_reg_245(23),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[23]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(24),
      I1 => s_frequency_V_1_reg_245(24),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[24]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(25),
      I1 => s_frequency_V_1_reg_245(25),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[25]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(26),
      I1 => s_frequency_V_1_reg_245(26),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[26]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(27),
      I1 => s_frequency_V_1_reg_245(27),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[27]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(28),
      I1 => s_frequency_V_1_reg_245(28),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[28]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(29),
      I1 => s_frequency_V_1_reg_245(29),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[29]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(2),
      I1 => s_frequency_V_1_reg_245(2),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[2]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(30),
      I1 => s_frequency_V_1_reg_245(30),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[30]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F000000"
    )
        port map (
      I0 => sorted_copy1_1_chann_empty_n,
      I1 => sorted_copy1_0_chann_empty_n,
      I2 => or_ln34_reg_806,
      I3 => ap_CS_fsm_state5,
      I4 => icmp_ln21_reg_766,
      O => ap_condition_184
    );
\s_frequency_V_2_reg_323[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(31),
      I1 => s_frequency_V_1_reg_245(31),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[31]_i_2_n_7\
    );
\s_frequency_V_2_reg_323[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(3),
      I1 => s_frequency_V_1_reg_245(3),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[3]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(4),
      I1 => s_frequency_V_1_reg_245(4),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[4]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(5),
      I1 => s_frequency_V_1_reg_245(5),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[5]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(6),
      I1 => s_frequency_V_1_reg_245(6),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[6]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(7),
      I1 => s_frequency_V_1_reg_245(7),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[7]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(8),
      I1 => s_frequency_V_1_reg_245(8),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[8]_i_1_n_7\
    );
\s_frequency_V_2_reg_323[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_frequency_V_reg_746_reg[31]_0\(9),
      I1 => s_frequency_V_1_reg_245(9),
      I2 => or_ln34_reg_806,
      O => \s_frequency_V_2_reg_323[9]_i_1_n_7\
    );
\s_frequency_V_2_reg_323_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[0]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(0),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[10]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(10),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[11]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(11),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[12]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(12),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[13]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(13),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[14]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(14),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[15]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(15),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[16]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(16),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[17]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(17),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[18]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(18),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[19]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(19),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[1]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(1),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[20]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(20),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[21]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(21),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[22]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(22),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[23]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(23),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[24]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(24),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[25]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(25),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[26]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(26),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[27]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(27),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[28]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(28),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[29]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(29),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[2]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(2),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[30]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(30),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[31]_i_2_n_7\,
      Q => s_frequency_V_2_reg_323(31),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[3]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(3),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[4]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(4),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[5]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(5),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[6]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(6),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[7]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(7),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[8]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(8),
      R => '0'
    );
\s_frequency_V_2_reg_323_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_frequency_V_2_reg_323[9]_i_1_n_7\,
      Q => s_frequency_V_2_reg_323(9),
      R => '0'
    );
\s_frequency_V_reg_746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(0),
      Q => s_frequency_V_reg_746(0),
      R => '0'
    );
\s_frequency_V_reg_746_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(10),
      Q => s_frequency_V_reg_746(10),
      R => '0'
    );
\s_frequency_V_reg_746_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(11),
      Q => s_frequency_V_reg_746(11),
      R => '0'
    );
\s_frequency_V_reg_746_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(12),
      Q => s_frequency_V_reg_746(12),
      R => '0'
    );
\s_frequency_V_reg_746_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(13),
      Q => s_frequency_V_reg_746(13),
      R => '0'
    );
\s_frequency_V_reg_746_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(14),
      Q => s_frequency_V_reg_746(14),
      R => '0'
    );
\s_frequency_V_reg_746_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(15),
      Q => s_frequency_V_reg_746(15),
      R => '0'
    );
\s_frequency_V_reg_746_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(16),
      Q => s_frequency_V_reg_746(16),
      R => '0'
    );
\s_frequency_V_reg_746_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(17),
      Q => s_frequency_V_reg_746(17),
      R => '0'
    );
\s_frequency_V_reg_746_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(18),
      Q => s_frequency_V_reg_746(18),
      R => '0'
    );
\s_frequency_V_reg_746_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(19),
      Q => s_frequency_V_reg_746(19),
      R => '0'
    );
\s_frequency_V_reg_746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(1),
      Q => s_frequency_V_reg_746(1),
      R => '0'
    );
\s_frequency_V_reg_746_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(20),
      Q => s_frequency_V_reg_746(20),
      R => '0'
    );
\s_frequency_V_reg_746_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(21),
      Q => s_frequency_V_reg_746(21),
      R => '0'
    );
\s_frequency_V_reg_746_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(22),
      Q => s_frequency_V_reg_746(22),
      R => '0'
    );
\s_frequency_V_reg_746_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(23),
      Q => s_frequency_V_reg_746(23),
      R => '0'
    );
\s_frequency_V_reg_746_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(24),
      Q => s_frequency_V_reg_746(24),
      R => '0'
    );
\s_frequency_V_reg_746_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(25),
      Q => s_frequency_V_reg_746(25),
      R => '0'
    );
\s_frequency_V_reg_746_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(26),
      Q => s_frequency_V_reg_746(26),
      R => '0'
    );
\s_frequency_V_reg_746_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(27),
      Q => s_frequency_V_reg_746(27),
      R => '0'
    );
\s_frequency_V_reg_746_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(28),
      Q => s_frequency_V_reg_746(28),
      R => '0'
    );
\s_frequency_V_reg_746_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(29),
      Q => s_frequency_V_reg_746(29),
      R => '0'
    );
\s_frequency_V_reg_746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(2),
      Q => s_frequency_V_reg_746(2),
      R => '0'
    );
\s_frequency_V_reg_746_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(30),
      Q => s_frequency_V_reg_746(30),
      R => '0'
    );
\s_frequency_V_reg_746_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(31),
      Q => s_frequency_V_reg_746(31),
      R => '0'
    );
\s_frequency_V_reg_746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(3),
      Q => s_frequency_V_reg_746(3),
      R => '0'
    );
\s_frequency_V_reg_746_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(4),
      Q => s_frequency_V_reg_746(4),
      R => '0'
    );
\s_frequency_V_reg_746_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(5),
      Q => s_frequency_V_reg_746(5),
      R => '0'
    );
\s_frequency_V_reg_746_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(6),
      Q => s_frequency_V_reg_746(6),
      R => '0'
    );
\s_frequency_V_reg_746_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(7),
      Q => s_frequency_V_reg_746(7),
      R => '0'
    );
\s_frequency_V_reg_746_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(8),
      Q => s_frequency_V_reg_746(8),
      R => '0'
    );
\s_frequency_V_reg_746_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_frequency_V_reg_746_reg[31]_0\(9),
      Q => s_frequency_V_reg_746(9),
      R => '0'
    );
\s_next_0_2_i_i_reg_424[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_value_V_2_reg_334(0),
      I1 => \s_value_V_reg_741_reg[8]_0\(0),
      I2 => frequency_1_V_U_n_47,
      O => \s_next_0_2_i_i_reg_424[0]_i_1_n_7\
    );
\s_next_0_2_i_i_reg_424[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_value_V_2_reg_334(1),
      I1 => \s_value_V_reg_741_reg[8]_0\(1),
      I2 => frequency_1_V_U_n_47,
      O => \s_next_0_2_i_i_reg_424[1]_i_1_n_7\
    );
\s_next_0_2_i_i_reg_424[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_value_V_2_reg_334(2),
      I1 => \s_value_V_reg_741_reg[8]_0\(2),
      I2 => frequency_1_V_U_n_47,
      O => \s_next_0_2_i_i_reg_424[2]_i_1_n_7\
    );
\s_next_0_2_i_i_reg_424[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_value_V_2_reg_334(3),
      I1 => \s_value_V_reg_741_reg[8]_0\(3),
      I2 => frequency_1_V_U_n_47,
      O => \s_next_0_2_i_i_reg_424[3]_i_1_n_7\
    );
\s_next_0_2_i_i_reg_424[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_value_V_2_reg_334(4),
      I1 => \s_value_V_reg_741_reg[8]_0\(4),
      I2 => frequency_1_V_U_n_47,
      O => \s_next_0_2_i_i_reg_424[4]_i_1_n_7\
    );
\s_next_0_2_i_i_reg_424[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_value_V_2_reg_334(5),
      I1 => \s_value_V_reg_741_reg[8]_0\(5),
      I2 => frequency_1_V_U_n_47,
      O => \s_next_0_2_i_i_reg_424[5]_i_1_n_7\
    );
\s_next_0_2_i_i_reg_424[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_value_V_2_reg_334(6),
      I1 => \s_value_V_reg_741_reg[8]_0\(6),
      I2 => frequency_1_V_U_n_47,
      O => \s_next_0_2_i_i_reg_424[6]_i_1_n_7\
    );
\s_next_0_2_i_i_reg_424[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_value_V_2_reg_334(7),
      I1 => \s_value_V_reg_741_reg[8]_0\(7),
      I2 => frequency_1_V_U_n_47,
      O => \s_next_0_2_i_i_reg_424[7]_i_1_n_7\
    );
\s_next_0_2_i_i_reg_424[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_value_V_2_reg_334(8),
      I1 => \s_value_V_reg_741_reg[8]_0\(8),
      I2 => frequency_1_V_U_n_47,
      O => \s_next_0_2_i_i_reg_424[8]_i_1_n_7\
    );
\s_next_0_2_i_i_reg_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_next_0_2_i_i_reg_424[0]_i_1_n_7\,
      Q => s_next_0_2_i_i_reg_424(0),
      R => '0'
    );
\s_next_0_2_i_i_reg_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_next_0_2_i_i_reg_424[1]_i_1_n_7\,
      Q => s_next_0_2_i_i_reg_424(1),
      R => '0'
    );
\s_next_0_2_i_i_reg_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_next_0_2_i_i_reg_424[2]_i_1_n_7\,
      Q => s_next_0_2_i_i_reg_424(2),
      R => '0'
    );
\s_next_0_2_i_i_reg_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_next_0_2_i_i_reg_424[3]_i_1_n_7\,
      Q => s_next_0_2_i_i_reg_424(3),
      R => '0'
    );
\s_next_0_2_i_i_reg_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_next_0_2_i_i_reg_424[4]_i_1_n_7\,
      Q => s_next_0_2_i_i_reg_424(4),
      R => '0'
    );
\s_next_0_2_i_i_reg_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_next_0_2_i_i_reg_424[5]_i_1_n_7\,
      Q => s_next_0_2_i_i_reg_424(5),
      R => '0'
    );
\s_next_0_2_i_i_reg_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_next_0_2_i_i_reg_424[6]_i_1_n_7\,
      Q => s_next_0_2_i_i_reg_424(6),
      R => '0'
    );
\s_next_0_2_i_i_reg_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_next_0_2_i_i_reg_424[7]_i_1_n_7\,
      Q => s_next_0_2_i_i_reg_424(7),
      R => '0'
    );
\s_next_0_2_i_i_reg_424_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => \s_next_0_2_i_i_reg_424[8]_i_1_n_7\,
      Q => s_next_0_2_i_i_reg_424(8),
      R => '0'
    );
\s_next_1_2_i_i_reg_411[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(0),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(0),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(0)
    );
\s_next_1_2_i_i_reg_411[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(10),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(10),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(10)
    );
\s_next_1_2_i_i_reg_411[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(11),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(11),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(11)
    );
\s_next_1_2_i_i_reg_411[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(12),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(12),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(12)
    );
\s_next_1_2_i_i_reg_411[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(13),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(13),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(13)
    );
\s_next_1_2_i_i_reg_411[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(14),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(14),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(14)
    );
\s_next_1_2_i_i_reg_411[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(15),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(15),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(15)
    );
\s_next_1_2_i_i_reg_411[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(16),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(16),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(16)
    );
\s_next_1_2_i_i_reg_411[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(17),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(17),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(17)
    );
\s_next_1_2_i_i_reg_411[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(18),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(18),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(18)
    );
\s_next_1_2_i_i_reg_411[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(19),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(19),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(19)
    );
\s_next_1_2_i_i_reg_411[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(1),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(1),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(1)
    );
\s_next_1_2_i_i_reg_411[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(20),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(20),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(20)
    );
\s_next_1_2_i_i_reg_411[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(21),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(21),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(21)
    );
\s_next_1_2_i_i_reg_411[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(22),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(22),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(22)
    );
\s_next_1_2_i_i_reg_411[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(23),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(23),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(23)
    );
\s_next_1_2_i_i_reg_411[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(24),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(24),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(24)
    );
\s_next_1_2_i_i_reg_411[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(25),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(25),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(25)
    );
\s_next_1_2_i_i_reg_411[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(26),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(26),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(26)
    );
\s_next_1_2_i_i_reg_411[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(27),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(27),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(27)
    );
\s_next_1_2_i_i_reg_411[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(28),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(28),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(28)
    );
\s_next_1_2_i_i_reg_411[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(29),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(29),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(29)
    );
\s_next_1_2_i_i_reg_411[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(2),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(2),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(2)
    );
\s_next_1_2_i_i_reg_411[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(30),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(30),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(30)
    );
\s_next_1_2_i_i_reg_411[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => frequency_1_V_U_n_47,
      I1 => sorted_copy1_1_chann_empty_n,
      I2 => sorted_copy1_0_chann_empty_n,
      I3 => icmp_ln21_reg_766,
      I4 => ap_CS_fsm_state7,
      I5 => or_ln52_reg_840,
      O => s_next_1_2_i_i_reg_411
    );
\s_next_1_2_i_i_reg_411[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(31),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(31),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(31)
    );
\s_next_1_2_i_i_reg_411[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(3),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(3),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(3)
    );
\s_next_1_2_i_i_reg_411[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(4),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(4),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(4)
    );
\s_next_1_2_i_i_reg_411[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(5),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(5),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(5)
    );
\s_next_1_2_i_i_reg_411[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(6),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(6),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(6)
    );
\s_next_1_2_i_i_reg_411[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(7),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(7),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(7)
    );
\s_next_1_2_i_i_reg_411[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(8),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(8),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(8)
    );
\s_next_1_2_i_i_reg_411[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => s_frequency_V_2_reg_323(9),
      I1 => \s_frequency_V_reg_746_reg[31]_0\(9),
      I2 => frequency_1_V_U_n_47,
      O => p_0_in(9)
    );
\s_next_1_2_i_i_reg_411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(0),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[0]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(10),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[10]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(11),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[11]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(12),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[12]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(13),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[13]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(14),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[14]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(15),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[15]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(16),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[16]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(17),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[17]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(18),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[18]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(19),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[19]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(1),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[1]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(20),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[20]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(21),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[21]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(22),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[22]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(23),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[23]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(24),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[24]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(25),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[25]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(26),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[26]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(27),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[27]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(28),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[28]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(29),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[29]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(2),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[2]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(30),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[30]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(31),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[31]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(3),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[3]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(4),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[4]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(5),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[5]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(6),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[6]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(7),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[7]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(8),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[8]\,
      R => '0'
    );
\s_next_1_2_i_i_reg_411_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_next_1_2_i_i_reg_411,
      D => p_0_in(9),
      Q => \s_next_1_2_i_i_reg_411_reg_n_7_[9]\,
      R => '0'
    );
\s_value_V_1_reg_255[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => s_next_0_2_i_i_reg_424(0),
      I4 => node_freq_V_reg_2651,
      I5 => \s_value_V_reg_741_reg[8]_0\(0),
      O => \s_value_V_1_reg_255[0]_i_1_n_7\
    );
\s_value_V_1_reg_255[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => s_next_0_2_i_i_reg_424(1),
      I4 => node_freq_V_reg_2651,
      I5 => \s_value_V_reg_741_reg[8]_0\(1),
      O => \s_value_V_1_reg_255[1]_i_1_n_7\
    );
\s_value_V_1_reg_255[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => s_next_0_2_i_i_reg_424(2),
      I4 => node_freq_V_reg_2651,
      I5 => \s_value_V_reg_741_reg[8]_0\(2),
      O => \s_value_V_1_reg_255[2]_i_1_n_7\
    );
\s_value_V_1_reg_255[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => s_next_0_2_i_i_reg_424(3),
      I4 => node_freq_V_reg_2651,
      I5 => \s_value_V_reg_741_reg[8]_0\(3),
      O => \s_value_V_1_reg_255[3]_i_1_n_7\
    );
\s_value_V_1_reg_255[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => s_next_0_2_i_i_reg_424(4),
      I4 => node_freq_V_reg_2651,
      I5 => \s_value_V_reg_741_reg[8]_0\(4),
      O => \s_value_V_1_reg_255[4]_i_1_n_7\
    );
\s_value_V_1_reg_255[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => s_next_0_2_i_i_reg_424(5),
      I4 => node_freq_V_reg_2651,
      I5 => \s_value_V_reg_741_reg[8]_0\(5),
      O => \s_value_V_1_reg_255[5]_i_1_n_7\
    );
\s_value_V_1_reg_255[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => s_next_0_2_i_i_reg_424(6),
      I4 => node_freq_V_reg_2651,
      I5 => \s_value_V_reg_741_reg[8]_0\(6),
      O => \s_value_V_1_reg_255[6]_i_1_n_7\
    );
\s_value_V_1_reg_255[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => s_next_0_2_i_i_reg_424(7),
      I4 => node_freq_V_reg_2651,
      I5 => \s_value_V_reg_741_reg[8]_0\(7),
      O => \s_value_V_1_reg_255[7]_i_1_n_7\
    );
\s_value_V_1_reg_255[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF7F000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => or_ln52_reg_840,
      I2 => icmp_ln21_reg_766,
      I3 => s_next_0_2_i_i_reg_424(8),
      I4 => node_freq_V_reg_2651,
      I5 => \s_value_V_reg_741_reg[8]_0\(8),
      O => \s_value_V_1_reg_255[8]_i_1_n_7\
    );
\s_value_V_1_reg_255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_value_V_1_reg_255[0]_i_1_n_7\,
      Q => \s_value_V_1_reg_255_reg_n_7_[0]\,
      R => '0'
    );
\s_value_V_1_reg_255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_value_V_1_reg_255[1]_i_1_n_7\,
      Q => \s_value_V_1_reg_255_reg_n_7_[1]\,
      R => '0'
    );
\s_value_V_1_reg_255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_value_V_1_reg_255[2]_i_1_n_7\,
      Q => \s_value_V_1_reg_255_reg_n_7_[2]\,
      R => '0'
    );
\s_value_V_1_reg_255_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_value_V_1_reg_255[3]_i_1_n_7\,
      Q => \s_value_V_1_reg_255_reg_n_7_[3]\,
      R => '0'
    );
\s_value_V_1_reg_255_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_value_V_1_reg_255[4]_i_1_n_7\,
      Q => \s_value_V_1_reg_255_reg_n_7_[4]\,
      R => '0'
    );
\s_value_V_1_reg_255_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_value_V_1_reg_255[5]_i_1_n_7\,
      Q => \s_value_V_1_reg_255_reg_n_7_[5]\,
      R => '0'
    );
\s_value_V_1_reg_255_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_value_V_1_reg_255[6]_i_1_n_7\,
      Q => \s_value_V_1_reg_255_reg_n_7_[6]\,
      R => '0'
    );
\s_value_V_1_reg_255_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_value_V_1_reg_255[7]_i_1_n_7\,
      Q => \s_value_V_1_reg_255_reg_n_7_[7]\,
      R => '0'
    );
\s_value_V_1_reg_255_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => s_value_V_1_reg_255,
      D => \s_value_V_1_reg_255[8]_i_1_n_7\,
      Q => \s_value_V_1_reg_255_reg_n_7_[8]\,
      R => '0'
    );
\s_value_V_2_reg_334[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_reg_741_reg[8]_0\(0),
      I1 => \s_value_V_1_reg_255_reg_n_7_[0]\,
      I2 => or_ln34_reg_806,
      O => \s_value_V_2_reg_334[0]_i_1_n_7\
    );
\s_value_V_2_reg_334[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_reg_741_reg[8]_0\(1),
      I1 => \s_value_V_1_reg_255_reg_n_7_[1]\,
      I2 => or_ln34_reg_806,
      O => \s_value_V_2_reg_334[1]_i_1_n_7\
    );
\s_value_V_2_reg_334[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_reg_741_reg[8]_0\(2),
      I1 => \s_value_V_1_reg_255_reg_n_7_[2]\,
      I2 => or_ln34_reg_806,
      O => \s_value_V_2_reg_334[2]_i_1_n_7\
    );
\s_value_V_2_reg_334[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_reg_741_reg[8]_0\(3),
      I1 => \s_value_V_1_reg_255_reg_n_7_[3]\,
      I2 => or_ln34_reg_806,
      O => \s_value_V_2_reg_334[3]_i_1_n_7\
    );
\s_value_V_2_reg_334[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_reg_741_reg[8]_0\(4),
      I1 => \s_value_V_1_reg_255_reg_n_7_[4]\,
      I2 => or_ln34_reg_806,
      O => \s_value_V_2_reg_334[4]_i_1_n_7\
    );
\s_value_V_2_reg_334[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_reg_741_reg[8]_0\(5),
      I1 => \s_value_V_1_reg_255_reg_n_7_[5]\,
      I2 => or_ln34_reg_806,
      O => \s_value_V_2_reg_334[5]_i_1_n_7\
    );
\s_value_V_2_reg_334[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_reg_741_reg[8]_0\(6),
      I1 => \s_value_V_1_reg_255_reg_n_7_[6]\,
      I2 => or_ln34_reg_806,
      O => \s_value_V_2_reg_334[6]_i_1_n_7\
    );
\s_value_V_2_reg_334[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_reg_741_reg[8]_0\(7),
      I1 => \s_value_V_1_reg_255_reg_n_7_[7]\,
      I2 => or_ln34_reg_806,
      O => \s_value_V_2_reg_334[7]_i_1_n_7\
    );
\s_value_V_2_reg_334[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \s_value_V_reg_741_reg[8]_0\(8),
      I1 => \s_value_V_1_reg_255_reg_n_7_[8]\,
      I2 => or_ln34_reg_806,
      O => \s_value_V_2_reg_334[8]_i_1_n_7\
    );
\s_value_V_2_reg_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_value_V_2_reg_334[0]_i_1_n_7\,
      Q => s_value_V_2_reg_334(0),
      R => '0'
    );
\s_value_V_2_reg_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_value_V_2_reg_334[1]_i_1_n_7\,
      Q => s_value_V_2_reg_334(1),
      R => '0'
    );
\s_value_V_2_reg_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_value_V_2_reg_334[2]_i_1_n_7\,
      Q => s_value_V_2_reg_334(2),
      R => '0'
    );
\s_value_V_2_reg_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_value_V_2_reg_334[3]_i_1_n_7\,
      Q => s_value_V_2_reg_334(3),
      R => '0'
    );
\s_value_V_2_reg_334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_value_V_2_reg_334[4]_i_1_n_7\,
      Q => s_value_V_2_reg_334(4),
      R => '0'
    );
\s_value_V_2_reg_334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_value_V_2_reg_334[5]_i_1_n_7\,
      Q => s_value_V_2_reg_334(5),
      R => '0'
    );
\s_value_V_2_reg_334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_value_V_2_reg_334[6]_i_1_n_7\,
      Q => s_value_V_2_reg_334(6),
      R => '0'
    );
\s_value_V_2_reg_334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_value_V_2_reg_334[7]_i_1_n_7\,
      Q => s_value_V_2_reg_334(7),
      R => '0'
    );
\s_value_V_2_reg_334_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \s_value_V_2_reg_334[8]_i_1_n_7\,
      Q => s_value_V_2_reg_334(8),
      R => '0'
    );
\s_value_V_reg_741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_741_reg[8]_0\(0),
      Q => s_value_V_reg_741(0),
      R => '0'
    );
\s_value_V_reg_741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_741_reg[8]_0\(1),
      Q => s_value_V_reg_741(1),
      R => '0'
    );
\s_value_V_reg_741_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_741_reg[8]_0\(2),
      Q => s_value_V_reg_741(2),
      R => '0'
    );
\s_value_V_reg_741_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_741_reg[8]_0\(3),
      Q => s_value_V_reg_741(3),
      R => '0'
    );
\s_value_V_reg_741_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_741_reg[8]_0\(4),
      Q => s_value_V_reg_741(4),
      R => '0'
    );
\s_value_V_reg_741_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_741_reg[8]_0\(5),
      Q => s_value_V_reg_741(5),
      R => '0'
    );
\s_value_V_reg_741_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_741_reg[8]_0\(6),
      Q => s_value_V_reg_741(6),
      R => '0'
    );
\s_value_V_reg_741_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_741_reg[8]_0\(7),
      Q => s_value_V_reg_741(7),
      R => '0'
    );
\s_value_V_reg_741_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^create_tree_u0_extld_loc_read\,
      D => \s_value_V_reg_741_reg[8]_0\(8),
      Q => s_value_V_reg_741(8),
      R => '0'
    );
\t_V_2_reg_286[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[0]\,
      I1 => p_0217_2_i_i_reg_463(0),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(0)
    );
\t_V_2_reg_286[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[1]\,
      I1 => p_0217_2_i_i_reg_463(1),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(1)
    );
\t_V_2_reg_286[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[2]\,
      I1 => p_0217_2_i_i_reg_463(2),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(2)
    );
\t_V_2_reg_286[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[3]\,
      I1 => p_0217_2_i_i_reg_463(3),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(3)
    );
\t_V_2_reg_286[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[4]\,
      I1 => p_0217_2_i_i_reg_463(4),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(4)
    );
\t_V_2_reg_286[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[5]\,
      I1 => p_0217_2_i_i_reg_463(5),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(5)
    );
\t_V_2_reg_286[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[6]\,
      I1 => p_0217_2_i_i_reg_463(6),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(6)
    );
\t_V_2_reg_286[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[7]\,
      I1 => p_0217_2_i_i_reg_463(7),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(7)
    );
\t_V_2_reg_286[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \t_V_4_reg_370_reg_n_7_[8]\,
      I1 => p_0217_2_i_i_reg_463(8),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(8)
    );
\t_V_2_reg_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(0),
      Q => \t_V_2_reg_286_reg_n_7_[0]\,
      R => op_assign_reg_310
    );
\t_V_2_reg_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(1),
      Q => lshr_ln_fu_521_p4(0),
      R => op_assign_reg_310
    );
\t_V_2_reg_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(2),
      Q => lshr_ln_fu_521_p4(1),
      R => op_assign_reg_310
    );
\t_V_2_reg_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(3),
      Q => lshr_ln_fu_521_p4(2),
      R => op_assign_reg_310
    );
\t_V_2_reg_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(4),
      Q => lshr_ln_fu_521_p4(3),
      R => op_assign_reg_310
    );
\t_V_2_reg_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(5),
      Q => lshr_ln_fu_521_p4(4),
      R => op_assign_reg_310
    );
\t_V_2_reg_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(6),
      Q => lshr_ln_fu_521_p4(5),
      R => op_assign_reg_310
    );
\t_V_2_reg_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(7),
      Q => lshr_ln_fu_521_p4(6),
      R => op_assign_reg_310
    );
\t_V_2_reg_286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0217_2_i_i_phi_fu_467_p4(8),
      Q => \t_V_2_reg_286_reg_n_7_[8]\,
      R => op_assign_reg_310
    );
\t_V_3_reg_381[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_298(0),
      I1 => or_ln34_reg_806,
      O => t_V_3_reg_381(0)
    );
\t_V_3_reg_381[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => t_V_reg_298(0),
      I1 => or_ln34_reg_806,
      I2 => t_V_reg_298(1),
      O => t_V_3_reg_381(1)
    );
\t_V_3_reg_381[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => or_ln34_reg_806,
      I1 => t_V_reg_298(0),
      I2 => t_V_reg_298(1),
      I3 => t_V_reg_298(2),
      O => t_V_3_reg_381(2)
    );
\t_V_3_reg_381[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_reg_298(1),
      I1 => t_V_reg_298(0),
      I2 => or_ln34_reg_806,
      I3 => t_V_reg_298(2),
      I4 => t_V_reg_298(3),
      O => t_V_3_reg_381(3)
    );
\t_V_3_reg_381[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => t_V_reg_298(2),
      I1 => or_ln34_reg_806,
      I2 => t_V_reg_298(0),
      I3 => t_V_reg_298(1),
      I4 => t_V_reg_298(3),
      I5 => t_V_reg_298(4),
      O => t_V_3_reg_381(4)
    );
\t_V_3_reg_381[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_3_reg_381[8]_i_2_n_7\,
      I1 => t_V_reg_298(5),
      O => t_V_3_reg_381(5)
    );
\t_V_3_reg_381[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_3_reg_381[8]_i_2_n_7\,
      I1 => t_V_reg_298(5),
      I2 => t_V_reg_298(6),
      O => t_V_3_reg_381(6)
    );
\t_V_3_reg_381[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_reg_298(5),
      I1 => \t_V_3_reg_381[8]_i_2_n_7\,
      I2 => t_V_reg_298(6),
      I3 => t_V_reg_298(7),
      O => t_V_3_reg_381(7)
    );
\t_V_3_reg_381[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_reg_298(6),
      I1 => \t_V_3_reg_381[8]_i_2_n_7\,
      I2 => t_V_reg_298(5),
      I3 => t_V_reg_298(7),
      I4 => t_V_reg_298(8),
      O => t_V_3_reg_381(8)
    );
\t_V_3_reg_381[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_reg_298(4),
      I1 => t_V_reg_298(2),
      I2 => or_ln34_reg_806,
      I3 => t_V_reg_298(0),
      I4 => t_V_reg_298(1),
      I5 => t_V_reg_298(3),
      O => \t_V_3_reg_381[8]_i_2_n_7\
    );
\t_V_3_reg_381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_3_reg_381(0),
      Q => \t_V_3_reg_381_reg_n_7_[0]\,
      R => '0'
    );
\t_V_3_reg_381_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_3_reg_381(1),
      Q => \t_V_3_reg_381_reg_n_7_[1]\,
      R => '0'
    );
\t_V_3_reg_381_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_3_reg_381(2),
      Q => \t_V_3_reg_381_reg_n_7_[2]\,
      R => '0'
    );
\t_V_3_reg_381_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_3_reg_381(3),
      Q => \t_V_3_reg_381_reg_n_7_[3]\,
      R => '0'
    );
\t_V_3_reg_381_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_3_reg_381(4),
      Q => \t_V_3_reg_381_reg_n_7_[4]\,
      R => '0'
    );
\t_V_3_reg_381_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_3_reg_381(5),
      Q => \t_V_3_reg_381_reg_n_7_[5]\,
      R => '0'
    );
\t_V_3_reg_381_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_3_reg_381(6),
      Q => \t_V_3_reg_381_reg_n_7_[6]\,
      R => '0'
    );
\t_V_3_reg_381_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_3_reg_381(7),
      Q => \t_V_3_reg_381_reg_n_7_[7]\,
      R => '0'
    );
\t_V_3_reg_381_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_3_reg_381(8),
      Q => \t_V_3_reg_381_reg_n_7_[8]\,
      R => '0'
    );
\t_V_4_reg_370[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \t_V_2_reg_286_reg_n_7_[0]\,
      I1 => or_ln34_reg_806,
      O => \t_V_4_reg_370[0]_i_1_n_7\
    );
\t_V_4_reg_370[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => or_ln34_reg_806,
      I1 => \t_V_2_reg_286_reg_n_7_[0]\,
      I2 => lshr_ln_fu_521_p4(0),
      O => t_V_4_reg_370(1)
    );
\t_V_4_reg_370[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \t_V_2_reg_286_reg_n_7_[0]\,
      I1 => or_ln34_reg_806,
      I2 => lshr_ln_fu_521_p4(0),
      I3 => lshr_ln_fu_521_p4(1),
      O => t_V_4_reg_370(2)
    );
\t_V_4_reg_370[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => lshr_ln_fu_521_p4(0),
      I1 => or_ln34_reg_806,
      I2 => \t_V_2_reg_286_reg_n_7_[0]\,
      I3 => lshr_ln_fu_521_p4(1),
      I4 => lshr_ln_fu_521_p4(2),
      O => t_V_4_reg_370(3)
    );
\t_V_4_reg_370[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => lshr_ln_fu_521_p4(1),
      I1 => \t_V_2_reg_286_reg_n_7_[0]\,
      I2 => or_ln34_reg_806,
      I3 => lshr_ln_fu_521_p4(0),
      I4 => lshr_ln_fu_521_p4(2),
      I5 => lshr_ln_fu_521_p4(3),
      O => t_V_4_reg_370(4)
    );
\t_V_4_reg_370[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_4_reg_370[8]_i_2_n_7\,
      I1 => lshr_ln_fu_521_p4(4),
      O => t_V_4_reg_370(5)
    );
\t_V_4_reg_370[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_4_reg_370[8]_i_2_n_7\,
      I1 => lshr_ln_fu_521_p4(4),
      I2 => lshr_ln_fu_521_p4(5),
      O => t_V_4_reg_370(6)
    );
\t_V_4_reg_370[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => lshr_ln_fu_521_p4(4),
      I1 => \t_V_4_reg_370[8]_i_2_n_7\,
      I2 => lshr_ln_fu_521_p4(5),
      I3 => lshr_ln_fu_521_p4(6),
      O => t_V_4_reg_370(7)
    );
\t_V_4_reg_370[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => lshr_ln_fu_521_p4(5),
      I1 => \t_V_4_reg_370[8]_i_2_n_7\,
      I2 => lshr_ln_fu_521_p4(4),
      I3 => lshr_ln_fu_521_p4(6),
      I4 => \t_V_2_reg_286_reg_n_7_[8]\,
      O => t_V_4_reg_370(8)
    );
\t_V_4_reg_370[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => lshr_ln_fu_521_p4(3),
      I1 => lshr_ln_fu_521_p4(1),
      I2 => \t_V_2_reg_286_reg_n_7_[0]\,
      I3 => or_ln34_reg_806,
      I4 => lshr_ln_fu_521_p4(0),
      I5 => lshr_ln_fu_521_p4(2),
      O => \t_V_4_reg_370[8]_i_2_n_7\
    );
\t_V_4_reg_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => \t_V_4_reg_370[0]_i_1_n_7\,
      Q => \t_V_4_reg_370_reg_n_7_[0]\,
      R => '0'
    );
\t_V_4_reg_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_4_reg_370(1),
      Q => \t_V_4_reg_370_reg_n_7_[1]\,
      R => '0'
    );
\t_V_4_reg_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_4_reg_370(2),
      Q => \t_V_4_reg_370_reg_n_7_[2]\,
      R => '0'
    );
\t_V_4_reg_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_4_reg_370(3),
      Q => \t_V_4_reg_370_reg_n_7_[3]\,
      R => '0'
    );
\t_V_4_reg_370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_4_reg_370(4),
      Q => \t_V_4_reg_370_reg_n_7_[4]\,
      R => '0'
    );
\t_V_4_reg_370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_4_reg_370(5),
      Q => \t_V_4_reg_370_reg_n_7_[5]\,
      R => '0'
    );
\t_V_4_reg_370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_4_reg_370(6),
      Q => \t_V_4_reg_370_reg_n_7_[6]\,
      R => '0'
    );
\t_V_4_reg_370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_4_reg_370(7),
      Q => \t_V_4_reg_370_reg_n_7_[7]\,
      R => '0'
    );
\t_V_4_reg_370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_184,
      D => t_V_4_reg_370(8),
      Q => \t_V_4_reg_370_reg_n_7_[8]\,
      R => '0'
    );
\t_V_reg_298[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[0]\,
      I1 => p_0247_2_i_i_reg_475(0),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(0)
    );
\t_V_reg_298[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[0]\,
      I1 => \t_V_3_reg_381_reg_n_7_[1]\,
      I2 => p_0247_2_i_i_reg_475(1),
      I3 => or_ln52_reg_840,
      O => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(1)
    );
\t_V_reg_298[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7878FF00"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[0]\,
      I1 => \t_V_3_reg_381_reg_n_7_[1]\,
      I2 => \t_V_3_reg_381_reg_n_7_[2]\,
      I3 => p_0247_2_i_i_reg_475(2),
      I4 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      O => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(2)
    );
\t_V_reg_298[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F80FFFF0000"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[1]\,
      I1 => \t_V_3_reg_381_reg_n_7_[0]\,
      I2 => \t_V_3_reg_381_reg_n_7_[2]\,
      I3 => \t_V_3_reg_381_reg_n_7_[3]\,
      I4 => p_0247_2_i_i_reg_475(3),
      I5 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      O => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(3)
    );
\t_V_reg_298[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => in_count_V_1_fu_722_p2(4),
      I1 => p_0247_2_i_i_reg_475(4),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(4)
    );
\t_V_reg_298[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[2]\,
      I1 => \t_V_3_reg_381_reg_n_7_[0]\,
      I2 => \t_V_3_reg_381_reg_n_7_[1]\,
      I3 => \t_V_3_reg_381_reg_n_7_[3]\,
      I4 => \t_V_3_reg_381_reg_n_7_[4]\,
      O => in_count_V_1_fu_722_p2(4)
    );
\t_V_reg_298[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => in_count_V_1_fu_722_p2(5),
      I1 => p_0247_2_i_i_reg_475(5),
      I2 => or_ln52_reg_840,
      O => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(5)
    );
\t_V_reg_298[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66F0"
    )
        port map (
      I0 => \p_0247_2_i_i_reg_475[8]_i_2_n_7\,
      I1 => \t_V_3_reg_381_reg_n_7_[6]\,
      I2 => p_0247_2_i_i_reg_475(6),
      I3 => or_ln52_reg_840,
      O => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(6)
    );
\t_V_reg_298[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7878FF00"
    )
        port map (
      I0 => \p_0247_2_i_i_reg_475[8]_i_2_n_7\,
      I1 => \t_V_3_reg_381_reg_n_7_[6]\,
      I2 => \t_V_3_reg_381_reg_n_7_[7]\,
      I3 => p_0247_2_i_i_reg_475(7),
      I4 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      O => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(7)
    );
\t_V_reg_298[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F80FFFF0000"
    )
        port map (
      I0 => \t_V_3_reg_381_reg_n_7_[6]\,
      I1 => \p_0247_2_i_i_reg_475[8]_i_2_n_7\,
      I2 => \t_V_3_reg_381_reg_n_7_[7]\,
      I3 => \t_V_3_reg_381_reg_n_7_[8]\,
      I4 => p_0247_2_i_i_reg_475(8),
      I5 => ap_phi_mux_s_1_2_i_i_phi_fu_441_p41,
      O => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(8)
    );
\t_V_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(0),
      Q => t_V_reg_298(0),
      R => op_assign_reg_310
    );
\t_V_reg_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(1),
      Q => t_V_reg_298(1),
      R => op_assign_reg_310
    );
\t_V_reg_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(2),
      Q => t_V_reg_298(2),
      R => op_assign_reg_310
    );
\t_V_reg_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(3),
      Q => t_V_reg_298(3),
      R => op_assign_reg_310
    );
\t_V_reg_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(4),
      Q => t_V_reg_298(4),
      R => op_assign_reg_310
    );
\t_V_reg_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(5),
      Q => t_V_reg_298(5),
      R => op_assign_reg_310
    );
\t_V_reg_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(6),
      Q => t_V_reg_298(6),
      R => op_assign_reg_310
    );
\t_V_reg_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(7),
      Q => t_V_reg_298(7),
      R => op_assign_reg_310
    );
\t_V_reg_298_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => node_freq_V_reg_2651,
      D => ap_phi_mux_p_0247_2_i_i_phi_fu_479_p4(8),
      Q => t_V_reg_298(8),
      R => op_assign_reg_310
    );
\zext_ln36_reg_810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^left_v_address0\(0),
      Q => zext_ln36_reg_810_reg(0),
      R => '0'
    );
\zext_ln36_reg_810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^left_v_address0\(1),
      Q => zext_ln36_reg_810_reg(1),
      R => '0'
    );
\zext_ln36_reg_810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^left_v_address0\(2),
      Q => zext_ln36_reg_810_reg(2),
      R => '0'
    );
\zext_ln36_reg_810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^left_v_address0\(3),
      Q => zext_ln36_reg_810_reg(3),
      R => '0'
    );
\zext_ln36_reg_810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^left_v_address0\(4),
      Q => zext_ln36_reg_810_reg(4),
      R => '0'
    );
\zext_ln36_reg_810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^left_v_address0\(5),
      Q => zext_ln36_reg_810_reg(5),
      R => '0'
    );
\zext_ln36_reg_810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^left_v_address0\(6),
      Q => zext_ln36_reg_810_reg(6),
      R => '0'
    );
\zext_ln36_reg_810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^left_v_address0\(7),
      Q => zext_ln36_reg_810_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Aem is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    truncate_tree_U0_ap_start : out STD_LOGIC;
    compute_bit_length_U0_ap_continue : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    compute_bit_length_U0_length_histogram_V_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    length_histogram_V_d0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_1\ : in STD_LOGIC;
    truncate_tree_U0_ap_ready : in STD_LOGIC;
    full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Aem : entity is "huffman_encoding_Aem";
end design_1_huffman_encoding_0_1_huffman_encoding_Aem;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Aem is
  signal \^compute_bit_length_u0_ap_continue\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_2__11_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__14_n_7\ : STD_LOGIC;
  signal \full_n_i_1__14_n_7\ : STD_LOGIC;
  signal \^iptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tptr[0]_i_1__7_n_7\ : STD_LOGIC;
  signal \^truncate_tree_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__11\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \tptr[0]_i_1__7\ : label is "soft_lutpair338";
begin
  compute_bit_length_U0_ap_continue <= \^compute_bit_length_u0_ap_continue\;
  \iptr_reg[0]_0\(0) <= \^iptr_reg[0]_0\(0);
  truncate_tree_U0_ap_start <= \^truncate_tree_u0_ap_start\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E01F1F1F1FE0E0E0"
    )
        port map (
      I0 => \count_reg[0]_0\(0),
      I1 => ap_done_reg,
      I2 => \^compute_bit_length_u0_ap_continue\,
      I3 => truncate_tree_U0_ap_ready,
      I4 => \^truncate_tree_u0_ap_start\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EEE81818111"
    )
        port map (
      I0 => count(0),
      I1 => \count[1]_i_2__11_n_7\,
      I2 => \^compute_bit_length_u0_ap_continue\,
      I3 => ap_done_reg,
      I4 => \count_reg[0]_0\(0),
      I5 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count[1]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^truncate_tree_u0_ap_start\,
      I1 => truncate_tree_U0_ap_ready,
      O => \count[1]_i_2__11_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00FF"
    )
        port map (
      I0 => full_n,
      I1 => count(0),
      I2 => count(1),
      I3 => empty_n_reg_0,
      I4 => \^truncate_tree_u0_ap_start\,
      O => \empty_n_i_1__14_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_7\,
      Q => \^truncate_tree_u0_ap_start\,
      R => SS(0)
    );
\full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0FEF0FEF0FFF0F"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \count[1]_i_2__11_n_7\,
      I3 => \^compute_bit_length_u0_ap_continue\,
      I4 => ap_done_reg,
      I5 => \count_reg[0]_0\(0),
      O => \full_n_i_1__14_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_7\,
      Q => \^compute_bit_length_u0_ap_continue\,
      S => SS(0)
    );
huffman_encoding_Aem_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore_30
     port map (
      ADDRARDADDR(6 downto 1) => ram_reg(5 downto 0),
      ADDRARDADDR(0) => \^iptr_reg[0]_0\(0),
      ADDRBWRADDR(6 downto 1) => ram_reg_0(5 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      compute_bit_length_U0_length_histogram_V_we0 => compute_bit_length_U0_length_histogram_V_we0,
      length_histogram_V_d0(8 downto 0) => length_histogram_V_d0(8 downto 0)
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_1\,
      Q => \^iptr_reg[0]_0\(0),
      R => SS(0)
    );
\tptr[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => truncate_tree_U0_ap_ready,
      I1 => \^truncate_tree_u0_ap_start\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__7_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__7_n_7\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Aem_11 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    truncated_length_his_1_t_empty_n : out STD_LOGIC;
    truncated_length_his_1_i_full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_codeword_U0_codeword_length_histogram_V_ce0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_1 : in STD_LOGIC;
    truncate_tree_U0_ap_done : in STD_LOGIC;
    \iptr_reg[0]_0\ : in STD_LOGIC;
    truncate_tree_U0_ap_start : in STD_LOGIC;
    truncated_length_his_t_empty_n : in STD_LOGIC;
    symbol_bits_V_t_empty_n : in STD_LOGIC;
    stream_buffer_5_t_empty_n : in STD_LOGIC;
    stream_buffer_6_t_empty_n : in STD_LOGIC;
    full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    create_codeword_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Aem_11 : entity is "huffman_encoding_Aem";
end design_1_huffman_encoding_0_1_huffman_encoding_Aem_11;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Aem_11 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__15_n_7\ : STD_LOGIC;
  signal \full_n_i_1__15_n_7\ : STD_LOGIC;
  signal int_ap_idle_i_6_n_7 : STD_LOGIC;
  signal \iptr[0]_i_1__12_n_7\ : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^truncated_length_his_1_i_full_n\ : STD_LOGIC;
  signal \^truncated_length_his_1_t_empty_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \count[1]_i_4__0\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \empty_n_i_1__15\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__12\ : label is "soft_lutpair822";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  truncated_length_his_1_i_full_n <= \^truncated_length_his_1_i_full_n\;
  truncated_length_his_1_t_empty_n <= \^truncated_length_his_1_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BFBFBFBF404040"
    )
        port map (
      I0 => \iptr_reg[0]_0\,
      I1 => truncate_tree_U0_ap_done,
      I2 => \^truncated_length_his_1_i_full_n\,
      I3 => create_codeword_U0_ap_ready,
      I4 => \^truncated_length_his_1_t_empty_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B54A"
    )
        port map (
      I0 => count(0),
      I1 => full_n,
      I2 => empty_n_reg_0,
      I3 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^truncated_length_his_1_i_full_n\,
      I1 => truncate_tree_U0_ap_done,
      I2 => \iptr_reg[0]_0\,
      O => full_n_reg_0
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00FF"
    )
        port map (
      I0 => full_n,
      I1 => count(0),
      I2 => count(1),
      I3 => empty_n_reg_0,
      I4 => \^truncated_length_his_1_t_empty_n\,
      O => \empty_n_i_1__15_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_7\,
      Q => \^truncated_length_his_1_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^truncated_length_his_1_i_full_n\,
      O => \full_n_i_1__15_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_7\,
      Q => \^truncated_length_his_1_i_full_n\,
      S => SS(0)
    );
huffman_encoding_Aem_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Aem_memcore
     port map (
      ADDRARDADDR(6 downto 1) => ram_reg_1(5 downto 0),
      ADDRARDADDR(0) => memcore_iaddr(0),
      ADDRBWRADDR(5 downto 1) => ram_reg_2(4 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      DIADI(8 downto 0) => DIADI(8 downto 0),
      ap_clk => ap_clk,
      create_codeword_U0_codeword_length_histogram_V_ce0 => create_codeword_U0_codeword_length_histogram_V_ce0,
      ram_reg(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_0(0) => ram_reg_0(0)
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => int_ap_idle_i_6_n_7,
      I1 => int_ap_idle_reg,
      I2 => Q(0),
      I3 => sort_U0_ap_start,
      I4 => int_ap_idle_reg_0(0),
      I5 => int_ap_idle_reg_1,
      O => \ap_CS_fsm_reg[0]\
    );
int_ap_idle_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^truncated_length_his_1_t_empty_n\,
      I1 => truncate_tree_U0_ap_start,
      I2 => truncated_length_his_t_empty_n,
      I3 => symbol_bits_V_t_empty_n,
      I4 => stream_buffer_5_t_empty_n,
      I5 => stream_buffer_6_t_empty_n,
      O => int_ap_idle_i_6_n_7
    );
\iptr[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \iptr_reg[0]_0\,
      I1 => truncate_tree_U0_ap_done,
      I2 => \^truncated_length_his_1_i_full_n\,
      I3 => memcore_iaddr(0),
      O => \iptr[0]_i_1__12_n_7\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__12_n_7\,
      Q => memcore_iaddr(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_0\,
      Q => \^addrbwraddr\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_Bew is
  port (
    iptr : out STD_LOGIC;
    tptr : out STD_LOGIC;
    truncated_length_his_t_empty_n : out STD_LOGIC;
    truncated_length_his_i_full_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_199_p2 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \p_066_0_i_i_reg_127_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : in STD_LOGIC;
    truncate_tree_U0_output_length_histogram1_V_ce0 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    truncate_tree_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_truncated_length_his : in STD_LOGIC;
    \count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count0 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    truncated_length_his_1_i_full_n : in STD_LOGIC;
    \t_V_5_reg_151_reg[1]\ : in STD_LOGIC;
    \t_V_5_reg_151_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    icmp_ln879_reg_273 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_ap_start : in STD_LOGIC;
    int_ap_idle_i_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_codeword_U0_ap_start : in STD_LOGIC;
    sorted_copy2_value_V_t_empty_n : in STD_LOGIC;
    compute_bit_length_U0_ap_start : in STD_LOGIC;
    int_ap_idle_i_9_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_Bew : entity is "huffman_encoding_Bew";
end design_1_huffman_encoding_0_1_huffman_encoding_Bew;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_Bew is
  signal \buf_q0[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q0[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \buf_q1[0]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[1]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count17_out : STD_LOGIC;
  signal \count[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \count[1]_i_1__2_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_7\ : STD_LOGIC;
  signal \full_n_i_1__2_n_7\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_25\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_26\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_38\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_39\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_40\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_41\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_42\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_43\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_44\ : STD_LOGIC;
  signal \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_45\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_25\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_35\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_36\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_37\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_38\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_39\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_40\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_41\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_42\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_54\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_55\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_56\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_57\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_58\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_59\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_60\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_61\ : STD_LOGIC;
  signal \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_62\ : STD_LOGIC;
  signal int_ap_idle_i_10_n_7 : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal \iptr[0]_i_1__2_n_7\ : STD_LOGIC;
  signal prev_iptr : STD_LOGIC;
  signal prev_tptr : STD_LOGIC;
  signal push_buf : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC;
  signal \^tptr\ : STD_LOGIC;
  signal truncate_tree_U0_output_length_histogram1_V_d1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^truncated_length_his_i_full_n\ : STD_LOGIC;
  signal \^truncated_length_his_t_empty_n\ : STD_LOGIC;
  signal truncated_length_his_t_q0 : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_2__2\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \iptr[0]_i_1__2\ : label is "soft_lutpair832";
begin
  iptr <= \^iptr\;
  ram_reg <= \^ram_reg\;
  tptr <= \^tptr\;
  truncated_length_his_i_full_n <= \^truncated_length_his_i_full_n\;
  truncated_length_his_t_empty_n <= \^truncated_length_his_t_empty_n\;
\ap_done_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202AA00000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^truncated_length_his_i_full_n\,
      I2 => ap_sync_reg_channel_write_truncated_length_his,
      I3 => ap_done_reg_reg,
      I4 => truncated_length_his_1_i_full_n,
      I5 => truncate_tree_U0_ap_done,
      O => ap_rst_n_0
    );
\count[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \count_reg[1]_0\(0),
      I1 => \ap_CS_fsm_reg[5]\(1),
      I2 => \^truncated_length_his_t_empty_n\,
      I3 => push_buf,
      I4 => count(0),
      O => \count[0]_i_1__2_n_7\
    );
\count[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^truncated_length_his_t_empty_n\,
      I3 => \ap_CS_fsm_reg[5]\(1),
      I4 => \count_reg[1]_0\(0),
      I5 => count(1),
      O => \count[1]_i_1__2_n_7\
    );
\count[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^truncated_length_his_i_full_n\,
      I1 => ap_sync_reg_channel_write_truncated_length_his,
      I2 => truncate_tree_U0_ap_done,
      O => push_buf
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__2_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__2_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFF0000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \count_reg[1]_0\(0),
      I3 => \ap_CS_fsm_reg[5]\(1),
      I4 => \^truncated_length_his_t_empty_n\,
      I5 => push_buf,
      O => \empty_n_i_1__2_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_7\,
      Q => \^truncated_length_his_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => count17_out,
      I3 => count0,
      I4 => \^truncated_length_his_i_full_n\,
      O => \full_n_i_1__2_n_7\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202020202020"
    )
        port map (
      I0 => truncate_tree_U0_ap_done,
      I1 => ap_sync_reg_channel_write_truncated_length_his,
      I2 => \^truncated_length_his_i_full_n\,
      I3 => \count_reg[1]_0\(0),
      I4 => \ap_CS_fsm_reg[5]\(1),
      I5 => \^truncated_length_his_t_empty_n\,
      O => count17_out
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_7\,
      Q => \^truncated_length_his_i_full_n\,
      S => SS(0)
    );
\gen_buffer[0].huffman_encoding_Bew_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      DIBDI(6) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_54\,
      DIBDI(5) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_55\,
      DIBDI(4) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_56\,
      DIBDI(3) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_57\,
      DIBDI(2) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_58\,
      DIBDI(1) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_59\,
      DIBDI(0) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_60\,
      DOADO(8 downto 0) => \buf_q1[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q0[0]_0\(8 downto 0),
      S(3) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_35\,
      S(2) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_36\,
      S(1) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_37\,
      S(0) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_38\,
      WEA(0) => WEA(0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      \iptr_reg[0]\(1) => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_42\,
      \iptr_reg[0]\(0) => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_43\,
      \p_066_0_i_i_reg_127_reg[0]\(0) => \p_066_0_i_i_reg_127_reg[8]\(0),
      prev_iptr => prev_iptr,
      prev_tptr => prev_tptr,
      ram_reg => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_25\,
      ram_reg_0 => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_26\,
      ram_reg_1 => \^ram_reg\,
      ram_reg_10 => \^tptr\,
      ram_reg_11 => \^truncated_length_his_t_empty_n\,
      ram_reg_12(0) => \ap_CS_fsm_reg[5]\(2),
      ram_reg_13 => \^iptr\,
      ram_reg_14(1 downto 0) => ram_reg_7(2 downto 1),
      ram_reg_15 => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_61\,
      ram_reg_16 => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_62\,
      ram_reg_17(3) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_39\,
      ram_reg_17(2) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_40\,
      ram_reg_17(1) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_41\,
      ram_reg_17(0) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_42\,
      ram_reg_18(0) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_25\,
      ram_reg_2 => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_38\,
      ram_reg_3 => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_39\,
      ram_reg_4 => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_40\,
      ram_reg_5 => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_41\,
      ram_reg_6 => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_44\,
      ram_reg_7 => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_45\,
      ram_reg_8 => ram_reg_1,
      ram_reg_9(5 downto 0) => ram_reg_2(5 downto 0),
      \ram_reg_i_49__2\(7 downto 0) => \buf_q1[1]_3\(7 downto 0),
      \ram_reg_i_54__2\(1) => DOBDO(5),
      \ram_reg_i_54__2\(0) => DOBDO(3),
      \t_V_5_reg_151_reg[0]\(7 downto 0) => \buf_q0[1]_2\(8 downto 1),
      \t_V_5_reg_151_reg[0]_0\ => \t_V_5_reg_151_reg[1]\,
      \t_V_5_reg_151_reg[0]_1\(0) => \t_V_5_reg_151_reg[8]\(0),
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncate_tree_U0_output_length_histogram1_V_d1(8 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(8 downto 0),
      truncated_length_his_t_q0(0) => truncated_length_his_t_q0(0)
    );
\gen_buffer[1].huffman_encoding_Bew_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Bew_memcore_12
     port map (
      ADDRBWRADDR(5 downto 0) => ADDRBWRADDR(5 downto 0),
      D(0) => D(0),
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DIBDI(6) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_54\,
      DIBDI(5) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_55\,
      DIBDI(4) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_56\,
      DIBDI(3) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_57\,
      DIBDI(2) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_58\,
      DIBDI(1) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_59\,
      DIBDI(0) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_60\,
      DOADO(8 downto 0) => \buf_q1[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q0[0]_0\(8 downto 0),
      E(0) => E(0),
      S(3) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_35\,
      S(2) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_36\,
      S(1) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_37\,
      S(0) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_38\,
      \ap_CS_fsm_reg[5]\(1 downto 0) => \ap_CS_fsm_reg[5]\(3 downto 2),
      ap_clk => ap_clk,
      grp_fu_199_p2 => grp_fu_199_p2,
      icmp_ln879_reg_273 => icmp_ln879_reg_273,
      \p_066_0_i_i_reg_127_reg[8]\(7 downto 0) => \p_066_0_i_i_reg_127_reg[8]\(8 downto 1),
      prev_iptr => prev_iptr,
      prev_tptr => prev_tptr,
      ram_reg(7 downto 0) => \buf_q1[1]_3\(7 downto 0),
      ram_reg_0(7 downto 0) => \buf_q0[1]_2\(8 downto 1),
      ram_reg_1(0) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_25\,
      ram_reg_10(0) => ram_reg_5(0),
      ram_reg_11(0) => ram_reg_6(0),
      ram_reg_12 => \^truncated_length_his_t_empty_n\,
      ram_reg_13 => \^tptr\,
      ram_reg_14 => \^iptr\,
      ram_reg_15(2 downto 0) => ram_reg_7(2 downto 0),
      ram_reg_16 => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_41\,
      ram_reg_17 => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_44\,
      ram_reg_18 => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_45\,
      ram_reg_2(3) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_39\,
      ram_reg_2(2) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_40\,
      ram_reg_2(1) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_41\,
      ram_reg_2(0) => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_42\,
      ram_reg_3(0) => truncated_length_his_t_q0(0),
      ram_reg_4 => ram_reg_0,
      ram_reg_5 => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_61\,
      ram_reg_6 => \gen_buffer[1].huffman_encoding_Bew_memcore_U_n_62\,
      ram_reg_7 => ram_reg_3,
      ram_reg_8(5 downto 0) => ram_reg_4(5 downto 0),
      ram_reg_9(1) => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_42\,
      ram_reg_9(0) => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_43\,
      \ram_reg_i_51__2\(6 downto 4) => DOBDO(8 downto 6),
      \ram_reg_i_51__2\(3) => DOBDO(4),
      \ram_reg_i_51__2\(2 downto 0) => DOBDO(2 downto 0),
      \ram_reg_i_90__0\ => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_25\,
      \ram_reg_i_91__0\ => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_26\,
      \t_V_5_reg_151_reg[1]\ => \t_V_5_reg_151_reg[1]\,
      \t_V_5_reg_151_reg[1]_0\ => \^ram_reg\,
      \t_V_5_reg_151_reg[4]\ => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_39\,
      \t_V_5_reg_151_reg[6]\ => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_40\,
      \t_V_5_reg_151_reg[7]\ => \gen_buffer[0].huffman_encoding_Bew_memcore_U_n_38\,
      \t_V_5_reg_151_reg[8]\(7 downto 0) => \t_V_5_reg_151_reg[8]\(8 downto 1),
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncate_tree_U0_output_length_histogram1_V_d1(8 downto 0) => truncate_tree_U0_output_length_histogram1_V_d1(8 downto 0)
    );
int_ap_idle_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700000"
    )
        port map (
      I0 => \^truncated_length_his_t_empty_n\,
      I1 => sorted_copy2_value_V_t_empty_n,
      I2 => \ap_CS_fsm_reg[5]\(0),
      I3 => compute_bit_length_U0_ap_start,
      I4 => int_ap_idle_i_9_0(0),
      O => int_ap_idle_i_10_n_7
    );
int_ap_idle_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => int_ap_idle_i_10_n_7,
      I1 => Q(0),
      I2 => create_tree_U0_ap_start,
      I3 => int_ap_idle_i_3(0),
      I4 => create_codeword_U0_ap_start,
      O => \ap_CS_fsm_reg[0]\
    );
\iptr[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => truncate_tree_U0_ap_done,
      I1 => ap_sync_reg_channel_write_truncated_length_his,
      I2 => \^truncated_length_his_i_full_n\,
      I3 => \^iptr\,
      O => \iptr[0]_i_1__2_n_7\
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr[0]_i_1__2_n_7\,
      Q => \^iptr\,
      R => SS(0)
    );
\prev_iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^iptr\,
      Q => prev_iptr,
      R => SS(0)
    );
\prev_tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^tptr\,
      Q => prev_tptr,
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_0\,
      Q => \^tptr\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_DeQ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_bits_V_t_empty_n : out STD_LOGIC;
    canonize_tree_U0_ap_continue : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln883_fu_317_p2 : out STD_LOGIC;
    create_codeword_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    canonize_tree_U0_symbol_bits_V_we0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_1\ : in STD_LOGIC;
    \tptr_reg[0]_1\ : in STD_LOGIC;
    truncated_length_his_1_t_empty_n : in STD_LOGIC;
    stream_buffer_6_t_empty_n : in STD_LOGIC;
    stream_buffer_3_t_empty_n : in STD_LOGIC;
    stream_buffer_5_t_empty_n : in STD_LOGIC;
    full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    \count_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_DeQ : entity is "huffman_encoding_DeQ";
end design_1_huffman_encoding_0_1_huffman_encoding_DeQ;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_DeQ is
  signal \^canonize_tree_u0_ap_continue\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__16_n_7\ : STD_LOGIC;
  signal \full_n_i_1__16_n_7\ : STD_LOGIC;
  signal \^iptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^symbol_bits_v_t_empty_n\ : STD_LOGIC;
  signal \^tptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \empty_n_i_1__16\ : label is "soft_lutpair797";
begin
  canonize_tree_U0_ap_continue <= \^canonize_tree_u0_ap_continue\;
  \iptr_reg[0]_0\(0) <= \^iptr_reg[0]_0\(0);
  symbol_bits_V_t_empty_n <= \^symbol_bits_v_t_empty_n\;
  \tptr_reg[0]_0\(0) <= \^tptr_reg[0]_0\(0);
\ap_CS_fsm[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^symbol_bits_v_t_empty_n\,
      I1 => truncated_length_his_1_t_empty_n,
      I2 => stream_buffer_6_t_empty_n,
      I3 => stream_buffer_3_t_empty_n,
      I4 => stream_buffer_5_t_empty_n,
      O => create_codeword_U0_ap_start
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFF800F80007FF"
    )
        port map (
      I0 => \count_reg[0]_0\(0),
      I1 => \count_reg[0]_1\(0),
      I2 => ap_done_reg,
      I3 => \^canonize_tree_u0_ap_continue\,
      I4 => \count_reg[0]_2\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B54A"
    )
        port map (
      I0 => count(0),
      I1 => full_n,
      I2 => empty_n_reg_0,
      I3 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00FF"
    )
        port map (
      I0 => full_n,
      I1 => count(0),
      I2 => count(1),
      I3 => empty_n_reg_0,
      I4 => \^symbol_bits_v_t_empty_n\,
      O => \empty_n_i_1__16_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__16_n_7\,
      Q => \^symbol_bits_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^canonize_tree_u0_ap_continue\,
      O => \full_n_i_1__16_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_7\,
      Q => \^canonize_tree_u0_ap_continue\,
      S => SS(0)
    );
huffman_encoding_DeQ_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_DeQ_memcore
     port map (
      ADDRARDADDR(8 downto 1) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(0) => \^iptr_reg[0]_0\(0),
      ADDRBWRADDR(8 downto 1) => ram_reg(7 downto 0),
      ADDRBWRADDR(0) => \^tptr_reg[0]_0\(0),
      DIADI(4 downto 0) => DIADI(4 downto 0),
      DOBDO(4 downto 0) => DOBDO(4 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      canonize_tree_U0_symbol_bits_V_we0 => canonize_tree_U0_symbol_bits_V_we0,
      icmp_ln883_fu_317_p2 => icmp_ln883_fu_317_p2
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_1\,
      Q => \^iptr_reg[0]_0\(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_1\,
      Q => \^tptr_reg[0]_0\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_mb6 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    filtered_value_V_t_empty_n : out STD_LOGIC;
    filtered_value_V_i_full_n : out STD_LOGIC;
    sort_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sort_U0_in_value_V_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    filter_U0_in_data_V_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    \tptr_reg[0]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    filter_U0_ap_done : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    filtered_frequency_V_t_empty_n : in STD_LOGIC;
    extLd8_loc_channel_empty_n : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_mb6 : entity is "huffman_encoding_mb6";
end design_1_huffman_encoding_0_1_huffman_encoding_mb6;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_mb6 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_7\ : STD_LOGIC;
  signal \^filtered_value_v_i_full_n\ : STD_LOGIC;
  signal \^filtered_value_v_t_empty_n\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__9_n_7\ : STD_LOGIC;
  signal \full_n_i_2__3_n_7\ : STD_LOGIC;
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  filtered_value_V_i_full_n <= \^filtered_value_v_i_full_n\;
  filtered_value_V_t_empty_n <= \^filtered_value_v_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => empty_n_reg_2,
      I1 => empty_n_reg_0(0),
      I2 => empty_n_reg_1(0),
      I3 => \^filtered_value_v_t_empty_n\,
      I4 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFD55540002AAA"
    )
        port map (
      I0 => count(0),
      I1 => \^filtered_value_v_t_empty_n\,
      I2 => empty_n_reg_1(0),
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_2,
      I5 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0FFFFFFFF"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^filtered_value_v_t_empty_n\,
      I3 => empty_n_reg_1(0),
      I4 => empty_n_reg_0(0),
      I5 => empty_n_reg_2,
      O => \empty_n_i_1__9_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_7\,
      Q => \^filtered_value_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => \full_n_i_2__3_n_7\,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^filtered_value_v_i_full_n\,
      O => \full_n_i_1__9_n_7\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBFBFBFBFBF"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => filter_U0_ap_done,
      I2 => \^filtered_value_v_i_full_n\,
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_1(0),
      I5 => \^filtered_value_v_t_empty_n\,
      O => \full_n_i_2__3_n_7\
    );
\full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00000000000000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => filter_U0_ap_done,
      I2 => \^filtered_value_v_i_full_n\,
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_1(0),
      I5 => \^filtered_value_v_t_empty_n\,
      O => full_n
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_7\,
      Q => \^filtered_value_v_i_full_n\,
      S => SS(0)
    );
huffman_encoding_mb6_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_36
     port map (
      ADDRARDADDR(8 downto 1) => D(7 downto 0),
      ADDRARDADDR(0) => \^addrardaddr\(0),
      ADDRBWRADDR(8 downto 1) => sort_U0_in_value_V_address0(7 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      ap_clk => ap_clk,
      filter_U0_in_data_V_read => filter_U0_in_data_V_read,
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0
    );
int_ap_idle_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^filtered_value_v_t_empty_n\,
      I1 => filtered_frequency_V_t_empty_n,
      I2 => extLd8_loc_channel_empty_n,
      O => sort_U0_ap_start
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^addrardaddr\(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_0\,
      Q => \^addrbwraddr\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_mb6_6 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_0_t_empty_n : out STD_LOGIC;
    sorted_0_i_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sort_U0_out_value_V_we0 : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    sorted_1_t_empty_n : in STD_LOGIC;
    start_for_create_tree_U0_full_n : in STD_LOGIC;
    start_for_Block_proc_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_extLd_out_out1_write : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0 : in STD_LOGIC;
    sort_U0_ap_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_mb6_6 : entity is "huffman_encoding_mb6";
end design_1_huffman_encoding_0_1_huffman_encoding_mb6_6;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_mb6_6 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_7\ : STD_LOGIC;
  signal \full_n_i_1__11_n_7\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sorted_0_i_full_n\ : STD_LOGIC;
  signal \^sorted_0_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__5_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \empty_n_i_1__11\ : label is "soft_lutpair731";
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  sorted_0_i_full_n <= \^sorted_0_i_full_n\;
  sorted_0_t_empty_n <= \^sorted_0_t_empty_n\;
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888000"
    )
        port map (
      I0 => \^sorted_0_t_empty_n\,
      I1 => sorted_1_t_empty_n,
      I2 => start_for_create_tree_U0_full_n,
      I3 => start_for_Block_proc_U0_full_n,
      I4 => start_once_reg,
      O => empty_n_reg_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BFBFBFBF404040"
    )
        port map (
      I0 => ap_sync_reg_channel_write_sorted_0,
      I1 => sort_U0_ap_done,
      I2 => \^sorted_0_i_full_n\,
      I3 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I4 => \^sorted_0_t_empty_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFD5402A"
    )
        port map (
      I0 => count(0),
      I1 => \^sorted_0_t_empty_n\,
      I2 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I3 => empty_n_reg_1,
      I4 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F0FFFF"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^sorted_0_t_empty_n\,
      I3 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I4 => empty_n_reg_1,
      O => \empty_n_i_1__11_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_7\,
      Q => \^sorted_0_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEF0000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^sorted_0_t_empty_n\,
      I3 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I4 => empty_n_reg_1,
      I5 => \^sorted_0_i_full_n\,
      O => \full_n_i_1__11_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_7\,
      Q => \^sorted_0_i_full_n\,
      S => SS(0)
    );
huffman_encoding_mb6_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore_18
     port map (
      ADDRARDADDR(8 downto 1) => ram_reg(7 downto 0),
      ADDRARDADDR(0) => \^addrardaddr\(0),
      ADDRBWRADDR(8 downto 1) => ram_reg_0(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      ap_clk => ap_clk,
      if_din(8 downto 0) => if_din(8 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0,
      sort_U0_out_value_V_we0 => sort_U0_out_value_V_we0
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^addrardaddr\(0),
      R => SS(0)
    );
\tptr[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I1 => \^sorted_0_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__5_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__5_n_7\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_mb6_8 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_copy2_value_V_t_empty_n : out STD_LOGIC;
    Loop_copy_sorted_pro_U0_ap_continue : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_extLd_out_out1_write : in STD_LOGIC;
    canonize_tree_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_mb6_8 : entity is "huffman_encoding_mb6";
end design_1_huffman_encoding_0_1_huffman_encoding_mb6_8;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_mb6_8 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^loop_copy_sorted_pro_u0_ap_continue\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__13_n_7\ : STD_LOGIC;
  signal \full_n_i_1__13_n_7\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sorted_copy2_value_v_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__8_n_7\ : STD_LOGIC;
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  Loop_copy_sorted_pro_U0_ap_continue <= \^loop_copy_sorted_pro_u0_ap_continue\;
  sorted_copy2_value_V_t_empty_n <= \^sorted_copy2_value_v_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E01F1F1F1FE0E0E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I2 => \^loop_copy_sorted_pro_u0_ap_continue\,
      I3 => canonize_tree_U0_ap_ready,
      I4 => \^sorted_copy2_value_v_t_empty_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFD55540002AAA"
    )
        port map (
      I0 => count(0),
      I1 => \^sorted_copy2_value_v_t_empty_n\,
      I2 => ram_reg(0),
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_1,
      I5 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0FFFFFFFF"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^sorted_copy2_value_v_t_empty_n\,
      I3 => ram_reg(0),
      I4 => empty_n_reg_0(0),
      I5 => empty_n_reg_1,
      O => \empty_n_i_1__13_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_7\,
      Q => \^sorted_copy2_value_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^loop_copy_sorted_pro_u0_ap_continue\,
      O => \full_n_i_1__13_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_7\,
      Q => \^loop_copy_sorted_pro_u0_ap_continue\,
      S => SS(0)
    );
huffman_encoding_mb6_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_mb6_memcore
     port map (
      ADDRARDADDR(8 downto 1) => ram_reg_0(7 downto 0),
      ADDRARDADDR(0) => \^addrardaddr\(0),
      ADDRBWRADDR(8 downto 1) => ram_reg_1(7 downto 0),
      ADDRBWRADDR(0) => memcore_taddr(0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      WEBWE(0) => WEBWE(0),
      ap_clk => ap_clk,
      if_din(8 downto 0) => if_din(8 downto 0),
      ram_reg(0) => ram_reg(1)
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^addrardaddr\(0),
      R => SS(0)
    );
\tptr[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => empty_n_reg_0(0),
      I1 => ram_reg(0),
      I2 => \^sorted_copy2_value_v_t_empty_n\,
      I3 => memcore_taddr(0),
      O => \tptr[0]_i_1__8_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__8_n_7\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg is
  port (
    filtered_frequency_V_t_q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    filtered_frequency_V_t_empty_n : out STD_LOGIC;
    filtered_frequency_V_i_full_n : out STD_LOGIC;
    ap_sync_reg_channel_write_filtered_value_V_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sort_U0_in_value_V_ce0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_in_value_V_address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    filter_U0_in_data_V_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    \tptr_reg[0]_0\ : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_filtered_frequency_V : in STD_LOGIC;
    filtered_value_V_i_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    filter_U0_ap_done : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg : entity is "huffman_encoding_ncg";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__10_n_7\ : STD_LOGIC;
  signal \^filtered_frequency_v_i_full_n\ : STD_LOGIC;
  signal \^filtered_frequency_v_t_empty_n\ : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal \full_n_i_1__10_n_7\ : STD_LOGIC;
  signal \full_n_i_2__4_n_7\ : STD_LOGIC;
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  filtered_frequency_V_i_full_n <= \^filtered_frequency_v_i_full_n\;
  filtered_frequency_V_t_empty_n <= \^filtered_frequency_v_t_empty_n\;
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0357000000000000"
    )
        port map (
      I0 => ap_done_reg_reg,
      I1 => \^filtered_frequency_v_i_full_n\,
      I2 => ap_sync_reg_channel_write_filtered_frequency_V,
      I3 => filtered_value_V_i_full_n,
      I4 => ap_rst_n,
      I5 => filter_U0_ap_done,
      O => ap_sync_reg_channel_write_filtered_value_V_reg
    );
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => empty_n_reg_2,
      I1 => empty_n_reg_0(0),
      I2 => empty_n_reg_1(0),
      I3 => \^filtered_frequency_v_t_empty_n\,
      I4 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFD55540002AAA"
    )
        port map (
      I0 => count(0),
      I1 => \^filtered_frequency_v_t_empty_n\,
      I2 => empty_n_reg_1(0),
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_2,
      I5 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0FFFFFFFF"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^filtered_frequency_v_t_empty_n\,
      I3 => empty_n_reg_1(0),
      I4 => empty_n_reg_0(0),
      I5 => empty_n_reg_2,
      O => \empty_n_i_1__10_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_7\,
      Q => \^filtered_frequency_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => \full_n_i_2__4_n_7\,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^filtered_frequency_v_i_full_n\,
      O => \full_n_i_1__10_n_7\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBFBFBFBFBF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_filtered_frequency_V,
      I1 => filter_U0_ap_done,
      I2 => \^filtered_frequency_v_i_full_n\,
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_1(0),
      I5 => \^filtered_frequency_v_t_empty_n\,
      O => \full_n_i_2__4_n_7\
    );
\full_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00000000000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_filtered_frequency_V,
      I1 => filter_U0_ap_done,
      I2 => \^filtered_frequency_v_i_full_n\,
      I3 => empty_n_reg_0(0),
      I4 => empty_n_reg_1(0),
      I5 => \^filtered_frequency_v_t_empty_n\,
      O => full_n
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_7\,
      Q => \^filtered_frequency_v_i_full_n\,
      S => SS(0)
    );
huffman_encoding_ncg_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore_38
     port map (
      ADDRARDADDR(8 downto 1) => sort_U0_in_value_V_address0(7 downto 0),
      ADDRARDADDR(0) => \^addrardaddr\(0),
      ADDRBWRADDR(8 downto 1) => D(7 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      E(0) => E(0),
      Q(31 downto 0) => Q(31 downto 0),
      ap_clk => ap_clk,
      filter_U0_in_data_V_read => filter_U0_in_data_V_read,
      filtered_frequency_V_t_q0(31 downto 0) => filtered_frequency_V_t_q0(31 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^addrbwraddr\(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_0\,
      Q => \^addrardaddr\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_ncg_7 is
  port (
    if_din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sorted_1_t_empty_n : out STD_LOGIC;
    sorted_1_i_full_n : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_sorted_0_ce0 : in STD_LOGIC;
    sort_U0_out_value_V_we0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sort_U0_out_frequency_V_d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sort_U0_out_value_V_ce0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0 : in STD_LOGIC;
    sort_U0_ap_done : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    sorted_0_i_full_n : in STD_LOGIC;
    sorted_0_t_empty_n : in STD_LOGIC;
    stream_buffer_3_t_empty_n : in STD_LOGIC;
    sorted_copy2_value_V_t_empty_n : in STD_LOGIC;
    filtered_value_V_t_empty_n : in STD_LOGIC;
    filtered_frequency_V_t_empty_n : in STD_LOGIC;
    Loop_copy_sorted_pro_U0_extLd_out_out1_write : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_ncg_7 : entity is "huffman_encoding_ncg";
end design_1_huffman_encoding_0_1_huffman_encoding_ncg_7;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_ncg_7 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__12_n_7\ : STD_LOGIC;
  signal \full_n_i_1__12_n_7\ : STD_LOGIC;
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sorted_1_i_full_n\ : STD_LOGIC;
  signal \^sorted_1_t_empty_n\ : STD_LOGIC;
  signal \tptr[0]_i_1__6_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \empty_n_i_1__12\ : label is "soft_lutpair732";
begin
  ADDRBWRADDR(0) <= \^addrbwraddr\(0);
  sorted_1_i_full_n <= \^sorted_1_i_full_n\;
  sorted_1_t_empty_n <= \^sorted_1_t_empty_n\;
\ap_done_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0022002A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_reg_channel_write_sorted_0,
      I2 => \^sorted_1_i_full_n\,
      I3 => sort_U0_ap_done,
      I4 => ap_done_reg_reg,
      I5 => sorted_0_i_full_n,
      O => ap_rst_n_0
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BFBFBFBF404040"
    )
        port map (
      I0 => ap_done_reg_reg,
      I1 => sort_U0_ap_done,
      I2 => \^sorted_1_i_full_n\,
      I3 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I4 => \^sorted_1_t_empty_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFD5402A"
    )
        port map (
      I0 => count(0),
      I1 => \^sorted_1_t_empty_n\,
      I2 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I3 => empty_n_reg_1,
      I4 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F0FFFF"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^sorted_1_t_empty_n\,
      I3 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I4 => empty_n_reg_1,
      O => \empty_n_i_1__12_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_7\,
      Q => \^sorted_1_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEF0000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^sorted_1_t_empty_n\,
      I3 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I4 => empty_n_reg_1,
      I5 => \^sorted_1_i_full_n\,
      O => \full_n_i_1__12_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_7\,
      Q => \^sorted_1_i_full_n\,
      S => SS(0)
    );
huffman_encoding_ncg_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_memcore
     port map (
      ADDRARDADDR(8 downto 1) => ram_reg(7 downto 0),
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(8 downto 1) => ram_reg_0(7 downto 0),
      ADDRBWRADDR(0) => \^addrbwraddr\(0),
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      ap_clk => ap_clk,
      if_din(31 downto 0) => if_din(31 downto 0),
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0,
      sort_U0_out_value_V_we0 => sort_U0_out_value_V_we0
    );
int_ap_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sorted_1_t_empty_n\,
      I1 => sorted_0_t_empty_n,
      I2 => stream_buffer_3_t_empty_n,
      I3 => sorted_copy2_value_V_t_empty_n,
      I4 => filtered_value_V_t_empty_n,
      I5 => filtered_frequency_V_t_empty_n,
      O => empty_n_reg_0
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^addrbwraddr\(0),
      R => SS(0)
    );
\tptr[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      I1 => \^sorted_1_t_empty_n\,
      I2 => memcore_taddr(0),
      O => \tptr[0]_i_1__6_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__6_n_7\,
      Q => memcore_taddr(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU is
  port (
    left_V_t_empty_n : out STD_LOGIC;
    left_V_i_full_n : out STD_LOGIC;
    iptr : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 8 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push_buf : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_left_V : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU : entity is "huffman_encoding_rcU";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU is
  signal \buf_q0[0]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \count[1]_i_1__0_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_7\ : STD_LOGIC;
  signal \full_n_i_1__0_n_7\ : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal \^left_v_i_full_n\ : STD_LOGIC;
  signal \^left_v_t_empty_n\ : STD_LOGIC;
  signal prev_tptr : STD_LOGIC;
  signal tptr : STD_LOGIC;
  signal \tptr[0]_i_1__0_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair337";
begin
  iptr <= \^iptr\;
  left_V_i_full_n <= \^left_v_i_full_n\;
  left_V_t_empty_n <= \^left_v_t_empty_n\;
\count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => \count_reg[1]_0\(2),
      I1 => \^left_v_t_empty_n\,
      I2 => create_tree_U0_ap_done,
      I3 => ap_sync_reg_channel_write_left_V,
      I4 => \^left_v_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1__0_n_7\
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^left_v_t_empty_n\,
      I3 => \count_reg[1]_0\(2),
      I4 => count(1),
      O => \count[1]_i_1__0_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__0_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__0_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \count_reg[1]_0\(2),
      I3 => \^left_v_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__0_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_7\,
      Q => \^left_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^left_v_t_empty_n\,
      I4 => \count_reg[1]_0\(2),
      I5 => \^left_v_i_full_n\,
      O => \full_n_i_1__0_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_7\,
      Q => \^left_v_i_full_n\,
      S => SS(0)
    );
\gen_buffer[0].huffman_encoding_rcU_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_32
     port map (
      DIADI(8 downto 0) => DIADI(8 downto 0),
      DOADO(8 downto 0) => \buf_q0[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ram_reg(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_0(6 downto 0) => ram_reg_2(6 downto 0),
      ram_reg_1(1 downto 0) => \count_reg[1]_0\(1 downto 0),
      ram_reg_2 => \^left_v_t_empty_n\,
      ram_reg_3 => \^iptr\,
      ram_reg_4(0) => ram_reg_5(0),
      tptr => tptr
    );
\gen_buffer[1].huffman_encoding_rcU_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_33
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(8 downto 0) => \buf_q0[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      prev_tptr => prev_tptr,
      ram_reg(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_0(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_1(6 downto 0) => ram_reg_3(6 downto 0),
      ram_reg_2(8 downto 0) => ram_reg_4(8 downto 0),
      ram_reg_3 => \^iptr\,
      ram_reg_4(1 downto 0) => \count_reg[1]_0\(1 downto 0),
      ram_reg_5 => \^left_v_t_empty_n\,
      ram_reg_6(0) => ram_reg_5(0),
      tptr => tptr
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^iptr\,
      R => SS(0)
    );
\prev_tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => tptr,
      Q => prev_tptr,
      R => SS(0)
    );
\tptr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_reg[1]_0\(2),
      I1 => \^left_v_t_empty_n\,
      I2 => tptr,
      O => \tptr[0]_i_1__0_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__0_n_7\,
      Q => tptr,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_4 is
  port (
    ram_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prev_tptr : out STD_LOGIC;
    parent_V_t_empty_n : out STD_LOGIC;
    parent_V_i_full_n : out STD_LOGIC;
    iptr : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_idle : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    create_tree_U0_parent_V_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push_buf : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    left_V_t_empty_n : in STD_LOGIC;
    right_V_t_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    create_tree_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_parent_V : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_4 : entity is "huffman_encoding_rcU";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_4;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_4 is
  signal \buf_q0[0]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal empty_n_i_1_n_7 : STD_LOGIC;
  signal full_n_i_1_n_7 : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal \^parent_v_i_full_n\ : STD_LOGIC;
  signal \^parent_v_t_empty_n\ : STD_LOGIC;
  signal \^prev_tptr\ : STD_LOGIC;
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tptr : STD_LOGIC;
  signal \tptr[0]_i_1_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair351";
begin
  iptr <= \^iptr\;
  parent_V_i_full_n <= \^parent_v_i_full_n\;
  parent_V_t_empty_n <= \^parent_v_t_empty_n\;
  prev_tptr <= \^prev_tptr\;
  ram_reg(3 downto 0) <= \^ram_reg\(3 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(4),
      I1 => \^parent_v_t_empty_n\,
      I2 => create_tree_U0_ap_done,
      I3 => ap_sync_reg_channel_write_parent_V,
      I4 => \^parent_v_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^parent_v_t_empty_n\,
      I3 => Q(4),
      I4 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => Q(4),
      I3 => \^parent_v_t_empty_n\,
      I4 => push_buf,
      O => empty_n_i_1_n_7
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_7,
      Q => \^parent_v_t_empty_n\,
      R => SS(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^parent_v_t_empty_n\,
      I4 => Q(4),
      I5 => \^parent_v_i_full_n\,
      O => full_n_i_1_n_7
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_7,
      Q => \^parent_v_i_full_n\,
      S => SS(0)
    );
\gen_buffer[0].huffman_encoding_rcU_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_26
     port map (
      DOADO(8) => \buf_q0[0]_1\(8),
      DOADO(7) => \^ram_reg\(3),
      DOADO(6) => \buf_q0[0]_1\(6),
      DOADO(5 downto 4) => \^ram_reg\(2 downto 1),
      DOADO(3) => \buf_q0[0]_1\(3),
      DOADO(2) => \^ram_reg\(0),
      DOADO(1 downto 0) => \buf_q0[0]_1\(1 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      ram_reg(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_0(6 downto 0) => ram_reg_2(6 downto 0),
      ram_reg_1(8 downto 0) => ram_reg_3(8 downto 0),
      ram_reg_2(0) => ram_reg_4(0),
      ram_reg_3 => \^parent_v_t_empty_n\,
      ram_reg_4 => \^iptr\,
      ram_reg_5(0) => ram_reg_9(2),
      tptr => tptr
    );
\gen_buffer[1].huffman_encoding_rcU_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_27
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      D(8 downto 0) => D(8 downto 0),
      DOADO(3 downto 0) => DOADO(3 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      \parent_next_V_1_reg_685_reg[8]\(8) => \buf_q0[0]_1\(8),
      \parent_next_V_1_reg_685_reg[8]\(7) => \^ram_reg\(3),
      \parent_next_V_1_reg_685_reg[8]\(6) => \buf_q0[0]_1\(6),
      \parent_next_V_1_reg_685_reg[8]\(5 downto 4) => \^ram_reg\(2 downto 1),
      \parent_next_V_1_reg_685_reg[8]\(3) => \buf_q0[0]_1\(3),
      \parent_next_V_1_reg_685_reg[8]\(2) => \^ram_reg\(0),
      \parent_next_V_1_reg_685_reg[8]\(1 downto 0) => \buf_q0[0]_1\(1 downto 0),
      ram_reg(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_0(7 downto 0) => ram_reg_5(7 downto 0),
      ram_reg_1(6 downto 0) => ram_reg_6(6 downto 0),
      ram_reg_2(8 downto 0) => ram_reg_7(8 downto 0),
      ram_reg_3(0) => ram_reg_8(0),
      ram_reg_4 => \^parent_v_t_empty_n\,
      ram_reg_5 => \^iptr\,
      ram_reg_6 => \^prev_tptr\,
      ram_reg_7(2 downto 0) => ram_reg_9(2 downto 0),
      ram_reg_8(7 downto 0) => ram_reg_10(7 downto 0),
      tptr => tptr
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^parent_v_t_empty_n\,
      I1 => left_V_t_empty_n,
      I2 => right_V_t_empty_n,
      I3 => int_ap_idle_reg,
      I4 => int_ap_idle_reg_0,
      I5 => int_ap_idle_reg_1,
      O => ap_idle
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^iptr\,
      R => SS(0)
    );
\prev_tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => tptr,
      Q => \^prev_tptr\,
      R => SS(0)
    );
\tptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(4),
      I1 => \^parent_v_t_empty_n\,
      I2 => tptr,
      O => \tptr[0]_i_1_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1_n_7\,
      Q => tptr,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_rcU_5 is
  port (
    right_V_t_empty_n : out STD_LOGIC;
    right_V_i_full_n : out STD_LOGIC;
    iptr : out STD_LOGIC;
    compute_bit_length_U0_ap_start : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_5 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iptr_reg[0]_0\ : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_9 : in STD_LOGIC;
    push_buf : in STD_LOGIC;
    left_V_t_empty_n : in STD_LOGIC;
    parent_V_t_empty_n : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    create_tree_U0_ap_done : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_rcU_5 : entity is "huffman_encoding_rcU";
end design_1_huffman_encoding_0_1_huffman_encoding_rcU_5;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_rcU_5 is
  signal \buf_q0[0]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \buf_q1[0]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1__1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_7\ : STD_LOGIC;
  signal \full_n_i_1__1_n_7\ : STD_LOGIC;
  signal \^iptr\ : STD_LOGIC;
  signal prev_tptr : STD_LOGIC;
  signal \^right_v_i_full_n\ : STD_LOGIC;
  signal \^right_v_t_empty_n\ : STD_LOGIC;
  signal tptr : STD_LOGIC;
  signal \tptr[0]_i_1__1_n_7\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of int_ap_idle_i_11 : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \tptr[0]_i_1__1\ : label is "soft_lutpair362";
begin
  iptr <= \^iptr\;
  right_V_i_full_n <= \^right_v_i_full_n\;
  right_V_t_empty_n <= \^right_v_t_empty_n\;
\count[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7787777788788888"
    )
        port map (
      I0 => Q(2),
      I1 => \^right_v_t_empty_n\,
      I2 => create_tree_U0_ap_done,
      I3 => \count_reg[0]_0\,
      I4 => \^right_v_i_full_n\,
      I5 => count(0),
      O => \count[0]_i_1__1_n_7\
    );
\count[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => count(0),
      I1 => push_buf,
      I2 => \^right_v_t_empty_n\,
      I3 => Q(2),
      I4 => count(1),
      O => \count[1]_i_1__1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF00"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => Q(2),
      I3 => \^right_v_t_empty_n\,
      I4 => push_buf,
      O => \empty_n_i_1__1_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_7\,
      Q => \^right_v_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => push_buf,
      I3 => \^right_v_t_empty_n\,
      I4 => Q(2),
      I5 => \^right_v_i_full_n\,
      O => \full_n_i_1__1_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_7\,
      Q => \^right_v_i_full_n\,
      S => SS(0)
    );
\gen_buffer[0].huffman_encoding_rcU_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore
     port map (
      DOADO(8 downto 0) => \buf_q0[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ram_reg(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_0(6 downto 0) => ram_reg_2(6 downto 0),
      ram_reg_1(8 downto 0) => ram_reg_3(8 downto 0),
      ram_reg_2(0) => ram_reg_4(0),
      ram_reg_3 => \^iptr\,
      ram_reg_4 => \^right_v_t_empty_n\,
      ram_reg_5 => ram_reg_9,
      ram_reg_6(0) => ram_reg_10(0),
      tptr => tptr
    );
\gen_buffer[1].huffman_encoding_rcU_memcore_U\: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_memcore_24
     port map (
      ADDRARDADDR(7 downto 0) => ADDRARDADDR(7 downto 0),
      DOADO(8 downto 0) => \buf_q0[0]_1\(8 downto 0),
      DOBDO(8 downto 0) => \buf_q1[0]_0\(8 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      prev_tptr => prev_tptr,
      ram_reg(8 downto 0) => ram_reg(8 downto 0),
      ram_reg_0(8 downto 0) => ram_reg_0(8 downto 0),
      ram_reg_1(6 downto 0) => ram_reg_5(6 downto 0),
      ram_reg_2(8 downto 0) => ram_reg_6(8 downto 0),
      ram_reg_3(0) => ram_reg_7(0),
      ram_reg_4 => ram_reg_8,
      ram_reg_5 => \^right_v_t_empty_n\,
      ram_reg_6 => \^iptr\,
      ram_reg_7(0) => ram_reg_10(0),
      tptr => tptr
    );
int_ap_idle_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^right_v_t_empty_n\,
      I1 => left_V_t_empty_n,
      I2 => parent_V_t_empty_n,
      O => compute_bit_length_U0_ap_start
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^iptr\,
      R => SS(0)
    );
\prev_tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => tptr,
      Q => prev_tptr,
      R => SS(0)
    );
\tptr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(2),
      I1 => \^right_v_t_empty_n\,
      I2 => tptr,
      O => \tptr[0]_i_1__1_n_7\
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr[0]_i_1__1_n_7\,
      Q => tptr,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI is
  port (
    stream_buffer_3_t_empty_n : out STD_LOGIC;
    stream_buffer_3_i_full_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    DPRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_buffer_3_t_q0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \iptr_reg[0]_0\ : in STD_LOGIC;
    \tptr_reg[0]_0\ : in STD_LOGIC;
    full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_3_d0 : in STD_LOGIC;
    \q1_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[0]_2\ : in STD_LOGIC;
    \q1_reg[0]_3\ : in STD_LOGIC;
    \q1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_stream_buffer_3 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI : entity is "huffman_encoding_wdI";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dpra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_7\ : STD_LOGIC;
  signal \full_n_i_1__6_n_7\ : STD_LOGIC;
  signal \^stream_buffer_3_i_full_n\ : STD_LOGIC;
  signal \^stream_buffer_3_t_empty_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \empty_n_i_1__6\ : label is "soft_lutpair794";
begin
  A(0) <= \^a\(0);
  DPRA(0) <= \^dpra\(0);
  stream_buffer_3_i_full_n <= \^stream_buffer_3_i_full_n\;
  stream_buffer_3_t_empty_n <= \^stream_buffer_3_t_empty_n\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF54005400ABFF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_3,
      I1 => \count_reg[0]_0\(0),
      I2 => ap_done_reg,
      I3 => \^stream_buffer_3_i_full_n\,
      I4 => \count_reg[0]_1\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B54A"
    )
        port map (
      I0 => count(0),
      I1 => full_n,
      I2 => empty_n_reg_0,
      I3 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00FF"
    )
        port map (
      I0 => full_n,
      I1 => count(0),
      I2 => count(1),
      I3 => empty_n_reg_0,
      I4 => \^stream_buffer_3_t_empty_n\,
      O => \empty_n_i_1__6_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_7\,
      Q => \^stream_buffer_3_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^stream_buffer_3_i_full_n\,
      O => \full_n_i_1__6_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_7\,
      Q => \^stream_buffer_3_i_full_n\,
      S => SS(0)
    );
huffman_encoding_wdI_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_16
     port map (
      Loop_read_stream_pro_U0_stream_buffer_3_d0 => Loop_read_stream_pro_U0_stream_buffer_3_d0,
      addr0(6 downto 1) => Q(5 downto 0),
      addr0(0) => \^a\(0),
      addr1(0) => \^dpra\(0),
      ap_clk => ap_clk,
      \q1_reg[0]\ => \q1_reg[0]\,
      \q1_reg[0]_0\(7 downto 0) => \q1_reg[0]_0\(7 downto 0),
      \q1_reg[0]_1\ => \q1_reg[0]_1\,
      \q1_reg[0]_2\ => \q1_reg[0]_2\,
      \q1_reg[0]_3\ => \q1_reg[0]_3\,
      \q1_reg[0]_4\(0) => \q1_reg[0]_4\(0),
      stream_buffer_3_t_q0 => stream_buffer_3_t_q0
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_0\,
      Q => \^a\(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_0\,
      Q => \^dpra\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_10 is
  port (
    stream_buffer_6_t_empty_n : out STD_LOGIC;
    stream_buffer_6_i_full_n : out STD_LOGIC;
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_stream_buffer_6_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_6 : out STD_LOGIC;
    stream_buffer_6_t_q0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \iptr_reg[0]_1\ : in STD_LOGIC;
    \tptr_reg[0]_1\ : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_3 : in STD_LOGIC;
    ap_sync_reg_channel_write_stream_buffer_5 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Loop_read_stream_pro_U0_ap_done : in STD_LOGIC;
    stream_buffer_5_i_full_n : in STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_6_d0 : in STD_LOGIC;
    \q1_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[0]_2\ : in STD_LOGIC;
    \q1_reg[0]_3\ : in STD_LOGIC;
    \q1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_10 : entity is "huffman_encoding_wdI";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_10;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_10 is
  signal \ap_done_reg_i_2__1_n_7\ : STD_LOGIC;
  signal ap_done_reg_i_5_n_7 : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_7\ : STD_LOGIC;
  signal \full_n_i_1__8_n_7\ : STD_LOGIC;
  signal \^iptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^stream_buffer_6_i_full_n\ : STD_LOGIC;
  signal \^stream_buffer_6_t_empty_n\ : STD_LOGIC;
  signal \^tptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \empty_n_i_1__8\ : label is "soft_lutpair796";
begin
  \iptr_reg[0]_0\(0) <= \^iptr_reg[0]_0\(0);
  stream_buffer_6_i_full_n <= \^stream_buffer_6_i_full_n\;
  stream_buffer_6_t_empty_n <= \^stream_buffer_6_t_empty_n\;
  \tptr_reg[0]_0\(0) <= \^tptr_reg[0]_0\(0);
ap_done_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => ap_done_reg_reg,
      I1 => ap_sync_reg_channel_write_stream_buffer_3,
      I2 => ap_sync_reg_channel_write_stream_buffer_5,
      I3 => \ap_done_reg_i_2__1_n_7\,
      I4 => ap_rst_n,
      I5 => Loop_read_stream_pro_U0_ap_done,
      O => ap_sync_reg_channel_write_stream_buffer_6_reg
    );
\ap_done_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EEE0"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_5,
      I1 => stream_buffer_5_i_full_n,
      I2 => \^stream_buffer_6_i_full_n\,
      I3 => ap_done_reg_reg,
      I4 => ap_done_reg_reg_0,
      I5 => ap_done_reg_i_5_n_7,
      O => \ap_done_reg_i_2__1_n_7\
    );
ap_done_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C0808000000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_5,
      I1 => \^stream_buffer_6_i_full_n\,
      I2 => Loop_read_stream_pro_U0_ap_done,
      I3 => ap_done_reg_reg,
      I4 => stream_buffer_5_i_full_n,
      I5 => ap_sync_reg_channel_write_stream_buffer_3,
      O => ap_done_reg_i_5_n_7
    );
ap_sync_reg_channel_write_stream_buffer_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDDDDDDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_done_reg_i_2__1_n_7\,
      I2 => ap_sync_reg_channel_write_stream_buffer_5,
      I3 => Loop_read_stream_pro_U0_ap_done,
      I4 => ap_done_reg_reg,
      I5 => ap_sync_reg_channel_write_stream_buffer_3,
      O => ap_sync_reg_channel_write_stream_buffer_6
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF54005400ABFF"
    )
        port map (
      I0 => ap_done_reg_reg,
      I1 => \count_reg[0]_0\(0),
      I2 => ap_done_reg,
      I3 => \^stream_buffer_6_i_full_n\,
      I4 => \count_reg[0]_1\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B54A"
    )
        port map (
      I0 => count(0),
      I1 => full_n,
      I2 => empty_n_reg_0,
      I3 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00FF"
    )
        port map (
      I0 => full_n,
      I1 => count(0),
      I2 => count(1),
      I3 => empty_n_reg_0,
      I4 => \^stream_buffer_6_t_empty_n\,
      O => \empty_n_i_1__8_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_7\,
      Q => \^stream_buffer_6_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^stream_buffer_6_i_full_n\,
      O => \full_n_i_1__8_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_7\,
      Q => \^stream_buffer_6_i_full_n\,
      S => SS(0)
    );
huffman_encoding_wdI_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore
     port map (
      Loop_read_stream_pro_U0_stream_buffer_6_d0 => Loop_read_stream_pro_U0_stream_buffer_6_d0,
      addr0(6 downto 1) => Q(5 downto 0),
      addr0(0) => \^iptr_reg[0]_0\(0),
      addr1(0) => \^tptr_reg[0]_0\(0),
      ap_clk => ap_clk,
      \q1_reg[0]\ => \q1_reg[0]\,
      \q1_reg[0]_0\(7 downto 0) => \q1_reg[0]_0\(7 downto 0),
      \q1_reg[0]_1\ => \q1_reg[0]_1\,
      \q1_reg[0]_2\ => \q1_reg[0]_2\,
      \q1_reg[0]_3\ => \q1_reg[0]_3\,
      \q1_reg[0]_4\(0) => \q1_reg[0]_4\(0),
      stream_buffer_6_t_q0 => stream_buffer_6_t_q0
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_1\,
      Q => \^iptr_reg[0]_0\(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_1\,
      Q => \^tptr_reg[0]_0\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding_wdI_9 is
  port (
    stream_buffer_5_t_empty_n : out STD_LOGIC;
    stream_buffer_5_i_full_n : out STD_LOGIC;
    \iptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    stream_buffer_5_t_q0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \iptr_reg[0]_1\ : in STD_LOGIC;
    \tptr_reg[0]_1\ : in STD_LOGIC;
    full_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    Loop_read_stream_pro_U0_stream_buffer_5_d0 : in STD_LOGIC;
    \q1_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[0]_2\ : in STD_LOGIC;
    \q1_reg[0]_3\ : in STD_LOGIC;
    \q1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_stream_buffer_5 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding_wdI_9 : entity is "huffman_encoding_wdI";
end design_1_huffman_encoding_0_1_huffman_encoding_wdI_9;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding_wdI_9 is
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_7\ : STD_LOGIC;
  signal \count[1]_i_1_n_7\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_7\ : STD_LOGIC;
  signal \full_n_i_1__7_n_7\ : STD_LOGIC;
  signal \^iptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^stream_buffer_5_i_full_n\ : STD_LOGIC;
  signal \^stream_buffer_5_t_empty_n\ : STD_LOGIC;
  signal \^tptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \empty_n_i_1__7\ : label is "soft_lutpair795";
begin
  \iptr_reg[0]_0\(0) <= \^iptr_reg[0]_0\(0);
  stream_buffer_5_i_full_n <= \^stream_buffer_5_i_full_n\;
  stream_buffer_5_t_empty_n <= \^stream_buffer_5_t_empty_n\;
  \tptr_reg[0]_0\(0) <= \^tptr_reg[0]_0\(0);
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFF54005400ABFF"
    )
        port map (
      I0 => ap_sync_reg_channel_write_stream_buffer_5,
      I1 => \count_reg[0]_0\(0),
      I2 => ap_done_reg,
      I3 => \^stream_buffer_5_i_full_n\,
      I4 => \count_reg[0]_1\,
      I5 => count(0),
      O => \count[0]_i_1_n_7\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B54A"
    )
        port map (
      I0 => count(0),
      I1 => full_n,
      I2 => empty_n_reg_0,
      I3 => count(1),
      O => \count[1]_i_1_n_7\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_7\,
      Q => count(0),
      R => SS(0)
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_7\,
      Q => count(1),
      R => SS(0)
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF00FF"
    )
        port map (
      I0 => full_n,
      I1 => count(0),
      I2 => count(1),
      I3 => empty_n_reg_0,
      I4 => \^stream_buffer_5_t_empty_n\,
      O => \empty_n_i_1__7_n_7\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_7\,
      Q => \^stream_buffer_5_t_empty_n\,
      R => SS(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFF00"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => count(0),
      I2 => count(1),
      I3 => full_n,
      I4 => \^stream_buffer_5_i_full_n\,
      O => \full_n_i_1__7_n_7\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_7\,
      Q => \^stream_buffer_5_i_full_n\,
      S => SS(0)
    );
huffman_encoding_wdI_memcore_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_memcore_14
     port map (
      Loop_read_stream_pro_U0_stream_buffer_5_d0 => Loop_read_stream_pro_U0_stream_buffer_5_d0,
      addr0(6 downto 1) => Q(5 downto 0),
      addr0(0) => \^iptr_reg[0]_0\(0),
      addr1(0) => \^tptr_reg[0]_0\(0),
      ap_clk => ap_clk,
      \q1_reg[0]\ => \q1_reg[0]\,
      \q1_reg[0]_0\(7 downto 0) => \q1_reg[0]_0\(7 downto 0),
      \q1_reg[0]_1\ => \q1_reg[0]_1\,
      \q1_reg[0]_2\ => \q1_reg[0]_2\,
      \q1_reg[0]_3\ => \q1_reg[0]_3\,
      \q1_reg[0]_4\(0) => \q1_reg[0]_4\(0),
      stream_buffer_5_t_q0 => stream_buffer_5_t_q0
    );
\iptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \iptr_reg[0]_1\,
      Q => \^iptr_reg[0]_0\(0),
      R => SS(0)
    );
\tptr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \tptr_reg[0]_1\,
      Q => \^tptr_reg[0]_0\(0),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_sort is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sort_U0_out_frequency_V_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sort_U0_out_value_V_ce0 : out STD_LOGIC;
    sort_U0_in_value_V_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    j_0_i_i_reg_301_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sort_U0_ap_done : out STD_LOGIC;
    \op2_assign_i_reg_684_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j7_0_i_i_reg_4725_reg[8]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sort_U0_in_value_V_ce0 : out STD_LOGIC;
    \j5_0_i_i_reg_1763_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sort_U0_out_value_V_we0 : out STD_LOGIC;
    \location_curr_V_reg_7056_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0_reg : out STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0_reg_0 : out STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0_reg_1 : out STD_LOGIC;
    ap_sync_reg_channel_write_sorted_1_reg : out STD_LOGIC;
    \op2_assign_i_reg_684_reg[5]_1\ : out STD_LOGIC;
    \op2_assign_i_reg_684_reg[5]_2\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln40_reg_6981_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    extLd8_loc_channel_empty_n : in STD_LOGIC;
    filtered_frequency_V_t_empty_n : in STD_LOGIC;
    filtered_value_V_t_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \zext_ln69_reg_7040_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln69_reg_7040_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    filtered_frequency_V_t_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 8 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_huffman_encodi_U0_ap_continue : in STD_LOGIC;
    sorted_0_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0 : in STD_LOGIC;
    sorted_1_i_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_sorted_0_reg_2 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_sort : entity is "sort";
end design_1_huffman_encoding_0_1_sort;

architecture STRUCTURE of design_1_huffman_encoding_0_1_sort is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[9]_i_1_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_NS_fsm147_out : STD_LOGIC;
  signal ap_NS_fsm149_out : STD_LOGIC;
  signal ap_NS_fsm152_out : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_7\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_7\ : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter0_i_1_n_7 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter2_i_1_n_7 : STD_LOGIC;
  signal ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal clear : STD_LOGIC;
  signal compute_histogram_hi_fu_6761_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal current_digit_V_U_n_20 : STD_LOGIC;
  signal current_digit_V_U_n_21 : STD_LOGIC;
  signal current_digit_V_U_n_22 : STD_LOGIC;
  signal current_digit_V_U_n_23 : STD_LOGIC;
  signal current_digit_V_U_n_24 : STD_LOGIC;
  signal current_digit_V_U_n_25 : STD_LOGIC;
  signal current_digit_V_U_n_26 : STD_LOGIC;
  signal current_digit_V_U_n_27 : STD_LOGIC;
  signal current_digit_V_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal current_digit_V_we0 : STD_LOGIC;
  signal digit_V_1_reg_7051 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal digit_V_1_reg_70510 : STD_LOGIC;
  signal digit_V_reg_7007 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \digit_V_reg_7007[0]_i_2_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007[0]_i_3_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007[1]_i_2_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007[1]_i_3_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007[2]_i_2_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007[2]_i_3_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_V_reg_7007_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_0_V_1_reg_672 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_0_V_2_reg_861 : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_861_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_861_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_861_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_861_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_861_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_861_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_861_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_0_V_2_reg_861_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_0_V_4_reg_1939_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_0_V_6_reg_3679 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_0_V_6_reg_3679[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3679[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3679[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3679[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3679[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3679[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3679[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3679[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_20_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_21_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_22_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_23_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_24_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_25_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_26_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_27_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_28_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_29_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_30_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_31_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_32_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_33_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_34_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_35_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_36_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_37_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_38_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_39_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_3_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_40_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_41_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_42_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_43_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_4_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_5_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_6_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[5]_i_7_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_11_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_12_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_13_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_14_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_15_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_16_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_17_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_18_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950[7]_i_8_n_7\ : STD_LOGIC;
  signal digit_histogram_0_V_reg_1950_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_10_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_11_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_12_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_13_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_14_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_15_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_16_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_17_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_18_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_19_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_8_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[5]_i_9_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[7]_i_7_n_7\ : STD_LOGIC;
  signal \digit_histogram_0_V_reg_1950_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal digit_histogram_10_1_reg_751 : STD_LOGIC;
  signal \digit_histogram_10_1_reg_751_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_751_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_751_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_751_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_751_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_751_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_751_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_10_1_reg_751_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_10_3_reg_1829_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_10_5_reg_3129 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_10_5_reg_3129[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3129[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3129[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3129[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3129[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3129[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3129[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3129[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_10_5_reg_3129[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_10_s_reg_552 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_11_1_reg_740 : STD_LOGIC;
  signal \digit_histogram_11_1_reg_740_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_740_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_740_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_740_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_740_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_740_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_740_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_11_1_reg_740_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_11_3_reg_1818_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_11_5_reg_3074 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_11_5_reg_3074[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3074[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3074[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3074[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3074[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3074[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3074[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3074[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_11_5_reg_3074[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_11_s_reg_540 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_12_1_reg_729 : STD_LOGIC;
  signal \digit_histogram_12_1_reg_729_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_729_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_729_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_729_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_729_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_729_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_729_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_12_1_reg_729_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_12_3_reg_1807_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_12_5_reg_3019 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_12_5_reg_3019[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3019[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3019[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3019[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3019[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3019[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3019[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3019[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_12_5_reg_3019[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_12_s_reg_528 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_13_1_reg_718 : STD_LOGIC;
  signal \digit_histogram_13_1_reg_718_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_718_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_718_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_718_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_718_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_718_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_718_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_13_1_reg_718_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_13_3_reg_1796_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_13_5_reg_2964 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_13_5_reg_2964[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2964[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2964[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2964[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2964[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2964[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2964[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2964[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_13_5_reg_2964[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_13_s_reg_516 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_14_1_reg_707 : STD_LOGIC;
  signal \digit_histogram_14_1_reg_707_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_707_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_707_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_707_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_707_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_707_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_707_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_14_1_reg_707_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_14_3_reg_1785_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_14_5_reg_2909 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_14_5_reg_2909[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2909[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2909[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2909[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2909[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2909[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2909[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2909[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_14_5_reg_2909[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_14_s_reg_504 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_15_1_reg_696 : STD_LOGIC;
  signal \digit_histogram_15_1_reg_696[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_696_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_696_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_696_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_696_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_696_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_696_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_696_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_15_1_reg_696_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_15_3_reg_1774_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_15_5_reg_2854 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_15_5_reg_2854[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2854[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2854[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2854[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2854[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2854[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2854[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2854[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_15_5_reg_2854[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_15_s_reg_492 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_1_V_1_reg_850 : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_850_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_850_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_850_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_850_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_850_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_850_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_850_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_1_V_1_reg_850_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_1_V_3_reg_1928_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_1_V_5_reg_3624 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_1_V_5_reg_3624[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3624[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3624[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3624[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3624[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3624[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3624[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3624[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_1_V_reg_660 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_2_V_1_reg_839 : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_839_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_839_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_839_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_839_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_839_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_839_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_839_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_2_V_1_reg_839_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_2_V_3_reg_1917_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_2_V_5_reg_3569 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_2_V_5_reg_3569[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3569[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3569[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3569[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3569[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3569[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3569[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3569[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_2_V_reg_648 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_3_V_1_reg_828 : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_828_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_828_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_828_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_828_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_828_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_828_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_828_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_3_V_1_reg_828_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_3_V_3_reg_1906_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_3_V_5_reg_3514 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_3_V_5_reg_3514[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3514[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3514[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3514[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3514[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3514[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3514[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3514[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_3_V_reg_636 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_4_V_1_reg_817 : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_817_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_817_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_817_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_817_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_817_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_817_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_817_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_4_V_1_reg_817_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_4_V_3_reg_1895_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_4_V_5_reg_3459 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_4_V_5_reg_3459[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3459[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3459[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3459[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3459[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3459[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3459[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3459[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_4_V_reg_624 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_5_V_1_reg_806 : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_806_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_806_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_806_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_806_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_806_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_806_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_806_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_5_V_1_reg_806_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_5_V_3_reg_1884_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_5_V_5_reg_3404 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_5_V_5_reg_3404[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3404[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3404[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3404[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3404[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3404[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3404[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3404[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_5_V_reg_612 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_6_V_1_reg_795 : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_795_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_795_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_795_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_795_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_795_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_795_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_795_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_6_V_1_reg_795_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_6_V_3_reg_1873_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_6_V_5_reg_3349 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_6_V_5_reg_3349[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3349[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3349[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3349[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3349[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3349[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3349[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3349[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_6_V_reg_600 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_7_V_1_reg_784 : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_784_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_784_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_784_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_784_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_784_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_784_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_784_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_7_V_1_reg_784_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_7_V_3_reg_1862_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_7_V_5_reg_3294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_7_V_5_reg_3294[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3294[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3294[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3294[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3294[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3294[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3294[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3294[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_7_V_reg_588 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_8_V_1_reg_773 : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_773_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_773_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_773_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_773_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_773_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_773_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_773_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_8_V_1_reg_773_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_8_V_3_reg_1851_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_8_V_5_reg_3239 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_8_V_5_reg_3239[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3239[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3239[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3239[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3239[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3239[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3239[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3239[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_8_V_reg_576 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_histogram_9_V_1_reg_762 : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_762_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_762_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_762_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_762_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_762_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_762_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_762_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_9_V_1_reg_762_reg_n_7_[7]\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840_reg_n_7_[0]\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840_reg_n_7_[1]\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840_reg_n_7_[2]\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840_reg_n_7_[3]\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840_reg_n_7_[4]\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840_reg_n_7_[5]\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840_reg_n_7_[6]\ : STD_LOGIC;
  signal \digit_histogram_9_V_3_reg_1840_reg_n_7_[7]\ : STD_LOGIC;
  signal digit_histogram_9_V_5_reg_3184 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_histogram_9_V_5_reg_3184[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3184[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3184[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3184[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3184[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3184[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3184[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3184[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_histogram_9_V_reg_564 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal digit_location_0_V_1_reg_5760 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_0_V_1_reg_5760[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5760[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5760[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5760[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5760[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5760[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5760[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5760[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_1_reg_5760[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_0_V_reg_4912 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_0_V_reg_4912[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4912[0]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4912[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4912[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4912[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4912[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4912[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4912[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4912[5]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4912[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_reg_4912[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_0_V_s_reg_4901 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_0_V_s_reg_4901[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4901[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4901[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4901[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4901[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4901[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4901[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_0_V_s_reg_4901[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_10_V_1_reg_3789 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_10_V_1_reg_3789[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_10_V_3_reg_4791 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_10_V_3_reg_4791[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4791[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4791[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4791[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4791[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4791[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4791[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_3_reg_4791[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_10_V_4_reg_5210 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_10_V_4_reg_5210[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5210[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5210[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5210[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5210[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5210[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5210[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5210[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5210[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_10_V_4_reg_5210[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_10_V_reg_372 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_10_V_reg_372[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_11_V_1_reg_3778 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_11_V_1_reg_3778[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_11_V_3_reg_4780 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_11_V_3_reg_4780[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4780[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4780[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4780[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4780[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4780[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4780[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_3_reg_4780[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_11_V_4_reg_5155 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_11_V_4_reg_5155[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5155[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5155[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5155[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5155[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5155[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5155[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5155[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5155[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_11_V_4_reg_5155[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_11_V_reg_360 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_11_V_reg_360[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_12_V_1_reg_3767 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_12_V_1_reg_3767[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_12_V_3_reg_4769 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_12_V_3_reg_4769[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4769[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4769[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4769[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4769[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4769[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4769[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_3_reg_4769[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_12_V_4_reg_5100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_12_V_4_reg_5100[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5100[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5100[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5100[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5100[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5100[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5100[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5100[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_12_V_4_reg_5100[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_12_V_reg_348 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_12_V_reg_348[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_13_V_1_reg_3756 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_13_V_1_reg_3756[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_13_V_3_reg_4758 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_13_V_3_reg_4758[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4758[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4758[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4758[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4758[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4758[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4758[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_3_reg_4758[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_13_V_4_reg_5045 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_13_V_4_reg_5045[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5045[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5045[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5045[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5045[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5045[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5045[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5045[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_13_V_4_reg_5045[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_13_V_reg_336 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_13_V_reg_336[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_14_V_2_reg_3745 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_14_V_2_reg_3745[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_14_V_4_reg_4747 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_14_V_4_reg_4747[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4747[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4747[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4747[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4747[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4747[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4747[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_4_reg_4747[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_14_V_5_reg_4990 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_14_V_5_reg_4990[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4990[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4990[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4990[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4990[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4990[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4990[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4990[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_14_V_5_reg_4990[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_14_V_reg_324 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_14_V_reg_324[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_15_V_2_reg_4736 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_15_V_2_reg_4736[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4736[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4736[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4736[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4736[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4736[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4736[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_2_reg_4736[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_15_V_3_reg_4935 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_15_V_3_reg_4935[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_3_reg_4935[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_15_V_3_reg_4935[7]_i_4_n_7\ : STD_LOGIC;
  signal digit_location_15_V_reg_312 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_15_V_reg_312[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_1_V_1_reg_3888 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_1_V_1_reg_3888[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_1_V_3_reg_4890 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_1_V_3_reg_4890[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4890[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4890[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4890[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4890[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4890[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4890[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_3_reg_4890[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_1_V_4_reg_5705 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_1_V_4_reg_5705[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5705[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5705[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5705[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5705[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5705[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5705[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5705[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_1_V_4_reg_5705[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_1_V_s_reg_480 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_1_V_s_reg_480[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_2_V_1_reg_3877 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_2_V_1_reg_3877[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877[7]_i_7_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_2_V_3_reg_4879 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_2_V_3_reg_4879[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4879[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4879[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4879[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4879[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4879[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4879[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_3_reg_4879[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_2_V_4_reg_5650 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_2_V_4_reg_5650[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5650[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5650[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5650[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5650[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5650[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5650[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5650[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_2_V_4_reg_5650[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_2_V_s_reg_468 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_2_V_s_reg_468[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_3_V_1_reg_3866 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_3_V_1_reg_3866[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866[7]_i_7_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_3_V_3_reg_4868 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_3_V_3_reg_4868[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4868[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4868[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4868[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4868[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4868[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4868[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_3_reg_4868[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_3_V_4_reg_5595 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_3_V_4_reg_5595[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5595[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5595[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5595[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5595[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5595[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5595[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5595[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5595[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_3_V_4_reg_5595[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_3_V_s_reg_456 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_3_V_s_reg_456[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_4_V_1_reg_3855 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_4_V_1_reg_3855[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_4_V_3_reg_4857 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_4_V_3_reg_4857[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4857[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4857[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4857[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4857[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4857[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4857[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_3_reg_4857[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_4_V_4_reg_5540 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_4_V_4_reg_5540[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5540[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5540[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5540[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5540[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5540[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5540[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5540[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_4_V_4_reg_5540[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_4_V_s_reg_444 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_4_V_s_reg_444[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_5_V_1_reg_3844 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_5_V_1_reg_3844[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_5_V_3_reg_4846 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_5_V_3_reg_4846[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4846[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4846[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4846[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4846[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4846[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4846[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_3_reg_4846[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_5_V_4_reg_5485 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_5_V_4_reg_5485[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5485[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5485[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5485[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5485[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5485[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5485[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5485[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_5_V_4_reg_5485[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_5_V_s_reg_432 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_5_V_s_reg_432[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_6_V_1_reg_3833 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_6_V_1_reg_3833[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_6_V_3_reg_4835 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_6_V_3_reg_4835[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4835[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4835[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4835[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4835[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4835[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4835[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_3_reg_4835[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_6_V_4_reg_5430 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_6_V_4_reg_5430[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5430[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5430[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5430[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5430[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5430[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5430[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5430[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_6_V_4_reg_5430[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_6_V_s_reg_420 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_6_V_s_reg_420[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_7_V_1_reg_3822 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_7_V_1_reg_3822[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_7_V_3_reg_4824 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_7_V_3_reg_4824[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4824[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4824[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4824[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4824[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4824[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4824[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_3_reg_4824[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_7_V_4_reg_5375 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_7_V_4_reg_5375[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5375[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5375[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5375[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5375[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5375[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5375[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5375[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5375[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_7_V_4_reg_5375[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_7_V_s_reg_408 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_7_V_s_reg_408[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_8_V_1_reg_3811 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_8_V_1_reg_3811[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_8_V_3_reg_4813 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_8_V_3_reg_4813[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4813[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4813[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4813[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4813[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4813[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4813[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_3_reg_4813[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_8_V_4_reg_5320 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_8_V_4_reg_5320[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5320[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5320[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5320[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5320[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5320[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5320[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5320[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5320[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_8_V_4_reg_5320[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_8_V_s_reg_396 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_8_V_s_reg_396[7]_i_2_n_7\ : STD_LOGIC;
  signal digit_location_9_V_1_reg_3800 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_9_V_1_reg_3800[3]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800[3]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800[3]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800[3]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800[7]_i_3_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800[7]_i_4_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800[7]_i_5_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800[7]_i_6_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal digit_location_9_V_3_reg_4802 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_9_V_3_reg_4802[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4802[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4802[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4802[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4802[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4802[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4802[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_3_reg_4802[7]_i_1_n_7\ : STD_LOGIC;
  signal digit_location_9_V_4_reg_5265 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_9_V_4_reg_5265[0]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5265[1]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5265[2]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5265[3]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5265[4]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5265[5]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5265[6]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5265[7]_i_1_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5265[7]_i_2_n_7\ : STD_LOGIC;
  signal \digit_location_9_V_4_reg_5265[7]_i_3_n_7\ : STD_LOGIC;
  signal digit_location_9_V_s_reg_384 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \digit_location_9_V_s_reg_384[7]_i_2_n_7\ : STD_LOGIC;
  signal i6_0_i_i_reg_3899 : STD_LOGIC;
  signal i6_0_i_i_reg_3899_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_0_i_i_reg_872 : STD_LOGIC;
  signal i_0_i_i_reg_872_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_3_fu_6836_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_fu_6675_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal icmp_ln23_reg_6936 : STD_LOGIC;
  signal \icmp_ln23_reg_6936[0]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln40_reg_6981 : STD_LOGIC;
  signal \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\ : STD_LOGIC;
  signal \icmp_ln67_reg_7031[0]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln67_reg_7031_pp4_iter1_reg : STD_LOGIC;
  signal \icmp_ln67_reg_7031_pp4_iter1_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln67_reg_7031_reg_n_7_[0]\ : STD_LOGIC;
  signal j5_0_i_i_reg_17630 : STD_LOGIC;
  signal \j5_0_i_i_reg_1763[8]_i_3_n_7\ : STD_LOGIC;
  signal \^j5_0_i_i_reg_1763_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal j7_0_i_i_reg_47250 : STD_LOGIC;
  signal \j7_0_i_i_reg_4725[8]_i_3_n_7\ : STD_LOGIC;
  signal j7_0_i_i_reg_4725_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^j7_0_i_i_reg_4725_reg[8]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \j_0_i_i_reg_301[0]_i_1_n_7\ : STD_LOGIC;
  signal \j_0_i_i_reg_301[1]_i_1_n_7\ : STD_LOGIC;
  signal \j_0_i_i_reg_301[2]_i_1_n_7\ : STD_LOGIC;
  signal \j_0_i_i_reg_301[3]_i_1_n_7\ : STD_LOGIC;
  signal \j_0_i_i_reg_301[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_0_i_i_reg_301[5]_i_1_n_7\ : STD_LOGIC;
  signal \j_0_i_i_reg_301[6]_i_1_n_7\ : STD_LOGIC;
  signal \j_0_i_i_reg_301[6]_i_2_n_7\ : STD_LOGIC;
  signal \j_0_i_i_reg_301[7]_i_1_n_7\ : STD_LOGIC;
  signal \j_0_i_i_reg_301[7]_i_2_n_7\ : STD_LOGIC;
  signal \j_0_i_i_reg_301[8]_i_2_n_7\ : STD_LOGIC;
  signal \^j_0_i_i_reg_301_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal j_1_fu_6690_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal j_2_fu_6847_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal location_curr_V_reg_70560 : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_10_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_11_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_12_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_13_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_14_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_15_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_16_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_17_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_18_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_19_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_20_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_21_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_22_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_23_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_24_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_2_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[3]_i_9_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_10_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_11_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_12_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_13_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_14_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_15_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_16_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_17_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_18_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_19_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_20_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_21_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_22_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_23_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_24_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_2_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[4]_i_9_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_10_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_11_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_12_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_13_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_14_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_15_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_16_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_17_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_18_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_19_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_20_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_21_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_22_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_23_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_24_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_2_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[5]_i_9_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_10_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_11_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_12_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_13_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_14_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_15_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_16_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_17_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_18_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_19_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_20_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_21_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_22_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_23_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_2_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[6]_i_9_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_11_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_12_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_13_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_14_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_15_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_16_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_17_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_18_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_19_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_20_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_21_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_22_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_23_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_24_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_25_n_7\ : STD_LOGIC;
  signal \location_curr_V_reg_7056[7]_i_3_n_7\ : STD_LOGIC;
  signal \^location_curr_v_reg_7056_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal op2_assign_i_reg_684_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \^op2_assign_i_reg_684_reg[5]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0149_0_i_i_reg_4923 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_091_0_i_i_reg_1962 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal phi_ln215_1_i_fu_6777_p18 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal previous_sorting_fre_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal previous_sorting_fre_ce0 : STD_LOGIC;
  signal previous_sorting_fre_we0 : STD_LOGIC;
  signal re_sort_location_las_1_fu_6910_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal re_sort_location_las_1_reg_7071 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \re_sort_location_las_1_reg_7071[0]_i_11_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_12_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_13_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_14_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_15_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_16_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_17_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_18_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_19_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_20_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_21_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_22_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_23_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_24_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_25_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_26_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[0]_i_2_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_18_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_19_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_20_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_21_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_22_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_23_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_24_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_25_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_26_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_27_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_28_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_29_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_30_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_31_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_32_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_33_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_34_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_35_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_36_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_37_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_38_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_39_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_40_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_41_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_42_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_43_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_44_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_45_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_46_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_47_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_48_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_49_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_6_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_1_reg_7071[5]_i_7_n_7\ : STD_LOGIC;
  signal re_sort_location_las_reg_3734 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \re_sort_location_las_reg_3734[3]_i_10_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_11_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_12_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_13_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_14_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_15_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_16_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_17_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_18_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_19_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_20_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_21_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_26_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_27_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_28_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_29_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_2_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_30_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_31_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_32_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_33_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_34_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_35_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_36_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_37_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_3_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_46_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_47_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_48_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_49_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_4_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_50_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_51_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_52_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_53_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_54_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_55_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_56_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_57_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_58_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_59_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_5_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_60_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_61_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_6_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_7_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_8_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[3]_i_9_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_10_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_11_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_12_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_13_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_14_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_15_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_16_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_17_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_18_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_19_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_1_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_20_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_21_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_26_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_27_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_28_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_29_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_30_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_31_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_32_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_33_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_34_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_35_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_36_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_37_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_38_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_39_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_3_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_40_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_41_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_4_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_50_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_51_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_52_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_53_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_54_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_55_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_56_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_57_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_58_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_59_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_5_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_60_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_61_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_62_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_63_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_64_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_65_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_66_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_67_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_68_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_69_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_6_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_70_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_71_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_72_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_7_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_8_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734[7]_i_9_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_1_n_14\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_38_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_39_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_40_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_41_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_42_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_43_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_44_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[3]_i_45_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_42_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_43_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_44_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_45_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_46_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_47_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_48_n_7\ : STD_LOGIC;
  signal \re_sort_location_las_reg_3734_reg[7]_i_49_n_7\ : STD_LOGIC;
  signal shift_fu_6923_p2 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^sort_u0_ap_done\ : STD_LOGIC;
  signal \^sort_u0_ap_ready\ : STD_LOGIC;
  signal \^sort_u0_in_value_v_address0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sort_u0_in_value_v_ce0\ : STD_LOGIC;
  signal \^sort_u0_out_value_v_ce0\ : STD_LOGIC;
  signal sorting_frequency_V_U_n_48 : STD_LOGIC;
  signal sorting_frequency_V_U_n_49 : STD_LOGIC;
  signal sorting_frequency_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sorting_frequency_V_ce0 : STD_LOGIC;
  signal sorting_frequency_V_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sorting_frequency_V_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sorting_value_V_d0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sorting_value_V_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln25_reg_6945_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln25_reg_6945_reg0 : STD_LOGIC;
  signal zext_ln29_reg_6965 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \zext_ln29_reg_6965[5]_i_1_n_7\ : STD_LOGIC;
  signal zext_ln43_reg_6990_pp2_iter1_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln43_reg_6990_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln43_reg_6990_reg0 : STD_LOGIC;
  signal zext_ln69_reg_7040_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln69_reg_7040_reg0 : STD_LOGIC;
  signal \NLW_digit_location_10_V_1_reg_3789_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_11_V_1_reg_3778_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_12_V_1_reg_3767_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_13_V_1_reg_3756_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_14_V_2_reg_3745_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_1_V_1_reg_3888_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_2_V_1_reg_3877_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_3_V_1_reg_3866_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_4_V_1_reg_3855_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_5_V_1_reg_3844_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_6_V_1_reg_3833_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_7_V_1_reg_3822_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_8_V_1_reg_3811_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_digit_location_9_V_1_reg_3800_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_re_sort_location_las_reg_3734_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair729";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_2__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \count[1]_i_2__8\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \count[1]_i_2__9\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_4_reg_1939[0]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_4_reg_1939[1]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_4_reg_1939[2]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_4_reg_1939[3]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_4_reg_1939[4]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_4_reg_1939[5]_i_1\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_4_reg_1939[6]_i_1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_4_reg_1939[7]_i_2\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3679[0]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3679[1]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3679[2]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3679[3]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3679[4]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3679[5]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3679[6]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3679[7]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_6_reg_3679[7]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1950[1]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1950[2]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1950[3]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1950[4]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1950[6]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1950[7]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \digit_histogram_0_V_reg_1950[7]_i_8\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \digit_histogram_10_3_reg_1829[0]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \digit_histogram_10_3_reg_1829[1]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \digit_histogram_10_3_reg_1829[2]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \digit_histogram_10_3_reg_1829[3]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \digit_histogram_10_3_reg_1829[4]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \digit_histogram_10_3_reg_1829[5]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \digit_histogram_10_3_reg_1829[6]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \digit_histogram_10_3_reg_1829[7]_i_2\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3129[0]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3129[1]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3129[2]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3129[3]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3129[4]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3129[5]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3129[6]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3129[7]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \digit_histogram_10_5_reg_3129[7]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \digit_histogram_11_3_reg_1818[0]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \digit_histogram_11_3_reg_1818[1]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \digit_histogram_11_3_reg_1818[2]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \digit_histogram_11_3_reg_1818[3]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \digit_histogram_11_3_reg_1818[4]_i_1\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \digit_histogram_11_3_reg_1818[5]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \digit_histogram_11_3_reg_1818[6]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \digit_histogram_11_3_reg_1818[7]_i_2\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3074[0]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3074[1]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3074[2]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3074[3]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3074[4]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3074[5]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3074[6]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3074[7]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \digit_histogram_11_5_reg_3074[7]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \digit_histogram_12_3_reg_1807[0]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \digit_histogram_12_3_reg_1807[1]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \digit_histogram_12_3_reg_1807[2]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \digit_histogram_12_3_reg_1807[3]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \digit_histogram_12_3_reg_1807[4]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \digit_histogram_12_3_reg_1807[5]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \digit_histogram_12_3_reg_1807[6]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \digit_histogram_12_3_reg_1807[7]_i_2\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3019[0]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3019[1]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3019[2]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3019[3]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3019[4]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3019[5]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3019[6]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3019[7]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \digit_histogram_12_5_reg_3019[7]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \digit_histogram_13_3_reg_1796[0]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \digit_histogram_13_3_reg_1796[1]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \digit_histogram_13_3_reg_1796[2]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \digit_histogram_13_3_reg_1796[3]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \digit_histogram_13_3_reg_1796[4]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \digit_histogram_13_3_reg_1796[5]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \digit_histogram_13_3_reg_1796[6]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \digit_histogram_13_3_reg_1796[7]_i_2\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2964[0]_i_1\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2964[1]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2964[2]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2964[3]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2964[4]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2964[5]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2964[6]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2964[7]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \digit_histogram_13_5_reg_2964[7]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \digit_histogram_14_3_reg_1785[0]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \digit_histogram_14_3_reg_1785[1]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \digit_histogram_14_3_reg_1785[2]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \digit_histogram_14_3_reg_1785[3]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \digit_histogram_14_3_reg_1785[4]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \digit_histogram_14_3_reg_1785[5]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \digit_histogram_14_3_reg_1785[6]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \digit_histogram_14_3_reg_1785[7]_i_2\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \digit_histogram_14_3_reg_1785[7]_i_3\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2909[0]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2909[1]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2909[2]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2909[3]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2909[4]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2909[5]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2909[6]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2909[7]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \digit_histogram_14_5_reg_2909[7]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \digit_histogram_15_3_reg_1774[0]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \digit_histogram_15_3_reg_1774[1]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \digit_histogram_15_3_reg_1774[2]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \digit_histogram_15_3_reg_1774[3]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \digit_histogram_15_3_reg_1774[4]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \digit_histogram_15_3_reg_1774[5]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \digit_histogram_15_3_reg_1774[6]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \digit_histogram_15_3_reg_1774[7]_i_2\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \digit_histogram_15_3_reg_1774[7]_i_3\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2854[0]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2854[1]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2854[2]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2854[3]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2854[4]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2854[5]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2854[6]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2854[7]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \digit_histogram_15_5_reg_2854[7]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_3_reg_1928[0]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_3_reg_1928[1]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_3_reg_1928[2]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_3_reg_1928[3]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_3_reg_1928[4]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_3_reg_1928[5]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_3_reg_1928[6]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_3_reg_1928[7]_i_2\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_3_reg_1928[7]_i_3\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3624[0]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3624[1]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3624[2]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3624[3]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3624[4]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3624[5]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3624[6]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3624[7]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \digit_histogram_1_V_5_reg_3624[7]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_3_reg_1917[0]_i_1\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_3_reg_1917[1]_i_1\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_3_reg_1917[2]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_3_reg_1917[3]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_3_reg_1917[4]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_3_reg_1917[5]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_3_reg_1917[6]_i_1\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_3_reg_1917[7]_i_2\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3569[0]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3569[1]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3569[2]_i_1\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3569[3]_i_1\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3569[4]_i_1\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3569[5]_i_1\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3569[6]_i_1\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3569[7]_i_1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \digit_histogram_2_V_5_reg_3569[7]_i_2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_3_reg_1906[0]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_3_reg_1906[1]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_3_reg_1906[2]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_3_reg_1906[3]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_3_reg_1906[4]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_3_reg_1906[5]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_3_reg_1906[6]_i_1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_3_reg_1906[7]_i_2\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3514[0]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3514[1]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3514[2]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3514[3]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3514[4]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3514[5]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3514[6]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3514[7]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \digit_histogram_3_V_5_reg_3514[7]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_3_reg_1895[0]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_3_reg_1895[1]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_3_reg_1895[2]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_3_reg_1895[3]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_3_reg_1895[4]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_3_reg_1895[5]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_3_reg_1895[6]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_3_reg_1895[7]_i_2\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3459[0]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3459[1]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3459[2]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3459[3]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3459[4]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3459[5]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3459[6]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3459[7]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \digit_histogram_4_V_5_reg_3459[7]_i_2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_3_reg_1884[0]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_3_reg_1884[1]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_3_reg_1884[2]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_3_reg_1884[3]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_3_reg_1884[4]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_3_reg_1884[5]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_3_reg_1884[6]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_3_reg_1884[7]_i_2\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3404[0]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3404[1]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3404[2]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3404[3]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3404[4]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3404[5]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3404[6]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3404[7]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \digit_histogram_5_V_5_reg_3404[7]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_3_reg_1873[0]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_3_reg_1873[1]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_3_reg_1873[2]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_3_reg_1873[3]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_3_reg_1873[4]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_3_reg_1873[5]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_3_reg_1873[6]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_3_reg_1873[7]_i_2\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3349[0]_i_1\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3349[1]_i_1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3349[2]_i_1\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3349[3]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3349[4]_i_1\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3349[5]_i_1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3349[6]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3349[7]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \digit_histogram_6_V_5_reg_3349[7]_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_3_reg_1862[0]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_3_reg_1862[1]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_3_reg_1862[2]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_3_reg_1862[3]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_3_reg_1862[4]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_3_reg_1862[5]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_3_reg_1862[6]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_3_reg_1862[7]_i_2\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3294[0]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3294[1]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3294[2]_i_1\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3294[3]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3294[4]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3294[5]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3294[6]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3294[7]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \digit_histogram_7_V_5_reg_3294[7]_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_3_reg_1851[0]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_3_reg_1851[1]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_3_reg_1851[2]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_3_reg_1851[3]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_3_reg_1851[4]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_3_reg_1851[5]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_3_reg_1851[6]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_3_reg_1851[7]_i_2\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3239[0]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3239[1]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3239[2]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3239[3]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3239[4]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3239[5]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3239[6]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3239[7]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \digit_histogram_8_V_5_reg_3239[7]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_3_reg_1840[0]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_3_reg_1840[1]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_3_reg_1840[2]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_3_reg_1840[3]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_3_reg_1840[4]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_3_reg_1840[5]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_3_reg_1840[6]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_3_reg_1840[7]_i_2\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3184[0]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3184[1]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3184[2]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3184[3]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3184[4]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3184[5]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3184[6]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3184[7]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \digit_histogram_9_V_5_reg_3184[7]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4912[0]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4912[1]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4912[2]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4912[4]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \digit_location_0_V_reg_4912[6]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4901[0]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4901[1]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4901[2]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4901[3]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4901[4]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4901[5]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \digit_location_0_V_s_reg_4901[6]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \digit_location_10_V_3_reg_4791[0]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \digit_location_10_V_3_reg_4791[1]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \digit_location_10_V_3_reg_4791[3]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \digit_location_10_V_3_reg_4791[4]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \digit_location_10_V_3_reg_4791[6]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \digit_location_10_V_3_reg_4791[7]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \digit_location_10_V_4_reg_5210[7]_i_3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_372[0]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_372[1]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_372[2]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_372[3]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_372[4]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_372[5]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_372[6]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_372[7]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \digit_location_10_V_reg_372[7]_i_2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \digit_location_11_V_3_reg_4780[0]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \digit_location_11_V_3_reg_4780[1]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \digit_location_11_V_3_reg_4780[3]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \digit_location_11_V_3_reg_4780[4]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \digit_location_11_V_3_reg_4780[6]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \digit_location_11_V_3_reg_4780[7]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \digit_location_11_V_4_reg_5155[7]_i_3\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_360[0]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_360[1]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_360[2]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_360[3]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_360[4]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_360[5]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_360[6]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_360[7]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \digit_location_11_V_reg_360[7]_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \digit_location_12_V_3_reg_4769[0]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \digit_location_12_V_3_reg_4769[1]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \digit_location_12_V_3_reg_4769[3]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \digit_location_12_V_3_reg_4769[4]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \digit_location_12_V_3_reg_4769[5]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \digit_location_12_V_3_reg_4769[6]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \digit_location_12_V_3_reg_4769[7]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_348[0]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_348[1]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_348[2]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_348[3]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_348[4]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_348[5]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_348[6]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_348[7]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \digit_location_12_V_reg_348[7]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \digit_location_13_V_3_reg_4758[0]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \digit_location_13_V_3_reg_4758[1]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \digit_location_13_V_3_reg_4758[3]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \digit_location_13_V_3_reg_4758[4]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \digit_location_13_V_3_reg_4758[5]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \digit_location_13_V_3_reg_4758[6]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \digit_location_13_V_3_reg_4758[7]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_336[0]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_336[1]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_336[2]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_336[3]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_336[4]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_336[5]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_336[6]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_336[7]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \digit_location_13_V_reg_336[7]_i_2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \digit_location_14_V_4_reg_4747[0]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \digit_location_14_V_4_reg_4747[1]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \digit_location_14_V_4_reg_4747[3]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \digit_location_14_V_4_reg_4747[4]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \digit_location_14_V_4_reg_4747[5]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \digit_location_14_V_4_reg_4747[6]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \digit_location_14_V_4_reg_4747[7]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_324[0]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_324[1]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_324[2]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_324[3]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_324[4]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_324[5]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_324[6]_i_1\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_324[7]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \digit_location_14_V_reg_324[7]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \digit_location_15_V_2_reg_4736[0]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \digit_location_15_V_2_reg_4736[1]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \digit_location_15_V_2_reg_4736[3]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \digit_location_15_V_2_reg_4736[4]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \digit_location_15_V_2_reg_4736[5]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \digit_location_15_V_2_reg_4736[6]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \digit_location_15_V_2_reg_4736[7]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_312[0]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_312[1]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_312[2]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_312[3]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_312[4]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_312[5]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_312[6]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_312[7]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \digit_location_15_V_reg_312[7]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \digit_location_1_V_3_reg_4890[0]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \digit_location_1_V_3_reg_4890[1]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \digit_location_1_V_3_reg_4890[3]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \digit_location_1_V_3_reg_4890[4]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \digit_location_1_V_3_reg_4890[5]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \digit_location_1_V_3_reg_4890[6]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \digit_location_1_V_3_reg_4890[7]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_480[0]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_480[1]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_480[2]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_480[3]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_480[4]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_480[5]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_480[7]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \digit_location_1_V_s_reg_480[7]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \digit_location_2_V_1_reg_3877[7]_i_3\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \digit_location_2_V_3_reg_4879[0]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \digit_location_2_V_3_reg_4879[1]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \digit_location_2_V_3_reg_4879[3]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \digit_location_2_V_3_reg_4879[4]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \digit_location_2_V_3_reg_4879[5]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \digit_location_2_V_3_reg_4879[6]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \digit_location_2_V_3_reg_4879[7]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_468[0]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_468[1]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_468[2]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_468[3]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_468[4]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_468[5]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_468[6]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_468[7]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \digit_location_2_V_s_reg_468[7]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \digit_location_3_V_1_reg_3866[7]_i_3\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \digit_location_3_V_3_reg_4868[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \digit_location_3_V_3_reg_4868[1]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \digit_location_3_V_3_reg_4868[3]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \digit_location_3_V_3_reg_4868[4]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \digit_location_3_V_3_reg_4868[5]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \digit_location_3_V_3_reg_4868[6]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \digit_location_3_V_3_reg_4868[7]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_456[0]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_456[1]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_456[2]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_456[3]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_456[4]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_456[5]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_456[6]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_456[7]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \digit_location_3_V_s_reg_456[7]_i_2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \digit_location_4_V_3_reg_4857[0]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \digit_location_4_V_3_reg_4857[1]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \digit_location_4_V_3_reg_4857[3]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \digit_location_4_V_3_reg_4857[4]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \digit_location_4_V_3_reg_4857[5]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \digit_location_4_V_3_reg_4857[6]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \digit_location_4_V_3_reg_4857[7]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_444[0]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_444[1]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_444[2]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_444[3]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_444[4]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_444[5]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_444[6]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_444[7]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \digit_location_4_V_s_reg_444[7]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \digit_location_5_V_3_reg_4846[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \digit_location_5_V_3_reg_4846[1]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \digit_location_5_V_3_reg_4846[3]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \digit_location_5_V_3_reg_4846[4]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \digit_location_5_V_3_reg_4846[5]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \digit_location_5_V_3_reg_4846[6]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \digit_location_5_V_3_reg_4846[7]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_432[0]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_432[1]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_432[2]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_432[3]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_432[4]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_432[5]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_432[6]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \digit_location_5_V_s_reg_432[7]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \digit_location_6_V_3_reg_4835[0]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \digit_location_6_V_3_reg_4835[1]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \digit_location_6_V_3_reg_4835[3]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \digit_location_6_V_3_reg_4835[4]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \digit_location_6_V_3_reg_4835[5]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \digit_location_6_V_3_reg_4835[6]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \digit_location_6_V_3_reg_4835[7]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_420[0]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_420[1]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_420[2]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_420[3]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_420[4]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_420[5]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_420[6]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_420[7]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \digit_location_6_V_s_reg_420[7]_i_2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \digit_location_7_V_3_reg_4824[0]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \digit_location_7_V_3_reg_4824[1]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \digit_location_7_V_3_reg_4824[3]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \digit_location_7_V_3_reg_4824[4]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \digit_location_7_V_3_reg_4824[5]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \digit_location_7_V_3_reg_4824[6]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \digit_location_7_V_3_reg_4824[7]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \digit_location_7_V_4_reg_5375[7]_i_3\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_408[0]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_408[1]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_408[2]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_408[3]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_408[4]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_408[5]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_408[6]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_408[7]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \digit_location_7_V_s_reg_408[7]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \digit_location_8_V_3_reg_4813[0]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \digit_location_8_V_3_reg_4813[1]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \digit_location_8_V_3_reg_4813[3]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \digit_location_8_V_3_reg_4813[4]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \digit_location_8_V_3_reg_4813[6]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \digit_location_8_V_3_reg_4813[7]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \digit_location_8_V_4_reg_5320[7]_i_3\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_396[0]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_396[1]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_396[2]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_396[3]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_396[4]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_396[5]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_396[6]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_396[7]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \digit_location_8_V_s_reg_396[7]_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \digit_location_9_V_3_reg_4802[0]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \digit_location_9_V_3_reg_4802[1]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \digit_location_9_V_3_reg_4802[3]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \digit_location_9_V_3_reg_4802[4]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \digit_location_9_V_3_reg_4802[5]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \digit_location_9_V_3_reg_4802[6]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \digit_location_9_V_3_reg_4802[7]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \digit_location_9_V_4_reg_5265[7]_i_3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_384[0]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_384[1]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_384[2]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_384[3]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_384[4]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_384[5]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_384[6]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_384[7]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \digit_location_9_V_s_reg_384[7]_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \i6_0_i_i_reg_3899[2]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \i6_0_i_i_reg_3899[3]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \i6_0_i_i_reg_3899[4]_i_3\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_872[1]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_872[2]_i_1\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_872[3]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \i_0_i_i_reg_872[4]_i_2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \icmp_ln67_reg_7031[0]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \icmp_ln67_reg_7031_pp4_iter1_reg[0]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1763[1]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1763[2]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1763[3]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1763[4]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1763[7]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \j5_0_i_i_reg_1763[8]_i_2\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4725[1]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4725[2]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4725[3]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4725[4]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4725[7]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \j7_0_i_i_reg_4725[8]_i_2\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \j_0_i_i_reg_301[0]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \j_0_i_i_reg_301[1]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \j_0_i_i_reg_301[5]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \j_0_i_i_reg_301[6]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_10\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_11\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_12\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_13\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_14\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_15\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_16\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_17\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_18\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_19\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_20\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_21\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_22\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_23\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_24\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[3]_i_9\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_10\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_11\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_12\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_13\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_14\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_15\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_16\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_17\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_18\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_19\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_20\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_21\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_22\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_23\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_24\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[4]_i_9\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_10\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_11\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_12\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_13\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_14\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_15\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_16\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_17\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_18\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_19\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_2\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_20\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_21\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_22\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_23\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_24\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[5]_i_9\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_10\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_11\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_12\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_13\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_14\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_15\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_16\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_17\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_18\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_19\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_20\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_21\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_22\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_23\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[6]_i_9\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_11\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_12\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_13\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_14\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_15\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_16\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_17\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_18\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_19\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_20\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_21\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_22\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_23\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_24\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_25\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \location_curr_V_reg_7056[7]_i_3\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \op2_assign_i_reg_684[2]_i_1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \op2_assign_i_reg_684[3]_i_1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \op2_assign_i_reg_684[4]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \op2_assign_i_reg_684[5]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \p_0149_0_i_i_reg_4923[0]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \p_0149_0_i_i_reg_4923[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \p_0149_0_i_i_reg_4923[2]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \p_0149_0_i_i_reg_4923[3]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_11\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_12\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_13\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_14\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_15\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_16\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_17\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_18\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_19\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_20\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_21\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_22\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_23\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_24\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_25\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[0]_i_26\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_18\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_19\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_20\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_21\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_22\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_23\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_24\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_25\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_26\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_27\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_28\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_29\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_30\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_31\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_32\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_33\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_34\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_35\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_36\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_37\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_38\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_39\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_40\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_41\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_42\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_43\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_44\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_45\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_46\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_47\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_48\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_49\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_6\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \re_sort_location_las_1_reg_7071[5]_i_7\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_13\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_27\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_28\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_29\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_3\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_30\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_31\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_34\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_37\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_50\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_51\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_52\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_53\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \re_sort_location_las_reg_3734[7]_i_55\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \tptr[0]_i_1__3\ : label is "soft_lutpair509";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \j5_0_i_i_reg_1763_reg[8]_0\(8 downto 0) <= \^j5_0_i_i_reg_1763_reg[8]_0\(8 downto 0);
  \j7_0_i_i_reg_4725_reg[8]_0\(5 downto 0) <= \^j7_0_i_i_reg_4725_reg[8]_0\(5 downto 0);
  j_0_i_i_reg_301_reg(0) <= \^j_0_i_i_reg_301_reg\(0);
  \location_curr_V_reg_7056_reg[7]_0\(7 downto 0) <= \^location_curr_v_reg_7056_reg[7]_0\(7 downto 0);
  \op2_assign_i_reg_684_reg[5]_0\(0) <= \^op2_assign_i_reg_684_reg[5]_0\(0);
  sort_U0_ap_done <= \^sort_u0_ap_done\;
  sort_U0_ap_ready <= \^sort_u0_ap_ready\;
  sort_U0_in_value_V_address0(7 downto 0) <= \^sort_u0_in_value_v_address0\(7 downto 0);
  sort_U0_in_value_V_ce0 <= \^sort_u0_in_value_v_ce0\;
  sort_U0_out_value_V_ce0 <= \^sort_u0_out_value_v_ce0\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^sort_u0_ap_ready\,
      I1 => ap_done_reg_0,
      I2 => extLd8_loc_channel_empty_n,
      I3 => filtered_frequency_V_t_empty_n,
      I4 => filtered_value_V_t_empty_n,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I1 => \^q\(1),
      O => \^sort_u0_ap_ready\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FABA"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_enable_reg_pp4_iter1,
      I2 => ap_CS_fsm_pp4_stage0,
      I3 => ap_enable_reg_pp4_iter0,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => ap_enable_reg_pp4_iter0,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => ap_NS_fsm152_out,
      I1 => CO(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => CO(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => clear,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_NS_fsm149_out,
      I1 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I2 => \^q\(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_0_i_i_reg_872_reg(4),
      I2 => i_0_i_i_reg_872_reg(2),
      I3 => i_0_i_i_reg_872_reg(1),
      I4 => i_0_i_i_reg_872_reg(0),
      I5 => i_0_i_i_reg_872_reg(3),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_enable_reg_pp2_iter2,
      I2 => ap_enable_reg_pp2_iter1,
      I3 => ap_CS_fsm_pp2_stage0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => ap_enable_reg_pp2_iter1,
      I2 => ap_enable_reg_pp2_iter2,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_NS_fsm147_out,
      I1 => ap_CS_fsm_state11,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(3),
      I1 => i6_0_i_i_reg_3899_reg(2),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(4),
      I5 => ap_CS_fsm_state12,
      O => \ap_CS_fsm[9]_i_1_n_7\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_pp4_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state17,
      R => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => clear,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp2_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state11,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state12,
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[9]_i_1_n_7\,
      Q => ap_CS_fsm_state13,
      R => SS(0)
    );
\ap_done_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_done_reg_0,
      I1 => \^q\(1),
      I2 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      O => \^sort_u0_ap_done\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => CO(0),
      I2 => ap_NS_fsm152_out,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_7\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_7\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => CO(0),
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_7\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_7\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => \icmp_ln40_reg_6981_reg[0]_0\(0),
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => ap_CS_fsm_state7,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp2_iter0_i_1_n_7
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_7,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0,
      Q => ap_enable_reg_pp2_iter1,
      R => SS(0)
    );
ap_enable_reg_pp2_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1,
      Q => ap_enable_reg_pp2_iter2,
      R => SS(0)
    );
ap_enable_reg_pp4_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77700000"
    )
        port map (
      I0 => ap_CS_fsm_pp4_stage0,
      I1 => \zext_ln69_reg_7040_reg[0]_0\(0),
      I2 => ap_CS_fsm_state13,
      I3 => ap_enable_reg_pp4_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp4_iter0_i_1_n_7
    );
ap_enable_reg_pp4_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp4_iter0_i_1_n_7,
      Q => ap_enable_reg_pp4_iter0,
      R => '0'
    );
ap_enable_reg_pp4_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp4_iter0,
      Q => ap_enable_reg_pp4_iter1,
      R => SS(0)
    );
ap_enable_reg_pp4_iter2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter0,
      I1 => ap_enable_reg_pp4_iter1,
      O => ap_enable_reg_pp4_iter2_i_1_n_7
    );
ap_enable_reg_pp4_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp4_iter2_i_1_n_7,
      Q => \^sort_u0_out_value_v_ce0\,
      R => SS(0)
    );
ap_sync_reg_channel_write_sorted_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222A00000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_sorted_0,
      I1 => \^sort_u0_ap_done\,
      I2 => ap_sync_reg_channel_write_sorted_0_reg_2,
      I3 => sorted_1_i_full_n,
      I4 => sorted_0_i_full_n,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_sorted_0_reg
    );
ap_sync_reg_channel_write_sorted_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030747000000000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_sorted_0,
      I1 => \^sort_u0_ap_done\,
      I2 => ap_sync_reg_channel_write_sorted_0_reg_2,
      I3 => sorted_1_i_full_n,
      I4 => sorted_0_i_full_n,
      I5 => ap_rst_n,
      O => ap_sync_reg_channel_write_sorted_0_reg_0
    );
\count[1]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5777"
    )
        port map (
      I0 => sorted_0_i_full_n,
      I1 => ap_done_reg_0,
      I2 => \^q\(1),
      I3 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I4 => ap_sync_reg_channel_write_sorted_0,
      O => full_n_reg
    );
\count[1]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5777"
    )
        port map (
      I0 => sorted_1_i_full_n,
      I1 => ap_done_reg_0,
      I2 => \^q\(1),
      I3 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I4 => ap_sync_reg_channel_write_sorted_0_reg_2,
      O => full_n_reg_0
    );
current_digit_V_U: entity work.design_1_huffman_encoding_0_1_sort_current_digifYi
     port map (
      D(7 downto 0) => re_sort_location_las_1_fu_6910_p2(7 downto 0),
      DOADO(3 downto 0) => current_digit_V_q0(3 downto 0),
      E(0) => current_digit_V_we0,
      Q(7 downto 3) => \^j7_0_i_i_reg_4725_reg[8]_0\(4 downto 0),
      Q(2 downto 0) => j7_0_i_i_reg_4725_reg(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter2 => ap_enable_reg_pp2_iter2,
      ap_enable_reg_pp4_iter0 => ap_enable_reg_pp4_iter0,
      ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(2 downto 0) => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(2 downto 0),
      digit_V_reg_7007(3 downto 0) => digit_V_reg_7007(3 downto 0),
      \location_curr_V_reg_7056_reg[3]\ => \location_curr_V_reg_7056[3]_i_2_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_3\ => \location_curr_V_reg_7056[3]_i_9_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_3_0\ => \location_curr_V_reg_7056[3]_i_10_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_3_1\ => \location_curr_V_reg_7056[3]_i_11_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_3_2\ => \location_curr_V_reg_7056[3]_i_12_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_3_3\ => \location_curr_V_reg_7056[3]_i_13_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_3_4\ => \location_curr_V_reg_7056[3]_i_14_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_3_5\ => \location_curr_V_reg_7056[3]_i_15_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_3_6\ => \location_curr_V_reg_7056[3]_i_16_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_4\ => \location_curr_V_reg_7056[3]_i_21_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_4_0\ => \location_curr_V_reg_7056[3]_i_22_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_4_1\ => \location_curr_V_reg_7056[3]_i_23_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_4_2\ => \location_curr_V_reg_7056[3]_i_24_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_4_3\ => \location_curr_V_reg_7056[3]_i_17_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_4_4\ => \location_curr_V_reg_7056[3]_i_18_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_4_5\ => \location_curr_V_reg_7056[3]_i_19_n_7\,
      \location_curr_V_reg_7056_reg[3]_i_4_6\ => \location_curr_V_reg_7056[3]_i_20_n_7\,
      \location_curr_V_reg_7056_reg[4]\ => \location_curr_V_reg_7056[4]_i_2_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_3\ => \location_curr_V_reg_7056[4]_i_9_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_3_0\ => \location_curr_V_reg_7056[4]_i_10_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_3_1\ => \location_curr_V_reg_7056[4]_i_11_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_3_2\ => \location_curr_V_reg_7056[4]_i_12_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_3_3\ => \location_curr_V_reg_7056[4]_i_13_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_3_4\ => \location_curr_V_reg_7056[4]_i_14_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_3_5\ => \location_curr_V_reg_7056[4]_i_15_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_3_6\ => \location_curr_V_reg_7056[4]_i_16_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_4\ => \location_curr_V_reg_7056[4]_i_17_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_4_0\ => \location_curr_V_reg_7056[4]_i_18_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_4_1\ => \location_curr_V_reg_7056[4]_i_19_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_4_2\ => \location_curr_V_reg_7056[4]_i_20_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_4_3\ => \location_curr_V_reg_7056[4]_i_21_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_4_4\ => \location_curr_V_reg_7056[4]_i_22_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_4_5\ => \location_curr_V_reg_7056[4]_i_23_n_7\,
      \location_curr_V_reg_7056_reg[4]_i_4_6\ => \location_curr_V_reg_7056[4]_i_24_n_7\,
      \location_curr_V_reg_7056_reg[5]\ => \location_curr_V_reg_7056[5]_i_2_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_3\ => \location_curr_V_reg_7056[5]_i_9_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_3_0\ => \location_curr_V_reg_7056[5]_i_10_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_3_1\ => \location_curr_V_reg_7056[5]_i_11_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_3_2\ => \location_curr_V_reg_7056[5]_i_12_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_3_3\ => \location_curr_V_reg_7056[5]_i_13_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_3_4\ => \location_curr_V_reg_7056[5]_i_14_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_3_5\ => \location_curr_V_reg_7056[5]_i_15_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_3_6\ => \location_curr_V_reg_7056[5]_i_16_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_4\ => \location_curr_V_reg_7056[5]_i_21_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_4_0\ => \location_curr_V_reg_7056[5]_i_22_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_4_1\ => \location_curr_V_reg_7056[5]_i_23_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_4_2\ => \location_curr_V_reg_7056[5]_i_24_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_4_3\ => \location_curr_V_reg_7056[5]_i_17_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_4_4\ => \location_curr_V_reg_7056[5]_i_18_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_4_5\ => \location_curr_V_reg_7056[5]_i_19_n_7\,
      \location_curr_V_reg_7056_reg[5]_i_4_6\ => \location_curr_V_reg_7056[5]_i_20_n_7\,
      \location_curr_V_reg_7056_reg[6]\ => \location_curr_V_reg_7056[6]_i_2_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_3\ => \location_curr_V_reg_7056[6]_i_13_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_3_0\ => \location_curr_V_reg_7056[6]_i_14_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_3_1\ => \location_curr_V_reg_7056[6]_i_15_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_3_2\ => \location_curr_V_reg_7056[6]_i_16_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_3_3\ => \location_curr_V_reg_7056[6]_i_9_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_3_4\ => \location_curr_V_reg_7056[6]_i_10_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_3_5\ => \location_curr_V_reg_7056[6]_i_11_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_3_6\ => \location_curr_V_reg_7056[6]_i_12_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_4\ => \location_curr_V_reg_7056[6]_i_17_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_4_0\ => \location_curr_V_reg_7056[6]_i_18_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_4_1\ => \location_curr_V_reg_7056[6]_i_19_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_4_2\ => \location_curr_V_reg_7056[6]_i_20_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_4_3\ => \location_curr_V_reg_7056[6]_i_21_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_4_4\ => \location_curr_V_reg_7056[6]_i_22_n_7\,
      \location_curr_V_reg_7056_reg[6]_i_4_5\ => \location_curr_V_reg_7056[6]_i_23_n_7\,
      \location_curr_V_reg_7056_reg[7]\ => \location_curr_V_reg_7056[7]_i_3_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_5\ => \location_curr_V_reg_7056[7]_i_11_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_5_0\ => \location_curr_V_reg_7056[7]_i_12_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_5_1\ => \location_curr_V_reg_7056[7]_i_13_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_5_2\ => \location_curr_V_reg_7056[7]_i_14_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_5_3\ => \location_curr_V_reg_7056[7]_i_15_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_5_4\ => \location_curr_V_reg_7056[7]_i_16_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_5_5\ => \location_curr_V_reg_7056[7]_i_17_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_5_6\ => \location_curr_V_reg_7056[7]_i_18_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_6\(1) => \digit_location_0_V_s_reg_4901[7]_i_1_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_6\(0) => \digit_location_0_V_s_reg_4901[6]_i_1_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_6_0\ => \location_curr_V_reg_7056[7]_i_19_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_6_1\ => \location_curr_V_reg_7056[7]_i_20_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_6_2\ => \location_curr_V_reg_7056[7]_i_21_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_6_3\ => \location_curr_V_reg_7056[7]_i_22_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_6_4\ => \location_curr_V_reg_7056[7]_i_23_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_6_5\ => \location_curr_V_reg_7056[7]_i_24_n_7\,
      \location_curr_V_reg_7056_reg[7]_i_6_6\ => \location_curr_V_reg_7056[7]_i_25_n_7\,
      ram_reg(7) => current_digit_V_U_n_20,
      ram_reg(6) => current_digit_V_U_n_21,
      ram_reg(5) => current_digit_V_U_n_22,
      ram_reg(4) => current_digit_V_U_n_23,
      ram_reg(3) => current_digit_V_U_n_24,
      ram_reg(2) => current_digit_V_U_n_25,
      ram_reg(1) => current_digit_V_U_n_26,
      ram_reg(0) => current_digit_V_U_n_27,
      ram_reg_0(0) => ap_CS_fsm_pp4_stage0,
      ram_reg_1(7 downto 0) => zext_ln43_reg_6990_pp2_iter1_reg_reg(7 downto 0),
      ram_reg_2 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      \re_sort_location_las_1_reg_7071_reg[0]\ => \re_sort_location_las_1_reg_7071[0]_i_2_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_0\(1) => p_0149_0_i_i_reg_4923(3),
      \re_sort_location_las_1_reg_7071_reg[0]_0\(0) => p_0149_0_i_i_reg_4923(0),
      \re_sort_location_las_1_reg_7071_reg[0]_1\ => sorting_frequency_V_U_n_49,
      \re_sort_location_las_1_reg_7071_reg[0]_2\(1) => digit_V_1_reg_7051(3),
      \re_sort_location_las_1_reg_7071_reg[0]_2\(0) => digit_V_1_reg_7051(0),
      \re_sort_location_las_1_reg_7071_reg[0]_i_5\ => \re_sort_location_las_1_reg_7071[0]_i_15_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_0\ => \re_sort_location_las_1_reg_7071[0]_i_16_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_1\ => \re_sort_location_las_1_reg_7071[0]_i_17_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_2\ => \re_sort_location_las_1_reg_7071[0]_i_18_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_3\ => \re_sort_location_las_1_reg_7071[0]_i_11_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_4\ => \re_sort_location_las_1_reg_7071[0]_i_12_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_5\ => \re_sort_location_las_1_reg_7071[0]_i_13_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_5_6\ => \re_sort_location_las_1_reg_7071[0]_i_14_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6\ => \re_sort_location_las_1_reg_7071[0]_i_19_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_0\ => \re_sort_location_las_1_reg_7071[0]_i_20_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_1\ => \re_sort_location_las_1_reg_7071[0]_i_21_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_2\ => \re_sort_location_las_1_reg_7071[0]_i_22_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_3\ => \re_sort_location_las_1_reg_7071[0]_i_23_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_4\ => \re_sort_location_las_1_reg_7071[0]_i_24_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_5\ => \re_sort_location_las_1_reg_7071[0]_i_25_n_7\,
      \re_sort_location_las_1_reg_7071_reg[0]_i_6_6\ => \re_sort_location_las_1_reg_7071[0]_i_26_n_7\,
      \re_sort_location_las_1_reg_7071_reg[2]\ => \re_sort_location_las_1_reg_7071[5]_i_7_n_7\,
      \re_sort_location_las_1_reg_7071_reg[2]_0\ => \re_sort_location_las_1_reg_7071[5]_i_6_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4\ => \re_sort_location_las_1_reg_7071[5]_i_18_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_0\ => \re_sort_location_las_1_reg_7071[5]_i_19_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_1\ => \re_sort_location_las_1_reg_7071[5]_i_20_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_2\ => \re_sort_location_las_1_reg_7071[5]_i_21_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_3\ => \re_sort_location_las_1_reg_7071[5]_i_22_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_4\ => \re_sort_location_las_1_reg_7071[5]_i_23_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_5\ => \re_sort_location_las_1_reg_7071[5]_i_24_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_4_6\ => \re_sort_location_las_1_reg_7071[5]_i_25_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5\ => \re_sort_location_las_1_reg_7071[5]_i_26_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_0\ => \re_sort_location_las_1_reg_7071[5]_i_27_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_1\ => \re_sort_location_las_1_reg_7071[5]_i_28_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_2\ => \re_sort_location_las_1_reg_7071[5]_i_29_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_3\ => \re_sort_location_las_1_reg_7071[5]_i_30_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_4\ => \re_sort_location_las_1_reg_7071[5]_i_31_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_5\ => \re_sort_location_las_1_reg_7071[5]_i_32_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_5_6\ => \re_sort_location_las_1_reg_7071[5]_i_33_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8\ => \re_sort_location_las_1_reg_7071[5]_i_38_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_0\ => \re_sort_location_las_1_reg_7071[5]_i_39_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_1\ => \re_sort_location_las_1_reg_7071[5]_i_40_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_2\ => \re_sort_location_las_1_reg_7071[5]_i_41_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_3\ => \re_sort_location_las_1_reg_7071[5]_i_34_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_4\ => \re_sort_location_las_1_reg_7071[5]_i_35_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_5\ => \re_sort_location_las_1_reg_7071[5]_i_36_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_8_6\ => \re_sort_location_las_1_reg_7071[5]_i_37_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9\ => \re_sort_location_las_1_reg_7071[5]_i_42_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_0\ => \re_sort_location_las_1_reg_7071[5]_i_43_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_1\ => \re_sort_location_las_1_reg_7071[5]_i_44_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_2\ => \re_sort_location_las_1_reg_7071[5]_i_45_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_3\ => \re_sort_location_las_1_reg_7071[5]_i_46_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_4\ => \re_sort_location_las_1_reg_7071[5]_i_47_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_5\ => \re_sort_location_las_1_reg_7071[5]_i_48_n_7\,
      \re_sort_location_las_1_reg_7071_reg[5]_i_9_6\ => \re_sort_location_las_1_reg_7071[5]_i_49_n_7\
    );
\digit_V_1_reg_7051[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      I2 => ap_CS_fsm_pp4_stage0,
      O => digit_V_1_reg_70510
    );
\digit_V_1_reg_7051_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => current_digit_V_q0(0),
      Q => digit_V_1_reg_7051(0),
      R => '0'
    );
\digit_V_1_reg_7051_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => current_digit_V_q0(1),
      Q => digit_V_1_reg_7051(1),
      R => '0'
    );
\digit_V_1_reg_7051_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => current_digit_V_q0(2),
      Q => digit_V_1_reg_7051(2),
      R => '0'
    );
\digit_V_1_reg_7051_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => current_digit_V_q0(3),
      Q => digit_V_1_reg_7051(3),
      R => '0'
    );
\digit_V_reg_7007[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_q0(24),
      I1 => sorting_frequency_V_q0(8),
      I2 => zext_ln29_reg_6965(3),
      I3 => sorting_frequency_V_q0(16),
      I4 => zext_ln29_reg_6965(4),
      I5 => sorting_frequency_V_q0(0),
      O => \digit_V_reg_7007[0]_i_2_n_7\
    );
\digit_V_reg_7007[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_q0(28),
      I1 => sorting_frequency_V_q0(12),
      I2 => zext_ln29_reg_6965(3),
      I3 => sorting_frequency_V_q0(20),
      I4 => zext_ln29_reg_6965(4),
      I5 => sorting_frequency_V_q0(4),
      O => \digit_V_reg_7007[0]_i_3_n_7\
    );
\digit_V_reg_7007[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_q0(25),
      I1 => sorting_frequency_V_q0(9),
      I2 => zext_ln29_reg_6965(3),
      I3 => sorting_frequency_V_q0(17),
      I4 => zext_ln29_reg_6965(4),
      I5 => sorting_frequency_V_q0(1),
      O => \digit_V_reg_7007[1]_i_2_n_7\
    );
\digit_V_reg_7007[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_q0(29),
      I1 => sorting_frequency_V_q0(13),
      I2 => zext_ln29_reg_6965(3),
      I3 => sorting_frequency_V_q0(21),
      I4 => zext_ln29_reg_6965(4),
      I5 => sorting_frequency_V_q0(5),
      O => \digit_V_reg_7007[1]_i_3_n_7\
    );
\digit_V_reg_7007[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_q0(26),
      I1 => sorting_frequency_V_q0(10),
      I2 => zext_ln29_reg_6965(3),
      I3 => sorting_frequency_V_q0(18),
      I4 => zext_ln29_reg_6965(4),
      I5 => sorting_frequency_V_q0(2),
      O => \digit_V_reg_7007[2]_i_2_n_7\
    );
\digit_V_reg_7007[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_q0(30),
      I1 => sorting_frequency_V_q0(14),
      I2 => zext_ln29_reg_6965(3),
      I3 => sorting_frequency_V_q0(22),
      I4 => zext_ln29_reg_6965(4),
      I5 => sorting_frequency_V_q0(6),
      O => \digit_V_reg_7007[2]_i_3_n_7\
    );
\digit_V_reg_7007[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => zext_ln29_reg_6965(5),
      I1 => icmp_ln40_reg_6981,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1,
      O => \digit_V_reg_7007[3]_i_1_n_7\
    );
\digit_V_reg_7007[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_q0(27),
      I1 => sorting_frequency_V_q0(11),
      I2 => zext_ln29_reg_6965(3),
      I3 => sorting_frequency_V_q0(19),
      I4 => zext_ln29_reg_6965(4),
      I5 => sorting_frequency_V_q0(3),
      O => \digit_V_reg_7007[3]_i_3_n_7\
    );
\digit_V_reg_7007[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sorting_frequency_V_q0(31),
      I1 => sorting_frequency_V_q0(15),
      I2 => zext_ln29_reg_6965(3),
      I3 => sorting_frequency_V_q0(23),
      I4 => zext_ln29_reg_6965(4),
      I5 => sorting_frequency_V_q0(7),
      O => \digit_V_reg_7007[3]_i_4_n_7\
    );
\digit_V_reg_7007_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_we0,
      D => \digit_V_reg_7007_reg[0]_i_1_n_7\,
      Q => digit_V_reg_7007(0),
      R => \digit_V_reg_7007[3]_i_1_n_7\
    );
\digit_V_reg_7007_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_V_reg_7007[0]_i_2_n_7\,
      I1 => \digit_V_reg_7007[0]_i_3_n_7\,
      O => \digit_V_reg_7007_reg[0]_i_1_n_7\,
      S => zext_ln29_reg_6965(2)
    );
\digit_V_reg_7007_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_we0,
      D => \digit_V_reg_7007_reg[1]_i_1_n_7\,
      Q => digit_V_reg_7007(1),
      R => \digit_V_reg_7007[3]_i_1_n_7\
    );
\digit_V_reg_7007_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_V_reg_7007[1]_i_2_n_7\,
      I1 => \digit_V_reg_7007[1]_i_3_n_7\,
      O => \digit_V_reg_7007_reg[1]_i_1_n_7\,
      S => zext_ln29_reg_6965(2)
    );
\digit_V_reg_7007_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_we0,
      D => \digit_V_reg_7007_reg[2]_i_1_n_7\,
      Q => digit_V_reg_7007(2),
      R => \digit_V_reg_7007[3]_i_1_n_7\
    );
\digit_V_reg_7007_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_V_reg_7007[2]_i_2_n_7\,
      I1 => \digit_V_reg_7007[2]_i_3_n_7\,
      O => \digit_V_reg_7007_reg[2]_i_1_n_7\,
      S => zext_ln29_reg_6965(2)
    );
\digit_V_reg_7007_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => previous_sorting_fre_we0,
      D => \digit_V_reg_7007_reg[3]_i_2_n_7\,
      Q => digit_V_reg_7007(3),
      R => \digit_V_reg_7007[3]_i_1_n_7\
    );
\digit_V_reg_7007_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_V_reg_7007[3]_i_3_n_7\,
      I1 => \digit_V_reg_7007[3]_i_4_n_7\,
      O => \digit_V_reg_7007_reg[3]_i_2_n_7\,
      S => zext_ln29_reg_6965(2)
    );
\digit_histogram_0_V_1_reg_672_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_0_V_6_reg_3679(0),
      Q => digit_histogram_0_V_1_reg_672(0),
      R => '0'
    );
\digit_histogram_0_V_1_reg_672_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_0_V_6_reg_3679(1),
      Q => digit_histogram_0_V_1_reg_672(1),
      R => '0'
    );
\digit_histogram_0_V_1_reg_672_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_0_V_6_reg_3679(2),
      Q => digit_histogram_0_V_1_reg_672(2),
      R => '0'
    );
\digit_histogram_0_V_1_reg_672_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_0_V_6_reg_3679(3),
      Q => digit_histogram_0_V_1_reg_672(3),
      R => '0'
    );
\digit_histogram_0_V_1_reg_672_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_0_V_6_reg_3679(4),
      Q => digit_histogram_0_V_1_reg_672(4),
      R => '0'
    );
\digit_histogram_0_V_1_reg_672_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_0_V_6_reg_3679(5),
      Q => digit_histogram_0_V_1_reg_672(5),
      R => '0'
    );
\digit_histogram_0_V_1_reg_672_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_0_V_6_reg_3679(6),
      Q => digit_histogram_0_V_1_reg_672(6),
      R => '0'
    );
\digit_histogram_0_V_1_reg_672_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_0_V_6_reg_3679(7),
      Q => digit_histogram_0_V_1_reg_672(7),
      R => '0'
    );
\digit_histogram_0_V_2_reg_861[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(4),
      I1 => i_0_i_i_reg_872_reg(2),
      I2 => i_0_i_i_reg_872_reg(1),
      I3 => i_0_i_i_reg_872_reg(0),
      I4 => i_0_i_i_reg_872_reg(3),
      I5 => ap_CS_fsm_state6,
      O => digit_histogram_0_V_2_reg_861
    );
\digit_histogram_0_V_2_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_0_V_1_reg_672(0),
      Q => \digit_histogram_0_V_2_reg_861_reg_n_7_[0]\,
      R => digit_histogram_0_V_2_reg_861
    );
\digit_histogram_0_V_2_reg_861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_0_V_1_reg_672(1),
      Q => \digit_histogram_0_V_2_reg_861_reg_n_7_[1]\,
      R => digit_histogram_0_V_2_reg_861
    );
\digit_histogram_0_V_2_reg_861_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_0_V_1_reg_672(2),
      Q => \digit_histogram_0_V_2_reg_861_reg_n_7_[2]\,
      R => digit_histogram_0_V_2_reg_861
    );
\digit_histogram_0_V_2_reg_861_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_0_V_1_reg_672(3),
      Q => \digit_histogram_0_V_2_reg_861_reg_n_7_[3]\,
      R => digit_histogram_0_V_2_reg_861
    );
\digit_histogram_0_V_2_reg_861_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_0_V_1_reg_672(4),
      Q => \digit_histogram_0_V_2_reg_861_reg_n_7_[4]\,
      R => digit_histogram_0_V_2_reg_861
    );
\digit_histogram_0_V_2_reg_861_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_0_V_1_reg_672(5),
      Q => \digit_histogram_0_V_2_reg_861_reg_n_7_[5]\,
      R => digit_histogram_0_V_2_reg_861
    );
\digit_histogram_0_V_2_reg_861_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_0_V_1_reg_672(6),
      Q => \digit_histogram_0_V_2_reg_861_reg_n_7_[6]\,
      R => digit_histogram_0_V_2_reg_861
    );
\digit_histogram_0_V_2_reg_861_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_0_V_1_reg_672(7),
      Q => \digit_histogram_0_V_2_reg_861_reg_n_7_[7]\,
      R => digit_histogram_0_V_2_reg_861
    );
\digit_histogram_0_V_4_reg_1939[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_861_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_0_V_4_reg_1939[0]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1939[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_861_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_0_V_4_reg_1939[1]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1939[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_861_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_0_V_4_reg_1939[2]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1939[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_861_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_0_V_4_reg_1939[3]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1939[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_861_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_0_V_4_reg_1939[4]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1939[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_861_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_0_V_4_reg_1939[5]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1939[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_861_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_0_V_4_reg_1939[6]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1939[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I2 => p_091_0_i_i_reg_1962(3),
      I3 => p_091_0_i_i_reg_1962(2),
      I4 => p_091_0_i_i_reg_1962(1),
      I5 => \digit_histogram_14_3_reg_1785[7]_i_3_n_7\,
      O => \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7\
    );
\digit_histogram_0_V_4_reg_1939[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_0_V_2_reg_861_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_0_V_4_reg_1939[7]_i_2_n_7\
    );
\digit_histogram_0_V_4_reg_1939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7\,
      D => \digit_histogram_0_V_4_reg_1939[0]_i_1_n_7\,
      Q => \digit_histogram_0_V_4_reg_1939_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_0_V_4_reg_1939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7\,
      D => \digit_histogram_0_V_4_reg_1939[1]_i_1_n_7\,
      Q => \digit_histogram_0_V_4_reg_1939_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_0_V_4_reg_1939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7\,
      D => \digit_histogram_0_V_4_reg_1939[2]_i_1_n_7\,
      Q => \digit_histogram_0_V_4_reg_1939_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_0_V_4_reg_1939_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7\,
      D => \digit_histogram_0_V_4_reg_1939[3]_i_1_n_7\,
      Q => \digit_histogram_0_V_4_reg_1939_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_0_V_4_reg_1939_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7\,
      D => \digit_histogram_0_V_4_reg_1939[4]_i_1_n_7\,
      Q => \digit_histogram_0_V_4_reg_1939_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_0_V_4_reg_1939_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7\,
      D => \digit_histogram_0_V_4_reg_1939[5]_i_1_n_7\,
      Q => \digit_histogram_0_V_4_reg_1939_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_0_V_4_reg_1939_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7\,
      D => \digit_histogram_0_V_4_reg_1939[6]_i_1_n_7\,
      Q => \digit_histogram_0_V_4_reg_1939_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_0_V_4_reg_1939_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_0_V_4_reg_1939[7]_i_1_n_7\,
      D => \digit_histogram_0_V_4_reg_1939[7]_i_2_n_7\,
      Q => \digit_histogram_0_V_4_reg_1939_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_0_V_6_reg_3679[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7\,
      I2 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[0]\,
      O => \digit_histogram_0_V_6_reg_3679[0]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3679[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7\,
      I2 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[1]\,
      O => \digit_histogram_0_V_6_reg_3679[1]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3679[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7\,
      I2 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[2]\,
      O => \digit_histogram_0_V_6_reg_3679[2]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3679[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7\,
      I2 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[3]\,
      O => \digit_histogram_0_V_6_reg_3679[3]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3679[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7\,
      I2 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[4]\,
      O => \digit_histogram_0_V_6_reg_3679[4]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3679[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7\,
      I2 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[5]\,
      O => \digit_histogram_0_V_6_reg_3679[5]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3679[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7\,
      I2 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[6]\,
      O => \digit_histogram_0_V_6_reg_3679[6]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3679[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7\,
      I2 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[7]\,
      O => \digit_histogram_0_V_6_reg_3679[7]_i_1_n_7\
    );
\digit_histogram_0_V_6_reg_3679[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(2),
      I1 => ap_CS_fsm_state11,
      I2 => p_091_0_i_i_reg_1962(3),
      I3 => p_091_0_i_i_reg_1962(1),
      I4 => p_091_0_i_i_reg_1962(0),
      O => \digit_histogram_0_V_6_reg_3679[7]_i_2_n_7\
    );
\digit_histogram_0_V_6_reg_3679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_0_V_6_reg_3679[0]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3679(0),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_0_V_6_reg_3679[1]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3679(1),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_0_V_6_reg_3679[2]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3679(2),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_0_V_6_reg_3679[3]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3679(3),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_0_V_6_reg_3679[4]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3679(4),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3679_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_0_V_6_reg_3679[5]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3679(5),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3679_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_0_V_6_reg_3679[6]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3679(6),
      R => '0'
    );
\digit_histogram_0_V_6_reg_3679_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_0_V_6_reg_3679[7]_i_1_n_7\,
      Q => digit_histogram_0_V_6_reg_3679(7),
      R => '0'
    );
\digit_histogram_0_V_reg_1950[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_3_n_7\,
      O => compute_histogram_hi_fu_6761_p2(0)
    );
\digit_histogram_0_V_reg_1950[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_3_n_7\,
      O => compute_histogram_hi_fu_6761_p2(1)
    );
\digit_histogram_0_V_reg_1950[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_3_n_7\,
      I2 => \digit_histogram_0_V_reg_1950[5]_i_5_n_7\,
      O => compute_histogram_hi_fu_6761_p2(2)
    );
\digit_histogram_0_V_reg_1950[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F7"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_3_n_7\,
      I2 => \digit_histogram_0_V_reg_1950[5]_i_5_n_7\,
      I3 => \digit_histogram_0_V_reg_1950[5]_i_4_n_7\,
      O => compute_histogram_hi_fu_6761_p2(3)
    );
\digit_histogram_0_V_reg_1950[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008FFF7"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_3_n_7\,
      I2 => \digit_histogram_0_V_reg_1950[5]_i_5_n_7\,
      I3 => \digit_histogram_0_V_reg_1950[5]_i_4_n_7\,
      I4 => \digit_histogram_0_V_reg_1950[5]_i_6_n_7\,
      O => compute_histogram_hi_fu_6761_p2(4)
    );
\digit_histogram_0_V_reg_1950[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFFF7"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_3_n_7\,
      I2 => \digit_histogram_0_V_reg_1950[5]_i_4_n_7\,
      I3 => \digit_histogram_0_V_reg_1950[5]_i_5_n_7\,
      I4 => \digit_histogram_0_V_reg_1950[5]_i_6_n_7\,
      I5 => \digit_histogram_0_V_reg_1950[5]_i_7_n_7\,
      O => compute_histogram_hi_fu_6761_p2(5)
    );
\digit_histogram_0_V_reg_1950[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_0_V_reg_1950[7]_i_4_n_7\,
      I2 => \digit_histogram_0_V_reg_1950_reg[5]_i_8_n_7\,
      I3 => digit_V_reg_7007(3),
      I4 => \digit_histogram_0_V_reg_1950_reg[5]_i_9_n_7\,
      O => \digit_histogram_0_V_reg_1950[5]_i_2_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \digit_histogram_11_3_reg_1818_reg_n_7_[1]\,
      I1 => \digit_histogram_10_3_reg_1829_reg_n_7_[1]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[1]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[1]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_20_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \digit_histogram_15_3_reg_1774_reg_n_7_[1]\,
      I1 => \digit_histogram_14_3_reg_1785_reg_n_7_[1]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_13_3_reg_1796_reg_n_7_[1]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_12_3_reg_1807_reg_n_7_[1]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_21_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[1]\,
      I1 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[1]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[1]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[1]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_22_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[1]\,
      I1 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[1]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[1]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[1]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_23_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \digit_histogram_11_3_reg_1818_reg_n_7_[0]\,
      I1 => \digit_histogram_10_3_reg_1829_reg_n_7_[0]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[0]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[0]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_24_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \digit_histogram_15_3_reg_1774_reg_n_7_[0]\,
      I1 => \digit_histogram_14_3_reg_1785_reg_n_7_[0]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_13_3_reg_1796_reg_n_7_[0]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_12_3_reg_1807_reg_n_7_[0]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_25_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[0]\,
      I1 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[0]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[0]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[0]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_26_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[0]\,
      I1 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[0]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[0]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[0]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_27_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_11_3_reg_1818_reg_n_7_[3]\,
      I1 => \digit_histogram_10_3_reg_1829_reg_n_7_[3]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[3]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[3]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_28_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_15_3_reg_1774_reg_n_7_[3]\,
      I1 => \digit_histogram_14_3_reg_1785_reg_n_7_[3]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_13_3_reg_1796_reg_n_7_[3]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_12_3_reg_1807_reg_n_7_[3]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_29_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAACFC0"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_0_V_reg_1950_reg[5]_i_10_n_7\,
      I2 => digit_V_reg_7007(3),
      I3 => \digit_histogram_0_V_reg_1950_reg[5]_i_11_n_7\,
      I4 => \digit_histogram_0_V_reg_1950[7]_i_4_n_7\,
      O => \digit_histogram_0_V_reg_1950[5]_i_3_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[3]\,
      I1 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[3]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[3]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[3]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_30_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[3]\,
      I1 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[3]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[3]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[3]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_31_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_11_3_reg_1818_reg_n_7_[2]\,
      I1 => \digit_histogram_10_3_reg_1829_reg_n_7_[2]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[2]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[2]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_32_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_15_3_reg_1774_reg_n_7_[2]\,
      I1 => \digit_histogram_14_3_reg_1785_reg_n_7_[2]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_13_3_reg_1796_reg_n_7_[2]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_12_3_reg_1807_reg_n_7_[2]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_33_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[2]\,
      I1 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[2]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[2]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[2]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_34_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[2]\,
      I1 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[2]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[2]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[2]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_35_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_11_3_reg_1818_reg_n_7_[4]\,
      I1 => \digit_histogram_10_3_reg_1829_reg_n_7_[4]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[4]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[4]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_36_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_15_3_reg_1774_reg_n_7_[4]\,
      I1 => \digit_histogram_14_3_reg_1785_reg_n_7_[4]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_13_3_reg_1796_reg_n_7_[4]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_12_3_reg_1807_reg_n_7_[4]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_37_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[4]\,
      I1 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[4]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[4]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[4]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_38_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[4]\,
      I1 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[4]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[4]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[4]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_39_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_0_V_reg_1950[7]_i_4_n_7\,
      I2 => \digit_histogram_0_V_reg_1950_reg[5]_i_12_n_7\,
      I3 => digit_V_reg_7007(3),
      I4 => \digit_histogram_0_V_reg_1950_reg[5]_i_13_n_7\,
      O => \digit_histogram_0_V_reg_1950[5]_i_4_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_11_3_reg_1818_reg_n_7_[5]\,
      I1 => \digit_histogram_10_3_reg_1829_reg_n_7_[5]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[5]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[5]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_40_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_15_3_reg_1774_reg_n_7_[5]\,
      I1 => \digit_histogram_14_3_reg_1785_reg_n_7_[5]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_13_3_reg_1796_reg_n_7_[5]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_12_3_reg_1807_reg_n_7_[5]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_41_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[5]\,
      I1 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[5]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[5]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[5]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_42_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[5]\,
      I1 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[5]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[5]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[5]\,
      O => \digit_histogram_0_V_reg_1950[5]_i_43_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_0_V_reg_1950[7]_i_4_n_7\,
      I2 => \digit_histogram_0_V_reg_1950_reg[5]_i_14_n_7\,
      I3 => digit_V_reg_7007(3),
      I4 => \digit_histogram_0_V_reg_1950_reg[5]_i_15_n_7\,
      O => \digit_histogram_0_V_reg_1950[5]_i_5_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_0_V_reg_1950[7]_i_4_n_7\,
      I2 => \digit_histogram_0_V_reg_1950_reg[5]_i_16_n_7\,
      I3 => digit_V_reg_7007(3),
      I4 => \digit_histogram_0_V_reg_1950_reg[5]_i_17_n_7\,
      O => \digit_histogram_0_V_reg_1950[5]_i_6_n_7\
    );
\digit_histogram_0_V_reg_1950[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_0_V_reg_1950[7]_i_4_n_7\,
      I2 => \digit_histogram_0_V_reg_1950_reg[5]_i_18_n_7\,
      I3 => digit_V_reg_7007(3),
      I4 => \digit_histogram_0_V_reg_1950_reg[5]_i_19_n_7\,
      O => \digit_histogram_0_V_reg_1950[5]_i_7_n_7\
    );
\digit_histogram_0_V_reg_1950[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1950[7]_i_3_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[7]_i_2_n_7\,
      O => compute_histogram_hi_fu_6761_p2(6)
    );
\digit_histogram_0_V_reg_1950[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E111EE1E"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1950[7]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[7]_i_3_n_7\,
      I2 => \digit_histogram_0_V_reg_1950[7]_i_4_n_7\,
      I3 => digit_histogram_0_V_reg_1950_reg(7),
      I4 => \digit_histogram_0_V_reg_1950_reg[7]_i_5_n_7\,
      O => compute_histogram_hi_fu_6761_p2(7)
    );
\digit_histogram_0_V_reg_1950[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_11_3_reg_1818_reg_n_7_[6]\,
      I1 => \digit_histogram_10_3_reg_1829_reg_n_7_[6]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[6]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[6]\,
      O => \digit_histogram_0_V_reg_1950[7]_i_11_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_15_3_reg_1774_reg_n_7_[6]\,
      I1 => \digit_histogram_14_3_reg_1785_reg_n_7_[6]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_13_3_reg_1796_reg_n_7_[6]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_12_3_reg_1807_reg_n_7_[6]\,
      O => \digit_histogram_0_V_reg_1950[7]_i_12_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[6]\,
      I1 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[6]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[6]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[6]\,
      O => \digit_histogram_0_V_reg_1950[7]_i_13_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[6]\,
      I1 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[6]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[6]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[6]\,
      O => \digit_histogram_0_V_reg_1950[7]_i_14_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[7]\,
      I1 => \digit_histogram_0_V_4_reg_1939_reg_n_7_[7]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[7]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[7]\,
      O => \digit_histogram_0_V_reg_1950[7]_i_15_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[7]\,
      I1 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[7]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[7]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[7]\,
      O => \digit_histogram_0_V_reg_1950[7]_i_16_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[7]\,
      I1 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[7]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_11_3_reg_1818_reg_n_7_[7]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_10_3_reg_1829_reg_n_7_[7]\,
      O => \digit_histogram_0_V_reg_1950[7]_i_17_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \digit_histogram_13_3_reg_1796_reg_n_7_[7]\,
      I1 => \digit_histogram_12_3_reg_1807_reg_n_7_[7]\,
      I2 => digit_V_reg_7007(1),
      I3 => \digit_histogram_15_3_reg_1774_reg_n_7_[7]\,
      I4 => digit_V_reg_7007(0),
      I5 => \digit_histogram_14_3_reg_1785_reg_n_7_[7]\,
      O => \digit_histogram_0_V_reg_1950[7]_i_18_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_0_V_reg_1950[7]_i_4_n_7\,
      I2 => \digit_histogram_0_V_reg_1950_reg[7]_i_6_n_7\,
      I3 => digit_V_reg_7007(3),
      I4 => \digit_histogram_0_V_reg_1950_reg[7]_i_7_n_7\,
      O => \digit_histogram_0_V_reg_1950[7]_i_2_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_2_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_3_n_7\,
      I2 => \digit_histogram_0_V_reg_1950[5]_i_6_n_7\,
      I3 => \digit_histogram_0_V_reg_1950[5]_i_5_n_7\,
      I4 => \digit_histogram_0_V_reg_1950[5]_i_4_n_7\,
      I5 => \digit_histogram_0_V_reg_1950[5]_i_7_n_7\,
      O => \digit_histogram_0_V_reg_1950[7]_i_3_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => digit_V_reg_7007(0),
      I1 => p_091_0_i_i_reg_1962(0),
      I2 => digit_V_reg_7007(1),
      I3 => p_091_0_i_i_reg_1962(1),
      I4 => \digit_histogram_0_V_reg_1950[7]_i_8_n_7\,
      O => \digit_histogram_0_V_reg_1950[7]_i_4_n_7\
    );
\digit_histogram_0_V_reg_1950[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(2),
      I1 => digit_V_reg_7007(2),
      I2 => p_091_0_i_i_reg_1962(3),
      I3 => digit_V_reg_7007(3),
      O => \digit_histogram_0_V_reg_1950[7]_i_8_n_7\
    );
\digit_histogram_0_V_reg_1950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => compute_histogram_hi_fu_6761_p2(0),
      Q => digit_histogram_0_V_reg_1950_reg(0),
      R => ap_CS_fsm_state7
    );
\digit_histogram_0_V_reg_1950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => compute_histogram_hi_fu_6761_p2(1),
      Q => digit_histogram_0_V_reg_1950_reg(1),
      R => ap_CS_fsm_state7
    );
\digit_histogram_0_V_reg_1950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => compute_histogram_hi_fu_6761_p2(2),
      Q => digit_histogram_0_V_reg_1950_reg(2),
      R => ap_CS_fsm_state7
    );
\digit_histogram_0_V_reg_1950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => compute_histogram_hi_fu_6761_p2(3),
      Q => digit_histogram_0_V_reg_1950_reg(3),
      R => ap_CS_fsm_state7
    );
\digit_histogram_0_V_reg_1950_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => compute_histogram_hi_fu_6761_p2(4),
      Q => digit_histogram_0_V_reg_1950_reg(4),
      R => ap_CS_fsm_state7
    );
\digit_histogram_0_V_reg_1950_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => compute_histogram_hi_fu_6761_p2(5),
      Q => digit_histogram_0_V_reg_1950_reg(5),
      R => ap_CS_fsm_state7
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_24_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_25_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_10_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_26_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_27_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_11_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_28_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_29_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_12_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_30_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_31_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_13_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_32_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_33_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_14_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_34_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_35_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_15_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_36_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_37_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_16_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_38_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_39_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_17_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_40_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_41_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_18_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_42_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_43_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_19_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_20_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_21_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_8_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[5]_i_22_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[5]_i_23_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[5]_i_9_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => compute_histogram_hi_fu_6761_p2(6),
      Q => digit_histogram_0_V_reg_1950_reg(6),
      R => ap_CS_fsm_state7
    );
\digit_histogram_0_V_reg_1950_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => compute_histogram_hi_fu_6761_p2(7),
      Q => digit_histogram_0_V_reg_1950_reg(7),
      R => ap_CS_fsm_state7
    );
\digit_histogram_0_V_reg_1950_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[7]_i_17_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[7]_i_18_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[7]_i_10_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \digit_histogram_0_V_reg_1950_reg[7]_i_9_n_7\,
      I1 => \digit_histogram_0_V_reg_1950_reg[7]_i_10_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[7]_i_5_n_7\,
      S => digit_V_reg_7007(3)
    );
\digit_histogram_0_V_reg_1950_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[7]_i_11_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[7]_i_12_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[7]_i_6_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[7]_i_13_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[7]_i_14_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[7]_i_7_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_0_V_reg_1950_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \digit_histogram_0_V_reg_1950[7]_i_15_n_7\,
      I1 => \digit_histogram_0_V_reg_1950[7]_i_16_n_7\,
      O => \digit_histogram_0_V_reg_1950_reg[7]_i_9_n_7\,
      S => digit_V_reg_7007(2)
    );
\digit_histogram_10_1_reg_751[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(0),
      I1 => i_0_i_i_reg_872_reg(1),
      I2 => ap_CS_fsm_state6,
      I3 => i_0_i_i_reg_872_reg(3),
      I4 => i_0_i_i_reg_872_reg(2),
      O => digit_histogram_10_1_reg_751
    );
\digit_histogram_10_1_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_10_s_reg_552(0),
      Q => \digit_histogram_10_1_reg_751_reg_n_7_[0]\,
      R => digit_histogram_10_1_reg_751
    );
\digit_histogram_10_1_reg_751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_10_s_reg_552(1),
      Q => \digit_histogram_10_1_reg_751_reg_n_7_[1]\,
      R => digit_histogram_10_1_reg_751
    );
\digit_histogram_10_1_reg_751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_10_s_reg_552(2),
      Q => \digit_histogram_10_1_reg_751_reg_n_7_[2]\,
      R => digit_histogram_10_1_reg_751
    );
\digit_histogram_10_1_reg_751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_10_s_reg_552(3),
      Q => \digit_histogram_10_1_reg_751_reg_n_7_[3]\,
      R => digit_histogram_10_1_reg_751
    );
\digit_histogram_10_1_reg_751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_10_s_reg_552(4),
      Q => \digit_histogram_10_1_reg_751_reg_n_7_[4]\,
      R => digit_histogram_10_1_reg_751
    );
\digit_histogram_10_1_reg_751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_10_s_reg_552(5),
      Q => \digit_histogram_10_1_reg_751_reg_n_7_[5]\,
      R => digit_histogram_10_1_reg_751
    );
\digit_histogram_10_1_reg_751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_10_s_reg_552(6),
      Q => \digit_histogram_10_1_reg_751_reg_n_7_[6]\,
      R => digit_histogram_10_1_reg_751
    );
\digit_histogram_10_1_reg_751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_10_s_reg_552(7),
      Q => \digit_histogram_10_1_reg_751_reg_n_7_[7]\,
      R => digit_histogram_10_1_reg_751
    );
\digit_histogram_10_3_reg_1829[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_751_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_10_3_reg_1829[0]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1829[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_751_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_10_3_reg_1829[1]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1829[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_751_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_10_3_reg_1829[2]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1829[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_751_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_10_3_reg_1829[3]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1829[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_751_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_10_3_reg_1829[4]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1829[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_751_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_10_3_reg_1829[5]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1829[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_751_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_10_3_reg_1829[6]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1829[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(2),
      I2 => p_091_0_i_i_reg_1962(3),
      I3 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I4 => \digit_histogram_14_3_reg_1785[7]_i_3_n_7\,
      I5 => p_091_0_i_i_reg_1962(1),
      O => \digit_histogram_10_3_reg_1829[7]_i_1_n_7\
    );
\digit_histogram_10_3_reg_1829[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_10_1_reg_751_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_10_3_reg_1829[7]_i_2_n_7\
    );
\digit_histogram_10_3_reg_1829_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_10_3_reg_1829[7]_i_1_n_7\,
      D => \digit_histogram_10_3_reg_1829[0]_i_1_n_7\,
      Q => \digit_histogram_10_3_reg_1829_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_10_3_reg_1829_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_10_3_reg_1829[7]_i_1_n_7\,
      D => \digit_histogram_10_3_reg_1829[1]_i_1_n_7\,
      Q => \digit_histogram_10_3_reg_1829_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_10_3_reg_1829_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_10_3_reg_1829[7]_i_1_n_7\,
      D => \digit_histogram_10_3_reg_1829[2]_i_1_n_7\,
      Q => \digit_histogram_10_3_reg_1829_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_10_3_reg_1829_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_10_3_reg_1829[7]_i_1_n_7\,
      D => \digit_histogram_10_3_reg_1829[3]_i_1_n_7\,
      Q => \digit_histogram_10_3_reg_1829_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_10_3_reg_1829_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_10_3_reg_1829[7]_i_1_n_7\,
      D => \digit_histogram_10_3_reg_1829[4]_i_1_n_7\,
      Q => \digit_histogram_10_3_reg_1829_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_10_3_reg_1829_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_10_3_reg_1829[7]_i_1_n_7\,
      D => \digit_histogram_10_3_reg_1829[5]_i_1_n_7\,
      Q => \digit_histogram_10_3_reg_1829_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_10_3_reg_1829_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_10_3_reg_1829[7]_i_1_n_7\,
      D => \digit_histogram_10_3_reg_1829[6]_i_1_n_7\,
      Q => \digit_histogram_10_3_reg_1829_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_10_3_reg_1829_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_10_3_reg_1829[7]_i_1_n_7\,
      D => \digit_histogram_10_3_reg_1829[7]_i_2_n_7\,
      Q => \digit_histogram_10_3_reg_1829_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_10_5_reg_3129[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_10_5_reg_3129[7]_i_2_n_7\,
      I2 => \digit_histogram_10_3_reg_1829_reg_n_7_[0]\,
      O => \digit_histogram_10_5_reg_3129[0]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3129[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_10_5_reg_3129[7]_i_2_n_7\,
      I2 => \digit_histogram_10_3_reg_1829_reg_n_7_[1]\,
      O => \digit_histogram_10_5_reg_3129[1]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3129[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_10_5_reg_3129[7]_i_2_n_7\,
      I2 => \digit_histogram_10_3_reg_1829_reg_n_7_[2]\,
      O => \digit_histogram_10_5_reg_3129[2]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3129[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_10_5_reg_3129[7]_i_2_n_7\,
      I2 => \digit_histogram_10_3_reg_1829_reg_n_7_[3]\,
      O => \digit_histogram_10_5_reg_3129[3]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3129[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_10_5_reg_3129[7]_i_2_n_7\,
      I2 => \digit_histogram_10_3_reg_1829_reg_n_7_[4]\,
      O => \digit_histogram_10_5_reg_3129[4]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3129[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_10_5_reg_3129[7]_i_2_n_7\,
      I2 => \digit_histogram_10_3_reg_1829_reg_n_7_[5]\,
      O => \digit_histogram_10_5_reg_3129[5]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3129[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_10_5_reg_3129[7]_i_2_n_7\,
      I2 => \digit_histogram_10_3_reg_1829_reg_n_7_[6]\,
      O => \digit_histogram_10_5_reg_3129[6]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3129[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_10_5_reg_3129[7]_i_2_n_7\,
      I2 => \digit_histogram_10_3_reg_1829_reg_n_7_[7]\,
      O => \digit_histogram_10_5_reg_3129[7]_i_1_n_7\
    );
\digit_histogram_10_5_reg_3129[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(0),
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => ap_CS_fsm_state11,
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => p_091_0_i_i_reg_1962(2),
      O => \digit_histogram_10_5_reg_3129[7]_i_2_n_7\
    );
\digit_histogram_10_5_reg_3129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_10_5_reg_3129[0]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3129(0),
      R => '0'
    );
\digit_histogram_10_5_reg_3129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_10_5_reg_3129[1]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3129(1),
      R => '0'
    );
\digit_histogram_10_5_reg_3129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_10_5_reg_3129[2]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3129(2),
      R => '0'
    );
\digit_histogram_10_5_reg_3129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_10_5_reg_3129[3]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3129(3),
      R => '0'
    );
\digit_histogram_10_5_reg_3129_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_10_5_reg_3129[4]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3129(4),
      R => '0'
    );
\digit_histogram_10_5_reg_3129_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_10_5_reg_3129[5]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3129(5),
      R => '0'
    );
\digit_histogram_10_5_reg_3129_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_10_5_reg_3129[6]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3129(6),
      R => '0'
    );
\digit_histogram_10_5_reg_3129_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_10_5_reg_3129[7]_i_1_n_7\,
      Q => digit_histogram_10_5_reg_3129(7),
      R => '0'
    );
\digit_histogram_10_s_reg_552_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_10_5_reg_3129(0),
      Q => digit_histogram_10_s_reg_552(0),
      R => '0'
    );
\digit_histogram_10_s_reg_552_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_10_5_reg_3129(1),
      Q => digit_histogram_10_s_reg_552(1),
      R => '0'
    );
\digit_histogram_10_s_reg_552_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_10_5_reg_3129(2),
      Q => digit_histogram_10_s_reg_552(2),
      R => '0'
    );
\digit_histogram_10_s_reg_552_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_10_5_reg_3129(3),
      Q => digit_histogram_10_s_reg_552(3),
      R => '0'
    );
\digit_histogram_10_s_reg_552_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_10_5_reg_3129(4),
      Q => digit_histogram_10_s_reg_552(4),
      R => '0'
    );
\digit_histogram_10_s_reg_552_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_10_5_reg_3129(5),
      Q => digit_histogram_10_s_reg_552(5),
      R => '0'
    );
\digit_histogram_10_s_reg_552_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_10_5_reg_3129(6),
      Q => digit_histogram_10_s_reg_552(6),
      R => '0'
    );
\digit_histogram_10_s_reg_552_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_10_5_reg_3129(7),
      Q => digit_histogram_10_s_reg_552(7),
      R => '0'
    );
\digit_histogram_11_1_reg_740[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_0_i_i_reg_872_reg(0),
      I2 => i_0_i_i_reg_872_reg(1),
      I3 => i_0_i_i_reg_872_reg(3),
      I4 => i_0_i_i_reg_872_reg(2),
      O => digit_histogram_11_1_reg_740
    );
\digit_histogram_11_1_reg_740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_11_s_reg_540(0),
      Q => \digit_histogram_11_1_reg_740_reg_n_7_[0]\,
      R => digit_histogram_11_1_reg_740
    );
\digit_histogram_11_1_reg_740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_11_s_reg_540(1),
      Q => \digit_histogram_11_1_reg_740_reg_n_7_[1]\,
      R => digit_histogram_11_1_reg_740
    );
\digit_histogram_11_1_reg_740_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_11_s_reg_540(2),
      Q => \digit_histogram_11_1_reg_740_reg_n_7_[2]\,
      R => digit_histogram_11_1_reg_740
    );
\digit_histogram_11_1_reg_740_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_11_s_reg_540(3),
      Q => \digit_histogram_11_1_reg_740_reg_n_7_[3]\,
      R => digit_histogram_11_1_reg_740
    );
\digit_histogram_11_1_reg_740_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_11_s_reg_540(4),
      Q => \digit_histogram_11_1_reg_740_reg_n_7_[4]\,
      R => digit_histogram_11_1_reg_740
    );
\digit_histogram_11_1_reg_740_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_11_s_reg_540(5),
      Q => \digit_histogram_11_1_reg_740_reg_n_7_[5]\,
      R => digit_histogram_11_1_reg_740
    );
\digit_histogram_11_1_reg_740_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_11_s_reg_540(6),
      Q => \digit_histogram_11_1_reg_740_reg_n_7_[6]\,
      R => digit_histogram_11_1_reg_740
    );
\digit_histogram_11_1_reg_740_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_11_s_reg_540(7),
      Q => \digit_histogram_11_1_reg_740_reg_n_7_[7]\,
      R => digit_histogram_11_1_reg_740
    );
\digit_histogram_11_3_reg_1818[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_740_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_11_3_reg_1818[0]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1818[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_740_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_11_3_reg_1818[1]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1818[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_740_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_11_3_reg_1818[2]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1818[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_740_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_11_3_reg_1818[3]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1818[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_740_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_11_3_reg_1818[4]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1818[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_740_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_11_3_reg_1818[5]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1818[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_740_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_11_3_reg_1818[6]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1818[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(2),
      I2 => p_091_0_i_i_reg_1962(3),
      I3 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I4 => \digit_histogram_1_V_3_reg_1928[7]_i_3_n_7\,
      I5 => p_091_0_i_i_reg_1962(1),
      O => \digit_histogram_11_3_reg_1818[7]_i_1_n_7\
    );
\digit_histogram_11_3_reg_1818[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_11_1_reg_740_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_11_3_reg_1818[7]_i_2_n_7\
    );
\digit_histogram_11_3_reg_1818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_11_3_reg_1818[7]_i_1_n_7\,
      D => \digit_histogram_11_3_reg_1818[0]_i_1_n_7\,
      Q => \digit_histogram_11_3_reg_1818_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_11_3_reg_1818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_11_3_reg_1818[7]_i_1_n_7\,
      D => \digit_histogram_11_3_reg_1818[1]_i_1_n_7\,
      Q => \digit_histogram_11_3_reg_1818_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_11_3_reg_1818_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_11_3_reg_1818[7]_i_1_n_7\,
      D => \digit_histogram_11_3_reg_1818[2]_i_1_n_7\,
      Q => \digit_histogram_11_3_reg_1818_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_11_3_reg_1818_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_11_3_reg_1818[7]_i_1_n_7\,
      D => \digit_histogram_11_3_reg_1818[3]_i_1_n_7\,
      Q => \digit_histogram_11_3_reg_1818_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_11_3_reg_1818_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_11_3_reg_1818[7]_i_1_n_7\,
      D => \digit_histogram_11_3_reg_1818[4]_i_1_n_7\,
      Q => \digit_histogram_11_3_reg_1818_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_11_3_reg_1818_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_11_3_reg_1818[7]_i_1_n_7\,
      D => \digit_histogram_11_3_reg_1818[5]_i_1_n_7\,
      Q => \digit_histogram_11_3_reg_1818_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_11_3_reg_1818_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_11_3_reg_1818[7]_i_1_n_7\,
      D => \digit_histogram_11_3_reg_1818[6]_i_1_n_7\,
      Q => \digit_histogram_11_3_reg_1818_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_11_3_reg_1818_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_11_3_reg_1818[7]_i_1_n_7\,
      D => \digit_histogram_11_3_reg_1818[7]_i_2_n_7\,
      Q => \digit_histogram_11_3_reg_1818_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_11_5_reg_3074[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_11_5_reg_3074[7]_i_2_n_7\,
      I2 => \digit_histogram_11_3_reg_1818_reg_n_7_[0]\,
      O => \digit_histogram_11_5_reg_3074[0]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3074[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_11_5_reg_3074[7]_i_2_n_7\,
      I2 => \digit_histogram_11_3_reg_1818_reg_n_7_[1]\,
      O => \digit_histogram_11_5_reg_3074[1]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3074[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_11_5_reg_3074[7]_i_2_n_7\,
      I2 => \digit_histogram_11_3_reg_1818_reg_n_7_[2]\,
      O => \digit_histogram_11_5_reg_3074[2]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3074[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_11_5_reg_3074[7]_i_2_n_7\,
      I2 => \digit_histogram_11_3_reg_1818_reg_n_7_[3]\,
      O => \digit_histogram_11_5_reg_3074[3]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3074[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_11_5_reg_3074[7]_i_2_n_7\,
      I2 => \digit_histogram_11_3_reg_1818_reg_n_7_[4]\,
      O => \digit_histogram_11_5_reg_3074[4]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3074[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_11_5_reg_3074[7]_i_2_n_7\,
      I2 => \digit_histogram_11_3_reg_1818_reg_n_7_[5]\,
      O => \digit_histogram_11_5_reg_3074[5]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3074[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_11_5_reg_3074[7]_i_2_n_7\,
      I2 => \digit_histogram_11_3_reg_1818_reg_n_7_[6]\,
      O => \digit_histogram_11_5_reg_3074[6]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3074[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_11_5_reg_3074[7]_i_2_n_7\,
      I2 => \digit_histogram_11_3_reg_1818_reg_n_7_[7]\,
      O => \digit_histogram_11_5_reg_3074[7]_i_1_n_7\
    );
\digit_histogram_11_5_reg_3074[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(0),
      I1 => p_091_0_i_i_reg_1962(2),
      I2 => p_091_0_i_i_reg_1962(3),
      I3 => ap_CS_fsm_state11,
      I4 => p_091_0_i_i_reg_1962(1),
      O => \digit_histogram_11_5_reg_3074[7]_i_2_n_7\
    );
\digit_histogram_11_5_reg_3074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_11_5_reg_3074[0]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3074(0),
      R => '0'
    );
\digit_histogram_11_5_reg_3074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_11_5_reg_3074[1]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3074(1),
      R => '0'
    );
\digit_histogram_11_5_reg_3074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_11_5_reg_3074[2]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3074(2),
      R => '0'
    );
\digit_histogram_11_5_reg_3074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_11_5_reg_3074[3]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3074(3),
      R => '0'
    );
\digit_histogram_11_5_reg_3074_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_11_5_reg_3074[4]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3074(4),
      R => '0'
    );
\digit_histogram_11_5_reg_3074_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_11_5_reg_3074[5]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3074(5),
      R => '0'
    );
\digit_histogram_11_5_reg_3074_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_11_5_reg_3074[6]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3074(6),
      R => '0'
    );
\digit_histogram_11_5_reg_3074_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_11_5_reg_3074[7]_i_1_n_7\,
      Q => digit_histogram_11_5_reg_3074(7),
      R => '0'
    );
\digit_histogram_11_s_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_11_5_reg_3074(0),
      Q => digit_histogram_11_s_reg_540(0),
      R => '0'
    );
\digit_histogram_11_s_reg_540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_11_5_reg_3074(1),
      Q => digit_histogram_11_s_reg_540(1),
      R => '0'
    );
\digit_histogram_11_s_reg_540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_11_5_reg_3074(2),
      Q => digit_histogram_11_s_reg_540(2),
      R => '0'
    );
\digit_histogram_11_s_reg_540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_11_5_reg_3074(3),
      Q => digit_histogram_11_s_reg_540(3),
      R => '0'
    );
\digit_histogram_11_s_reg_540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_11_5_reg_3074(4),
      Q => digit_histogram_11_s_reg_540(4),
      R => '0'
    );
\digit_histogram_11_s_reg_540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_11_5_reg_3074(5),
      Q => digit_histogram_11_s_reg_540(5),
      R => '0'
    );
\digit_histogram_11_s_reg_540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_11_5_reg_3074(6),
      Q => digit_histogram_11_s_reg_540(6),
      R => '0'
    );
\digit_histogram_11_s_reg_540_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_11_5_reg_3074(7),
      Q => digit_histogram_11_s_reg_540(7),
      R => '0'
    );
\digit_histogram_12_1_reg_729[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_0_i_i_reg_872_reg(0),
      I2 => i_0_i_i_reg_872_reg(2),
      I3 => i_0_i_i_reg_872_reg(3),
      I4 => i_0_i_i_reg_872_reg(1),
      O => digit_histogram_12_1_reg_729
    );
\digit_histogram_12_1_reg_729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_12_s_reg_528(0),
      Q => \digit_histogram_12_1_reg_729_reg_n_7_[0]\,
      R => digit_histogram_12_1_reg_729
    );
\digit_histogram_12_1_reg_729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_12_s_reg_528(1),
      Q => \digit_histogram_12_1_reg_729_reg_n_7_[1]\,
      R => digit_histogram_12_1_reg_729
    );
\digit_histogram_12_1_reg_729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_12_s_reg_528(2),
      Q => \digit_histogram_12_1_reg_729_reg_n_7_[2]\,
      R => digit_histogram_12_1_reg_729
    );
\digit_histogram_12_1_reg_729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_12_s_reg_528(3),
      Q => \digit_histogram_12_1_reg_729_reg_n_7_[3]\,
      R => digit_histogram_12_1_reg_729
    );
\digit_histogram_12_1_reg_729_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_12_s_reg_528(4),
      Q => \digit_histogram_12_1_reg_729_reg_n_7_[4]\,
      R => digit_histogram_12_1_reg_729
    );
\digit_histogram_12_1_reg_729_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_12_s_reg_528(5),
      Q => \digit_histogram_12_1_reg_729_reg_n_7_[5]\,
      R => digit_histogram_12_1_reg_729
    );
\digit_histogram_12_1_reg_729_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_12_s_reg_528(6),
      Q => \digit_histogram_12_1_reg_729_reg_n_7_[6]\,
      R => digit_histogram_12_1_reg_729
    );
\digit_histogram_12_1_reg_729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_12_s_reg_528(7),
      Q => \digit_histogram_12_1_reg_729_reg_n_7_[7]\,
      R => digit_histogram_12_1_reg_729
    );
\digit_histogram_12_3_reg_1807[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_729_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_12_3_reg_1807[0]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1807[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_729_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_12_3_reg_1807[1]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1807[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_729_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_12_3_reg_1807[2]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1807[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_729_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_12_3_reg_1807[3]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1807[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_729_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_12_3_reg_1807[4]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1807[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_729_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_12_3_reg_1807[5]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1807[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_729_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_12_3_reg_1807[6]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1807[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => p_091_0_i_i_reg_1962(2),
      I5 => \digit_histogram_14_3_reg_1785[7]_i_3_n_7\,
      O => \digit_histogram_12_3_reg_1807[7]_i_1_n_7\
    );
\digit_histogram_12_3_reg_1807[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_12_1_reg_729_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_12_3_reg_1807[7]_i_2_n_7\
    );
\digit_histogram_12_3_reg_1807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_12_3_reg_1807[7]_i_1_n_7\,
      D => \digit_histogram_12_3_reg_1807[0]_i_1_n_7\,
      Q => \digit_histogram_12_3_reg_1807_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_12_3_reg_1807_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_12_3_reg_1807[7]_i_1_n_7\,
      D => \digit_histogram_12_3_reg_1807[1]_i_1_n_7\,
      Q => \digit_histogram_12_3_reg_1807_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_12_3_reg_1807_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_12_3_reg_1807[7]_i_1_n_7\,
      D => \digit_histogram_12_3_reg_1807[2]_i_1_n_7\,
      Q => \digit_histogram_12_3_reg_1807_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_12_3_reg_1807_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_12_3_reg_1807[7]_i_1_n_7\,
      D => \digit_histogram_12_3_reg_1807[3]_i_1_n_7\,
      Q => \digit_histogram_12_3_reg_1807_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_12_3_reg_1807_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_12_3_reg_1807[7]_i_1_n_7\,
      D => \digit_histogram_12_3_reg_1807[4]_i_1_n_7\,
      Q => \digit_histogram_12_3_reg_1807_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_12_3_reg_1807_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_12_3_reg_1807[7]_i_1_n_7\,
      D => \digit_histogram_12_3_reg_1807[5]_i_1_n_7\,
      Q => \digit_histogram_12_3_reg_1807_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_12_3_reg_1807_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_12_3_reg_1807[7]_i_1_n_7\,
      D => \digit_histogram_12_3_reg_1807[6]_i_1_n_7\,
      Q => \digit_histogram_12_3_reg_1807_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_12_3_reg_1807_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_12_3_reg_1807[7]_i_1_n_7\,
      D => \digit_histogram_12_3_reg_1807[7]_i_2_n_7\,
      Q => \digit_histogram_12_3_reg_1807_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_12_5_reg_3019[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_12_5_reg_3019[7]_i_2_n_7\,
      I2 => \digit_histogram_12_3_reg_1807_reg_n_7_[0]\,
      O => \digit_histogram_12_5_reg_3019[0]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3019[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_12_5_reg_3019[7]_i_2_n_7\,
      I2 => \digit_histogram_12_3_reg_1807_reg_n_7_[1]\,
      O => \digit_histogram_12_5_reg_3019[1]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3019[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_12_5_reg_3019[7]_i_2_n_7\,
      I2 => \digit_histogram_12_3_reg_1807_reg_n_7_[2]\,
      O => \digit_histogram_12_5_reg_3019[2]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3019[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_12_5_reg_3019[7]_i_2_n_7\,
      I2 => \digit_histogram_12_3_reg_1807_reg_n_7_[3]\,
      O => \digit_histogram_12_5_reg_3019[3]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3019[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_12_5_reg_3019[7]_i_2_n_7\,
      I2 => \digit_histogram_12_3_reg_1807_reg_n_7_[4]\,
      O => \digit_histogram_12_5_reg_3019[4]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3019[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_12_5_reg_3019[7]_i_2_n_7\,
      I2 => \digit_histogram_12_3_reg_1807_reg_n_7_[5]\,
      O => \digit_histogram_12_5_reg_3019[5]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3019[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_12_5_reg_3019[7]_i_2_n_7\,
      I2 => \digit_histogram_12_3_reg_1807_reg_n_7_[6]\,
      O => \digit_histogram_12_5_reg_3019[6]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3019[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_12_5_reg_3019[7]_i_2_n_7\,
      I2 => \digit_histogram_12_3_reg_1807_reg_n_7_[7]\,
      O => \digit_histogram_12_5_reg_3019[7]_i_1_n_7\
    );
\digit_histogram_12_5_reg_3019[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => p_091_0_i_i_reg_1962(3),
      I2 => p_091_0_i_i_reg_1962(2),
      I3 => p_091_0_i_i_reg_1962(1),
      I4 => p_091_0_i_i_reg_1962(0),
      O => \digit_histogram_12_5_reg_3019[7]_i_2_n_7\
    );
\digit_histogram_12_5_reg_3019_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_12_5_reg_3019[0]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3019(0),
      R => '0'
    );
\digit_histogram_12_5_reg_3019_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_12_5_reg_3019[1]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3019(1),
      R => '0'
    );
\digit_histogram_12_5_reg_3019_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_12_5_reg_3019[2]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3019(2),
      R => '0'
    );
\digit_histogram_12_5_reg_3019_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_12_5_reg_3019[3]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3019(3),
      R => '0'
    );
\digit_histogram_12_5_reg_3019_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_12_5_reg_3019[4]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3019(4),
      R => '0'
    );
\digit_histogram_12_5_reg_3019_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_12_5_reg_3019[5]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3019(5),
      R => '0'
    );
\digit_histogram_12_5_reg_3019_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_12_5_reg_3019[6]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3019(6),
      R => '0'
    );
\digit_histogram_12_5_reg_3019_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_12_5_reg_3019[7]_i_1_n_7\,
      Q => digit_histogram_12_5_reg_3019(7),
      R => '0'
    );
\digit_histogram_12_s_reg_528_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_12_5_reg_3019(0),
      Q => digit_histogram_12_s_reg_528(0),
      R => '0'
    );
\digit_histogram_12_s_reg_528_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_12_5_reg_3019(1),
      Q => digit_histogram_12_s_reg_528(1),
      R => '0'
    );
\digit_histogram_12_s_reg_528_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_12_5_reg_3019(2),
      Q => digit_histogram_12_s_reg_528(2),
      R => '0'
    );
\digit_histogram_12_s_reg_528_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_12_5_reg_3019(3),
      Q => digit_histogram_12_s_reg_528(3),
      R => '0'
    );
\digit_histogram_12_s_reg_528_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_12_5_reg_3019(4),
      Q => digit_histogram_12_s_reg_528(4),
      R => '0'
    );
\digit_histogram_12_s_reg_528_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_12_5_reg_3019(5),
      Q => digit_histogram_12_s_reg_528(5),
      R => '0'
    );
\digit_histogram_12_s_reg_528_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_12_5_reg_3019(6),
      Q => digit_histogram_12_s_reg_528(6),
      R => '0'
    );
\digit_histogram_12_s_reg_528_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_12_5_reg_3019(7),
      Q => digit_histogram_12_s_reg_528(7),
      R => '0'
    );
\digit_histogram_13_1_reg_718[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(0),
      I1 => ap_CS_fsm_state6,
      I2 => i_0_i_i_reg_872_reg(2),
      I3 => i_0_i_i_reg_872_reg(3),
      I4 => i_0_i_i_reg_872_reg(1),
      O => digit_histogram_13_1_reg_718
    );
\digit_histogram_13_1_reg_718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_13_s_reg_516(0),
      Q => \digit_histogram_13_1_reg_718_reg_n_7_[0]\,
      R => digit_histogram_13_1_reg_718
    );
\digit_histogram_13_1_reg_718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_13_s_reg_516(1),
      Q => \digit_histogram_13_1_reg_718_reg_n_7_[1]\,
      R => digit_histogram_13_1_reg_718
    );
\digit_histogram_13_1_reg_718_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_13_s_reg_516(2),
      Q => \digit_histogram_13_1_reg_718_reg_n_7_[2]\,
      R => digit_histogram_13_1_reg_718
    );
\digit_histogram_13_1_reg_718_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_13_s_reg_516(3),
      Q => \digit_histogram_13_1_reg_718_reg_n_7_[3]\,
      R => digit_histogram_13_1_reg_718
    );
\digit_histogram_13_1_reg_718_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_13_s_reg_516(4),
      Q => \digit_histogram_13_1_reg_718_reg_n_7_[4]\,
      R => digit_histogram_13_1_reg_718
    );
\digit_histogram_13_1_reg_718_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_13_s_reg_516(5),
      Q => \digit_histogram_13_1_reg_718_reg_n_7_[5]\,
      R => digit_histogram_13_1_reg_718
    );
\digit_histogram_13_1_reg_718_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_13_s_reg_516(6),
      Q => \digit_histogram_13_1_reg_718_reg_n_7_[6]\,
      R => digit_histogram_13_1_reg_718
    );
\digit_histogram_13_1_reg_718_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_13_s_reg_516(7),
      Q => \digit_histogram_13_1_reg_718_reg_n_7_[7]\,
      R => digit_histogram_13_1_reg_718
    );
\digit_histogram_13_3_reg_1796[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_718_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_13_3_reg_1796[0]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1796[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_718_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_13_3_reg_1796[1]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1796[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_718_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_13_3_reg_1796[2]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1796[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_718_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_13_3_reg_1796[3]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1796[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_718_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_13_3_reg_1796[4]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1796[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_718_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_13_3_reg_1796[5]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1796[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_718_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_13_3_reg_1796[6]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1796[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => p_091_0_i_i_reg_1962(2),
      I5 => \digit_histogram_1_V_3_reg_1928[7]_i_3_n_7\,
      O => \digit_histogram_13_3_reg_1796[7]_i_1_n_7\
    );
\digit_histogram_13_3_reg_1796[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_13_1_reg_718_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_13_3_reg_1796[7]_i_2_n_7\
    );
\digit_histogram_13_3_reg_1796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_13_3_reg_1796[7]_i_1_n_7\,
      D => \digit_histogram_13_3_reg_1796[0]_i_1_n_7\,
      Q => \digit_histogram_13_3_reg_1796_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_13_3_reg_1796_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_13_3_reg_1796[7]_i_1_n_7\,
      D => \digit_histogram_13_3_reg_1796[1]_i_1_n_7\,
      Q => \digit_histogram_13_3_reg_1796_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_13_3_reg_1796_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_13_3_reg_1796[7]_i_1_n_7\,
      D => \digit_histogram_13_3_reg_1796[2]_i_1_n_7\,
      Q => \digit_histogram_13_3_reg_1796_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_13_3_reg_1796_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_13_3_reg_1796[7]_i_1_n_7\,
      D => \digit_histogram_13_3_reg_1796[3]_i_1_n_7\,
      Q => \digit_histogram_13_3_reg_1796_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_13_3_reg_1796_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_13_3_reg_1796[7]_i_1_n_7\,
      D => \digit_histogram_13_3_reg_1796[4]_i_1_n_7\,
      Q => \digit_histogram_13_3_reg_1796_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_13_3_reg_1796_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_13_3_reg_1796[7]_i_1_n_7\,
      D => \digit_histogram_13_3_reg_1796[5]_i_1_n_7\,
      Q => \digit_histogram_13_3_reg_1796_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_13_3_reg_1796_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_13_3_reg_1796[7]_i_1_n_7\,
      D => \digit_histogram_13_3_reg_1796[6]_i_1_n_7\,
      Q => \digit_histogram_13_3_reg_1796_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_13_3_reg_1796_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_13_3_reg_1796[7]_i_1_n_7\,
      D => \digit_histogram_13_3_reg_1796[7]_i_2_n_7\,
      Q => \digit_histogram_13_3_reg_1796_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_13_5_reg_2964[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_13_5_reg_2964[7]_i_2_n_7\,
      I2 => \digit_histogram_13_3_reg_1796_reg_n_7_[0]\,
      O => \digit_histogram_13_5_reg_2964[0]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2964[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_13_5_reg_2964[7]_i_2_n_7\,
      I2 => \digit_histogram_13_3_reg_1796_reg_n_7_[1]\,
      O => \digit_histogram_13_5_reg_2964[1]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2964[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_13_5_reg_2964[7]_i_2_n_7\,
      I2 => \digit_histogram_13_3_reg_1796_reg_n_7_[2]\,
      O => \digit_histogram_13_5_reg_2964[2]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2964[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_13_5_reg_2964[7]_i_2_n_7\,
      I2 => \digit_histogram_13_3_reg_1796_reg_n_7_[3]\,
      O => \digit_histogram_13_5_reg_2964[3]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2964[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_13_5_reg_2964[7]_i_2_n_7\,
      I2 => \digit_histogram_13_3_reg_1796_reg_n_7_[4]\,
      O => \digit_histogram_13_5_reg_2964[4]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2964[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_13_5_reg_2964[7]_i_2_n_7\,
      I2 => \digit_histogram_13_3_reg_1796_reg_n_7_[5]\,
      O => \digit_histogram_13_5_reg_2964[5]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2964[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_13_5_reg_2964[7]_i_2_n_7\,
      I2 => \digit_histogram_13_3_reg_1796_reg_n_7_[6]\,
      O => \digit_histogram_13_5_reg_2964[6]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2964[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_13_5_reg_2964[7]_i_2_n_7\,
      I2 => \digit_histogram_13_3_reg_1796_reg_n_7_[7]\,
      O => \digit_histogram_13_5_reg_2964[7]_i_1_n_7\
    );
\digit_histogram_13_5_reg_2964[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => p_091_0_i_i_reg_1962(3),
      I2 => p_091_0_i_i_reg_1962(2),
      I3 => p_091_0_i_i_reg_1962(1),
      I4 => p_091_0_i_i_reg_1962(0),
      O => \digit_histogram_13_5_reg_2964[7]_i_2_n_7\
    );
\digit_histogram_13_5_reg_2964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_13_5_reg_2964[0]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2964(0),
      R => '0'
    );
\digit_histogram_13_5_reg_2964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_13_5_reg_2964[1]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2964(1),
      R => '0'
    );
\digit_histogram_13_5_reg_2964_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_13_5_reg_2964[2]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2964(2),
      R => '0'
    );
\digit_histogram_13_5_reg_2964_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_13_5_reg_2964[3]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2964(3),
      R => '0'
    );
\digit_histogram_13_5_reg_2964_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_13_5_reg_2964[4]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2964(4),
      R => '0'
    );
\digit_histogram_13_5_reg_2964_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_13_5_reg_2964[5]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2964(5),
      R => '0'
    );
\digit_histogram_13_5_reg_2964_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_13_5_reg_2964[6]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2964(6),
      R => '0'
    );
\digit_histogram_13_5_reg_2964_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_13_5_reg_2964[7]_i_1_n_7\,
      Q => digit_histogram_13_5_reg_2964(7),
      R => '0'
    );
\digit_histogram_13_s_reg_516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_13_5_reg_2964(0),
      Q => digit_histogram_13_s_reg_516(0),
      R => '0'
    );
\digit_histogram_13_s_reg_516_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_13_5_reg_2964(1),
      Q => digit_histogram_13_s_reg_516(1),
      R => '0'
    );
\digit_histogram_13_s_reg_516_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_13_5_reg_2964(2),
      Q => digit_histogram_13_s_reg_516(2),
      R => '0'
    );
\digit_histogram_13_s_reg_516_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_13_5_reg_2964(3),
      Q => digit_histogram_13_s_reg_516(3),
      R => '0'
    );
\digit_histogram_13_s_reg_516_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_13_5_reg_2964(4),
      Q => digit_histogram_13_s_reg_516(4),
      R => '0'
    );
\digit_histogram_13_s_reg_516_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_13_5_reg_2964(5),
      Q => digit_histogram_13_s_reg_516(5),
      R => '0'
    );
\digit_histogram_13_s_reg_516_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_13_5_reg_2964(6),
      Q => digit_histogram_13_s_reg_516(6),
      R => '0'
    );
\digit_histogram_13_s_reg_516_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_13_5_reg_2964(7),
      Q => digit_histogram_13_s_reg_516(7),
      R => '0'
    );
\digit_histogram_14_1_reg_707[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(3),
      I1 => i_0_i_i_reg_872_reg(0),
      I2 => i_0_i_i_reg_872_reg(1),
      I3 => i_0_i_i_reg_872_reg(2),
      I4 => ap_CS_fsm_state6,
      O => digit_histogram_14_1_reg_707
    );
\digit_histogram_14_1_reg_707[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I1 => \^q\(1),
      I2 => ap_NS_fsm149_out,
      O => i_0_i_i_reg_872
    );
\digit_histogram_14_1_reg_707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_14_s_reg_504(0),
      Q => \digit_histogram_14_1_reg_707_reg_n_7_[0]\,
      R => digit_histogram_14_1_reg_707
    );
\digit_histogram_14_1_reg_707_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_14_s_reg_504(1),
      Q => \digit_histogram_14_1_reg_707_reg_n_7_[1]\,
      R => digit_histogram_14_1_reg_707
    );
\digit_histogram_14_1_reg_707_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_14_s_reg_504(2),
      Q => \digit_histogram_14_1_reg_707_reg_n_7_[2]\,
      R => digit_histogram_14_1_reg_707
    );
\digit_histogram_14_1_reg_707_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_14_s_reg_504(3),
      Q => \digit_histogram_14_1_reg_707_reg_n_7_[3]\,
      R => digit_histogram_14_1_reg_707
    );
\digit_histogram_14_1_reg_707_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_14_s_reg_504(4),
      Q => \digit_histogram_14_1_reg_707_reg_n_7_[4]\,
      R => digit_histogram_14_1_reg_707
    );
\digit_histogram_14_1_reg_707_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_14_s_reg_504(5),
      Q => \digit_histogram_14_1_reg_707_reg_n_7_[5]\,
      R => digit_histogram_14_1_reg_707
    );
\digit_histogram_14_1_reg_707_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_14_s_reg_504(6),
      Q => \digit_histogram_14_1_reg_707_reg_n_7_[6]\,
      R => digit_histogram_14_1_reg_707
    );
\digit_histogram_14_1_reg_707_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_14_s_reg_504(7),
      Q => \digit_histogram_14_1_reg_707_reg_n_7_[7]\,
      R => digit_histogram_14_1_reg_707
    );
\digit_histogram_14_3_reg_1785[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_707_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_14_3_reg_1785[0]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1785[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_707_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_14_3_reg_1785[1]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1785[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_707_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_14_3_reg_1785[2]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1785[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_707_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_14_3_reg_1785[3]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1785[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_707_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_14_3_reg_1785[4]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1785[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_707_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_14_3_reg_1785[5]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1785[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_707_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_14_3_reg_1785[6]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1785[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \digit_histogram_14_3_reg_1785[7]_i_3_n_7\,
      I2 => p_091_0_i_i_reg_1962(1),
      I3 => p_091_0_i_i_reg_1962(2),
      I4 => p_091_0_i_i_reg_1962(3),
      I5 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      O => \digit_histogram_14_3_reg_1785[7]_i_1_n_7\
    );
\digit_histogram_14_3_reg_1785[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_14_1_reg_707_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_14_3_reg_1785[7]_i_2_n_7\
    );
\digit_histogram_14_3_reg_1785[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp2_iter2,
      I2 => p_091_0_i_i_reg_1962(0),
      O => \digit_histogram_14_3_reg_1785[7]_i_3_n_7\
    );
\digit_histogram_14_3_reg_1785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_14_3_reg_1785[7]_i_1_n_7\,
      D => \digit_histogram_14_3_reg_1785[0]_i_1_n_7\,
      Q => \digit_histogram_14_3_reg_1785_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_14_3_reg_1785_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_14_3_reg_1785[7]_i_1_n_7\,
      D => \digit_histogram_14_3_reg_1785[1]_i_1_n_7\,
      Q => \digit_histogram_14_3_reg_1785_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_14_3_reg_1785_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_14_3_reg_1785[7]_i_1_n_7\,
      D => \digit_histogram_14_3_reg_1785[2]_i_1_n_7\,
      Q => \digit_histogram_14_3_reg_1785_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_14_3_reg_1785_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_14_3_reg_1785[7]_i_1_n_7\,
      D => \digit_histogram_14_3_reg_1785[3]_i_1_n_7\,
      Q => \digit_histogram_14_3_reg_1785_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_14_3_reg_1785_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_14_3_reg_1785[7]_i_1_n_7\,
      D => \digit_histogram_14_3_reg_1785[4]_i_1_n_7\,
      Q => \digit_histogram_14_3_reg_1785_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_14_3_reg_1785_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_14_3_reg_1785[7]_i_1_n_7\,
      D => \digit_histogram_14_3_reg_1785[5]_i_1_n_7\,
      Q => \digit_histogram_14_3_reg_1785_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_14_3_reg_1785_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_14_3_reg_1785[7]_i_1_n_7\,
      D => \digit_histogram_14_3_reg_1785[6]_i_1_n_7\,
      Q => \digit_histogram_14_3_reg_1785_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_14_3_reg_1785_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_14_3_reg_1785[7]_i_1_n_7\,
      D => \digit_histogram_14_3_reg_1785[7]_i_2_n_7\,
      Q => \digit_histogram_14_3_reg_1785_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_14_5_reg_2909[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_14_5_reg_2909[7]_i_2_n_7\,
      I2 => \digit_histogram_14_3_reg_1785_reg_n_7_[0]\,
      O => \digit_histogram_14_5_reg_2909[0]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2909[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_14_5_reg_2909[7]_i_2_n_7\,
      I2 => \digit_histogram_14_3_reg_1785_reg_n_7_[1]\,
      O => \digit_histogram_14_5_reg_2909[1]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2909[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_14_5_reg_2909[7]_i_2_n_7\,
      I2 => \digit_histogram_14_3_reg_1785_reg_n_7_[2]\,
      O => \digit_histogram_14_5_reg_2909[2]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2909[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_14_5_reg_2909[7]_i_2_n_7\,
      I2 => \digit_histogram_14_3_reg_1785_reg_n_7_[3]\,
      O => \digit_histogram_14_5_reg_2909[3]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2909[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_14_5_reg_2909[7]_i_2_n_7\,
      I2 => \digit_histogram_14_3_reg_1785_reg_n_7_[4]\,
      O => \digit_histogram_14_5_reg_2909[4]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2909[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_14_5_reg_2909[7]_i_2_n_7\,
      I2 => \digit_histogram_14_3_reg_1785_reg_n_7_[5]\,
      O => \digit_histogram_14_5_reg_2909[5]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2909[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_14_5_reg_2909[7]_i_2_n_7\,
      I2 => \digit_histogram_14_3_reg_1785_reg_n_7_[6]\,
      O => \digit_histogram_14_5_reg_2909[6]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2909[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_14_5_reg_2909[7]_i_2_n_7\,
      I2 => \digit_histogram_14_3_reg_1785_reg_n_7_[7]\,
      O => \digit_histogram_14_5_reg_2909[7]_i_1_n_7\
    );
\digit_histogram_14_5_reg_2909[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(0),
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => ap_CS_fsm_state11,
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => p_091_0_i_i_reg_1962(2),
      O => \digit_histogram_14_5_reg_2909[7]_i_2_n_7\
    );
\digit_histogram_14_5_reg_2909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_14_5_reg_2909[0]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2909(0),
      R => '0'
    );
\digit_histogram_14_5_reg_2909_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_14_5_reg_2909[1]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2909(1),
      R => '0'
    );
\digit_histogram_14_5_reg_2909_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_14_5_reg_2909[2]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2909(2),
      R => '0'
    );
\digit_histogram_14_5_reg_2909_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_14_5_reg_2909[3]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2909(3),
      R => '0'
    );
\digit_histogram_14_5_reg_2909_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_14_5_reg_2909[4]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2909(4),
      R => '0'
    );
\digit_histogram_14_5_reg_2909_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_14_5_reg_2909[5]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2909(5),
      R => '0'
    );
\digit_histogram_14_5_reg_2909_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_14_5_reg_2909[6]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2909(6),
      R => '0'
    );
\digit_histogram_14_5_reg_2909_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_14_5_reg_2909[7]_i_1_n_7\,
      Q => digit_histogram_14_5_reg_2909(7),
      R => '0'
    );
\digit_histogram_14_s_reg_504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_14_5_reg_2909(0),
      Q => digit_histogram_14_s_reg_504(0),
      R => '0'
    );
\digit_histogram_14_s_reg_504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_14_5_reg_2909(1),
      Q => digit_histogram_14_s_reg_504(1),
      R => '0'
    );
\digit_histogram_14_s_reg_504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_14_5_reg_2909(2),
      Q => digit_histogram_14_s_reg_504(2),
      R => '0'
    );
\digit_histogram_14_s_reg_504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_14_5_reg_2909(3),
      Q => digit_histogram_14_s_reg_504(3),
      R => '0'
    );
\digit_histogram_14_s_reg_504_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_14_5_reg_2909(4),
      Q => digit_histogram_14_s_reg_504(4),
      R => '0'
    );
\digit_histogram_14_s_reg_504_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_14_5_reg_2909(5),
      Q => digit_histogram_14_s_reg_504(5),
      R => '0'
    );
\digit_histogram_14_s_reg_504_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_14_5_reg_2909(6),
      Q => digit_histogram_14_s_reg_504(6),
      R => '0'
    );
\digit_histogram_14_s_reg_504_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_14_5_reg_2909(7),
      Q => digit_histogram_14_s_reg_504(7),
      R => '0'
    );
\digit_histogram_15_1_reg_696[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_0_i_i_reg_872_reg(3),
      I2 => i_0_i_i_reg_872_reg(2),
      I3 => i_0_i_i_reg_872_reg(1),
      I4 => i_0_i_i_reg_872_reg(0),
      O => digit_histogram_15_1_reg_696
    );
\digit_histogram_15_1_reg_696[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_0_i_i_reg_872,
      I1 => i_0_i_i_reg_872_reg(0),
      I2 => i_0_i_i_reg_872_reg(1),
      I3 => i_0_i_i_reg_872_reg(2),
      I4 => i_0_i_i_reg_872_reg(3),
      I5 => ap_CS_fsm_state6,
      O => \digit_histogram_15_1_reg_696[7]_i_2_n_7\
    );
\digit_histogram_15_1_reg_696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_696[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_492(0),
      Q => \digit_histogram_15_1_reg_696_reg_n_7_[0]\,
      R => digit_histogram_15_1_reg_696
    );
\digit_histogram_15_1_reg_696_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_696[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_492(1),
      Q => \digit_histogram_15_1_reg_696_reg_n_7_[1]\,
      R => digit_histogram_15_1_reg_696
    );
\digit_histogram_15_1_reg_696_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_696[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_492(2),
      Q => \digit_histogram_15_1_reg_696_reg_n_7_[2]\,
      R => digit_histogram_15_1_reg_696
    );
\digit_histogram_15_1_reg_696_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_696[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_492(3),
      Q => \digit_histogram_15_1_reg_696_reg_n_7_[3]\,
      R => digit_histogram_15_1_reg_696
    );
\digit_histogram_15_1_reg_696_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_696[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_492(4),
      Q => \digit_histogram_15_1_reg_696_reg_n_7_[4]\,
      R => digit_histogram_15_1_reg_696
    );
\digit_histogram_15_1_reg_696_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_696[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_492(5),
      Q => \digit_histogram_15_1_reg_696_reg_n_7_[5]\,
      R => digit_histogram_15_1_reg_696
    );
\digit_histogram_15_1_reg_696_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_696[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_492(6),
      Q => \digit_histogram_15_1_reg_696_reg_n_7_[6]\,
      R => digit_histogram_15_1_reg_696
    );
\digit_histogram_15_1_reg_696_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_1_reg_696[7]_i_2_n_7\,
      D => digit_histogram_15_s_reg_492(7),
      Q => \digit_histogram_15_1_reg_696_reg_n_7_[7]\,
      R => digit_histogram_15_1_reg_696
    );
\digit_histogram_15_3_reg_1774[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_696_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_15_3_reg_1774[0]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1774[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_696_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_15_3_reg_1774[1]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1774[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_696_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_15_3_reg_1774[2]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1774[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_696_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_15_3_reg_1774[3]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1774[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_696_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_15_3_reg_1774[4]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1774[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_696_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_15_3_reg_1774[5]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1774[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_696_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_15_3_reg_1774[6]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1774[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_enable_reg_pp2_iter2,
      I2 => p_091_0_i_i_reg_1962(1),
      I3 => p_091_0_i_i_reg_1962(0),
      I4 => \digit_histogram_15_3_reg_1774[7]_i_3_n_7\,
      O => \digit_histogram_15_3_reg_1774[7]_i_1_n_7\
    );
\digit_histogram_15_3_reg_1774[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_15_1_reg_696_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_15_3_reg_1774[7]_i_2_n_7\
    );
\digit_histogram_15_3_reg_1774[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(2),
      I1 => p_091_0_i_i_reg_1962(3),
      I2 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      O => \digit_histogram_15_3_reg_1774[7]_i_3_n_7\
    );
\digit_histogram_15_3_reg_1774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_3_reg_1774[7]_i_1_n_7\,
      D => \digit_histogram_15_3_reg_1774[0]_i_1_n_7\,
      Q => \digit_histogram_15_3_reg_1774_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_15_3_reg_1774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_3_reg_1774[7]_i_1_n_7\,
      D => \digit_histogram_15_3_reg_1774[1]_i_1_n_7\,
      Q => \digit_histogram_15_3_reg_1774_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_15_3_reg_1774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_3_reg_1774[7]_i_1_n_7\,
      D => \digit_histogram_15_3_reg_1774[2]_i_1_n_7\,
      Q => \digit_histogram_15_3_reg_1774_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_15_3_reg_1774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_3_reg_1774[7]_i_1_n_7\,
      D => \digit_histogram_15_3_reg_1774[3]_i_1_n_7\,
      Q => \digit_histogram_15_3_reg_1774_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_15_3_reg_1774_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_3_reg_1774[7]_i_1_n_7\,
      D => \digit_histogram_15_3_reg_1774[4]_i_1_n_7\,
      Q => \digit_histogram_15_3_reg_1774_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_15_3_reg_1774_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_3_reg_1774[7]_i_1_n_7\,
      D => \digit_histogram_15_3_reg_1774[5]_i_1_n_7\,
      Q => \digit_histogram_15_3_reg_1774_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_15_3_reg_1774_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_3_reg_1774[7]_i_1_n_7\,
      D => \digit_histogram_15_3_reg_1774[6]_i_1_n_7\,
      Q => \digit_histogram_15_3_reg_1774_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_15_3_reg_1774_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_15_3_reg_1774[7]_i_1_n_7\,
      D => \digit_histogram_15_3_reg_1774[7]_i_2_n_7\,
      Q => \digit_histogram_15_3_reg_1774_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_15_5_reg_2854[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_15_5_reg_2854[7]_i_2_n_7\,
      I2 => \digit_histogram_15_3_reg_1774_reg_n_7_[0]\,
      O => \digit_histogram_15_5_reg_2854[0]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2854[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_15_5_reg_2854[7]_i_2_n_7\,
      I2 => \digit_histogram_15_3_reg_1774_reg_n_7_[1]\,
      O => \digit_histogram_15_5_reg_2854[1]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2854[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_15_5_reg_2854[7]_i_2_n_7\,
      I2 => \digit_histogram_15_3_reg_1774_reg_n_7_[2]\,
      O => \digit_histogram_15_5_reg_2854[2]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2854[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_15_5_reg_2854[7]_i_2_n_7\,
      I2 => \digit_histogram_15_3_reg_1774_reg_n_7_[3]\,
      O => \digit_histogram_15_5_reg_2854[3]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2854[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_15_5_reg_2854[7]_i_2_n_7\,
      I2 => \digit_histogram_15_3_reg_1774_reg_n_7_[4]\,
      O => \digit_histogram_15_5_reg_2854[4]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2854[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_15_5_reg_2854[7]_i_2_n_7\,
      I2 => \digit_histogram_15_3_reg_1774_reg_n_7_[5]\,
      O => \digit_histogram_15_5_reg_2854[5]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2854[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_15_5_reg_2854[7]_i_2_n_7\,
      I2 => \digit_histogram_15_3_reg_1774_reg_n_7_[6]\,
      O => \digit_histogram_15_5_reg_2854[6]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2854[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_15_5_reg_2854[7]_i_2_n_7\,
      I2 => \digit_histogram_15_3_reg_1774_reg_n_7_[7]\,
      O => \digit_histogram_15_5_reg_2854[7]_i_1_n_7\
    );
\digit_histogram_15_5_reg_2854[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F0F0F"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(2),
      I1 => p_091_0_i_i_reg_1962(3),
      I2 => ap_CS_fsm_state11,
      I3 => p_091_0_i_i_reg_1962(1),
      I4 => p_091_0_i_i_reg_1962(0),
      O => \digit_histogram_15_5_reg_2854[7]_i_2_n_7\
    );
\digit_histogram_15_5_reg_2854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_15_5_reg_2854[0]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2854(0),
      R => '0'
    );
\digit_histogram_15_5_reg_2854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_15_5_reg_2854[1]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2854(1),
      R => '0'
    );
\digit_histogram_15_5_reg_2854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_15_5_reg_2854[2]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2854(2),
      R => '0'
    );
\digit_histogram_15_5_reg_2854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_15_5_reg_2854[3]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2854(3),
      R => '0'
    );
\digit_histogram_15_5_reg_2854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_15_5_reg_2854[4]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2854(4),
      R => '0'
    );
\digit_histogram_15_5_reg_2854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_15_5_reg_2854[5]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2854(5),
      R => '0'
    );
\digit_histogram_15_5_reg_2854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_15_5_reg_2854[6]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2854(6),
      R => '0'
    );
\digit_histogram_15_5_reg_2854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_15_5_reg_2854[7]_i_1_n_7\,
      Q => digit_histogram_15_5_reg_2854(7),
      R => '0'
    );
\digit_histogram_15_s_reg_492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_15_5_reg_2854(0),
      Q => digit_histogram_15_s_reg_492(0),
      R => '0'
    );
\digit_histogram_15_s_reg_492_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_15_5_reg_2854(1),
      Q => digit_histogram_15_s_reg_492(1),
      R => '0'
    );
\digit_histogram_15_s_reg_492_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_15_5_reg_2854(2),
      Q => digit_histogram_15_s_reg_492(2),
      R => '0'
    );
\digit_histogram_15_s_reg_492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_15_5_reg_2854(3),
      Q => digit_histogram_15_s_reg_492(3),
      R => '0'
    );
\digit_histogram_15_s_reg_492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_15_5_reg_2854(4),
      Q => digit_histogram_15_s_reg_492(4),
      R => '0'
    );
\digit_histogram_15_s_reg_492_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_15_5_reg_2854(5),
      Q => digit_histogram_15_s_reg_492(5),
      R => '0'
    );
\digit_histogram_15_s_reg_492_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_15_5_reg_2854(6),
      Q => digit_histogram_15_s_reg_492(6),
      R => '0'
    );
\digit_histogram_15_s_reg_492_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_15_5_reg_2854(7),
      Q => digit_histogram_15_s_reg_492(7),
      R => '0'
    );
\digit_histogram_1_V_1_reg_850[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(2),
      I1 => i_0_i_i_reg_872_reg(3),
      I2 => ap_CS_fsm_state6,
      I3 => i_0_i_i_reg_872_reg(0),
      I4 => i_0_i_i_reg_872_reg(1),
      O => digit_histogram_1_V_1_reg_850
    );
\digit_histogram_1_V_1_reg_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_1_V_reg_660(0),
      Q => \digit_histogram_1_V_1_reg_850_reg_n_7_[0]\,
      R => digit_histogram_1_V_1_reg_850
    );
\digit_histogram_1_V_1_reg_850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_1_V_reg_660(1),
      Q => \digit_histogram_1_V_1_reg_850_reg_n_7_[1]\,
      R => digit_histogram_1_V_1_reg_850
    );
\digit_histogram_1_V_1_reg_850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_1_V_reg_660(2),
      Q => \digit_histogram_1_V_1_reg_850_reg_n_7_[2]\,
      R => digit_histogram_1_V_1_reg_850
    );
\digit_histogram_1_V_1_reg_850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_1_V_reg_660(3),
      Q => \digit_histogram_1_V_1_reg_850_reg_n_7_[3]\,
      R => digit_histogram_1_V_1_reg_850
    );
\digit_histogram_1_V_1_reg_850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_1_V_reg_660(4),
      Q => \digit_histogram_1_V_1_reg_850_reg_n_7_[4]\,
      R => digit_histogram_1_V_1_reg_850
    );
\digit_histogram_1_V_1_reg_850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_1_V_reg_660(5),
      Q => \digit_histogram_1_V_1_reg_850_reg_n_7_[5]\,
      R => digit_histogram_1_V_1_reg_850
    );
\digit_histogram_1_V_1_reg_850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_1_V_reg_660(6),
      Q => \digit_histogram_1_V_1_reg_850_reg_n_7_[6]\,
      R => digit_histogram_1_V_1_reg_850
    );
\digit_histogram_1_V_1_reg_850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_1_V_reg_660(7),
      Q => \digit_histogram_1_V_1_reg_850_reg_n_7_[7]\,
      R => digit_histogram_1_V_1_reg_850
    );
\digit_histogram_1_V_3_reg_1928[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_850_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_1_V_3_reg_1928[0]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1928[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_850_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_1_V_3_reg_1928[1]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1928[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_850_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_1_V_3_reg_1928[2]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1928[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_850_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_1_V_3_reg_1928[3]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1928[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_850_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_1_V_3_reg_1928[4]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1928[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_850_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_1_V_3_reg_1928[5]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1928[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_850_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_1_V_3_reg_1928[6]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1928[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \digit_histogram_1_V_3_reg_1928[7]_i_3_n_7\,
      I2 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => p_091_0_i_i_reg_1962(2),
      I5 => p_091_0_i_i_reg_1962(1),
      O => \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7\
    );
\digit_histogram_1_V_3_reg_1928[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_1_V_1_reg_850_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_1_V_3_reg_1928[7]_i_2_n_7\
    );
\digit_histogram_1_V_3_reg_1928[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I1 => ap_enable_reg_pp2_iter2,
      I2 => p_091_0_i_i_reg_1962(0),
      O => \digit_histogram_1_V_3_reg_1928[7]_i_3_n_7\
    );
\digit_histogram_1_V_3_reg_1928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7\,
      D => \digit_histogram_1_V_3_reg_1928[0]_i_1_n_7\,
      Q => \digit_histogram_1_V_3_reg_1928_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_1_V_3_reg_1928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7\,
      D => \digit_histogram_1_V_3_reg_1928[1]_i_1_n_7\,
      Q => \digit_histogram_1_V_3_reg_1928_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_1_V_3_reg_1928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7\,
      D => \digit_histogram_1_V_3_reg_1928[2]_i_1_n_7\,
      Q => \digit_histogram_1_V_3_reg_1928_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_1_V_3_reg_1928_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7\,
      D => \digit_histogram_1_V_3_reg_1928[3]_i_1_n_7\,
      Q => \digit_histogram_1_V_3_reg_1928_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_1_V_3_reg_1928_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7\,
      D => \digit_histogram_1_V_3_reg_1928[4]_i_1_n_7\,
      Q => \digit_histogram_1_V_3_reg_1928_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_1_V_3_reg_1928_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7\,
      D => \digit_histogram_1_V_3_reg_1928[5]_i_1_n_7\,
      Q => \digit_histogram_1_V_3_reg_1928_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_1_V_3_reg_1928_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7\,
      D => \digit_histogram_1_V_3_reg_1928[6]_i_1_n_7\,
      Q => \digit_histogram_1_V_3_reg_1928_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_1_V_3_reg_1928_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_1_V_3_reg_1928[7]_i_1_n_7\,
      D => \digit_histogram_1_V_3_reg_1928[7]_i_2_n_7\,
      Q => \digit_histogram_1_V_3_reg_1928_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_1_V_5_reg_3624[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7\,
      I2 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[0]\,
      O => \digit_histogram_1_V_5_reg_3624[0]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3624[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7\,
      I2 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[1]\,
      O => \digit_histogram_1_V_5_reg_3624[1]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3624[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7\,
      I2 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[2]\,
      O => \digit_histogram_1_V_5_reg_3624[2]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3624[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7\,
      I2 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[3]\,
      O => \digit_histogram_1_V_5_reg_3624[3]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3624[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7\,
      I2 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[4]\,
      O => \digit_histogram_1_V_5_reg_3624[4]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3624[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7\,
      I2 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[5]\,
      O => \digit_histogram_1_V_5_reg_3624[5]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3624[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7\,
      I2 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[6]\,
      O => \digit_histogram_1_V_5_reg_3624[6]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3624[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7\,
      I2 => \digit_histogram_1_V_3_reg_1928_reg_n_7_[7]\,
      O => \digit_histogram_1_V_5_reg_3624[7]_i_1_n_7\
    );
\digit_histogram_1_V_5_reg_3624[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(2),
      I1 => ap_CS_fsm_state11,
      I2 => p_091_0_i_i_reg_1962(3),
      I3 => p_091_0_i_i_reg_1962(1),
      I4 => p_091_0_i_i_reg_1962(0),
      O => \digit_histogram_1_V_5_reg_3624[7]_i_2_n_7\
    );
\digit_histogram_1_V_5_reg_3624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_1_V_5_reg_3624[0]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3624(0),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3624_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_1_V_5_reg_3624[1]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3624(1),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3624_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_1_V_5_reg_3624[2]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3624(2),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3624_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_1_V_5_reg_3624[3]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3624(3),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3624_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_1_V_5_reg_3624[4]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3624(4),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3624_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_1_V_5_reg_3624[5]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3624(5),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3624_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_1_V_5_reg_3624[6]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3624(6),
      R => '0'
    );
\digit_histogram_1_V_5_reg_3624_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_1_V_5_reg_3624[7]_i_1_n_7\,
      Q => digit_histogram_1_V_5_reg_3624(7),
      R => '0'
    );
\digit_histogram_1_V_reg_660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_1_V_5_reg_3624(0),
      Q => digit_histogram_1_V_reg_660(0),
      R => '0'
    );
\digit_histogram_1_V_reg_660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_1_V_5_reg_3624(1),
      Q => digit_histogram_1_V_reg_660(1),
      R => '0'
    );
\digit_histogram_1_V_reg_660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_1_V_5_reg_3624(2),
      Q => digit_histogram_1_V_reg_660(2),
      R => '0'
    );
\digit_histogram_1_V_reg_660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_1_V_5_reg_3624(3),
      Q => digit_histogram_1_V_reg_660(3),
      R => '0'
    );
\digit_histogram_1_V_reg_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_1_V_5_reg_3624(4),
      Q => digit_histogram_1_V_reg_660(4),
      R => '0'
    );
\digit_histogram_1_V_reg_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_1_V_5_reg_3624(5),
      Q => digit_histogram_1_V_reg_660(5),
      R => '0'
    );
\digit_histogram_1_V_reg_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_1_V_5_reg_3624(6),
      Q => digit_histogram_1_V_reg_660(6),
      R => '0'
    );
\digit_histogram_1_V_reg_660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_1_V_5_reg_3624(7),
      Q => digit_histogram_1_V_reg_660(7),
      R => '0'
    );
\digit_histogram_2_V_1_reg_839[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_0_i_i_reg_872_reg(3),
      I2 => i_0_i_i_reg_872_reg(0),
      I3 => i_0_i_i_reg_872_reg(1),
      I4 => i_0_i_i_reg_872_reg(2),
      O => digit_histogram_2_V_1_reg_839
    );
\digit_histogram_2_V_1_reg_839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_2_V_reg_648(0),
      Q => \digit_histogram_2_V_1_reg_839_reg_n_7_[0]\,
      R => digit_histogram_2_V_1_reg_839
    );
\digit_histogram_2_V_1_reg_839_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_2_V_reg_648(1),
      Q => \digit_histogram_2_V_1_reg_839_reg_n_7_[1]\,
      R => digit_histogram_2_V_1_reg_839
    );
\digit_histogram_2_V_1_reg_839_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_2_V_reg_648(2),
      Q => \digit_histogram_2_V_1_reg_839_reg_n_7_[2]\,
      R => digit_histogram_2_V_1_reg_839
    );
\digit_histogram_2_V_1_reg_839_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_2_V_reg_648(3),
      Q => \digit_histogram_2_V_1_reg_839_reg_n_7_[3]\,
      R => digit_histogram_2_V_1_reg_839
    );
\digit_histogram_2_V_1_reg_839_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_2_V_reg_648(4),
      Q => \digit_histogram_2_V_1_reg_839_reg_n_7_[4]\,
      R => digit_histogram_2_V_1_reg_839
    );
\digit_histogram_2_V_1_reg_839_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_2_V_reg_648(5),
      Q => \digit_histogram_2_V_1_reg_839_reg_n_7_[5]\,
      R => digit_histogram_2_V_1_reg_839
    );
\digit_histogram_2_V_1_reg_839_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_2_V_reg_648(6),
      Q => \digit_histogram_2_V_1_reg_839_reg_n_7_[6]\,
      R => digit_histogram_2_V_1_reg_839
    );
\digit_histogram_2_V_1_reg_839_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_2_V_reg_648(7),
      Q => \digit_histogram_2_V_1_reg_839_reg_n_7_[7]\,
      R => digit_histogram_2_V_1_reg_839
    );
\digit_histogram_2_V_3_reg_1917[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_839_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_2_V_3_reg_1917[0]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1917[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_839_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_2_V_3_reg_1917[1]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1917[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_839_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_2_V_3_reg_1917[2]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1917[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_839_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_2_V_3_reg_1917[3]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1917[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_839_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_2_V_3_reg_1917[4]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1917[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_839_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_2_V_3_reg_1917[5]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1917[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_839_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_2_V_3_reg_1917[6]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1917[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(2),
      I2 => p_091_0_i_i_reg_1962(3),
      I3 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I4 => \digit_histogram_14_3_reg_1785[7]_i_3_n_7\,
      I5 => p_091_0_i_i_reg_1962(1),
      O => \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7\
    );
\digit_histogram_2_V_3_reg_1917[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_2_V_1_reg_839_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_2_V_3_reg_1917[7]_i_2_n_7\
    );
\digit_histogram_2_V_3_reg_1917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7\,
      D => \digit_histogram_2_V_3_reg_1917[0]_i_1_n_7\,
      Q => \digit_histogram_2_V_3_reg_1917_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_2_V_3_reg_1917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7\,
      D => \digit_histogram_2_V_3_reg_1917[1]_i_1_n_7\,
      Q => \digit_histogram_2_V_3_reg_1917_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_2_V_3_reg_1917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7\,
      D => \digit_histogram_2_V_3_reg_1917[2]_i_1_n_7\,
      Q => \digit_histogram_2_V_3_reg_1917_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_2_V_3_reg_1917_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7\,
      D => \digit_histogram_2_V_3_reg_1917[3]_i_1_n_7\,
      Q => \digit_histogram_2_V_3_reg_1917_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_2_V_3_reg_1917_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7\,
      D => \digit_histogram_2_V_3_reg_1917[4]_i_1_n_7\,
      Q => \digit_histogram_2_V_3_reg_1917_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_2_V_3_reg_1917_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7\,
      D => \digit_histogram_2_V_3_reg_1917[5]_i_1_n_7\,
      Q => \digit_histogram_2_V_3_reg_1917_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_2_V_3_reg_1917_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7\,
      D => \digit_histogram_2_V_3_reg_1917[6]_i_1_n_7\,
      Q => \digit_histogram_2_V_3_reg_1917_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_2_V_3_reg_1917_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_2_V_3_reg_1917[7]_i_1_n_7\,
      D => \digit_histogram_2_V_3_reg_1917[7]_i_2_n_7\,
      Q => \digit_histogram_2_V_3_reg_1917_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_2_V_5_reg_3569[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7\,
      I2 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[0]\,
      O => \digit_histogram_2_V_5_reg_3569[0]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3569[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7\,
      I2 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[1]\,
      O => \digit_histogram_2_V_5_reg_3569[1]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3569[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7\,
      I2 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[2]\,
      O => \digit_histogram_2_V_5_reg_3569[2]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3569[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7\,
      I2 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[3]\,
      O => \digit_histogram_2_V_5_reg_3569[3]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3569[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7\,
      I2 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[4]\,
      O => \digit_histogram_2_V_5_reg_3569[4]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3569[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7\,
      I2 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[5]\,
      O => \digit_histogram_2_V_5_reg_3569[5]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3569[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7\,
      I2 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[6]\,
      O => \digit_histogram_2_V_5_reg_3569[6]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3569[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7\,
      I2 => \digit_histogram_2_V_3_reg_1917_reg_n_7_[7]\,
      O => \digit_histogram_2_V_5_reg_3569[7]_i_1_n_7\
    );
\digit_histogram_2_V_5_reg_3569[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(0),
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => p_091_0_i_i_reg_1962(2),
      I3 => ap_CS_fsm_state11,
      I4 => p_091_0_i_i_reg_1962(3),
      O => \digit_histogram_2_V_5_reg_3569[7]_i_2_n_7\
    );
\digit_histogram_2_V_5_reg_3569_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_2_V_5_reg_3569[0]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3569(0),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3569_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_2_V_5_reg_3569[1]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3569(1),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3569_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_2_V_5_reg_3569[2]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3569(2),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3569_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_2_V_5_reg_3569[3]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3569(3),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3569_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_2_V_5_reg_3569[4]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3569(4),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3569_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_2_V_5_reg_3569[5]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3569(5),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3569_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_2_V_5_reg_3569[6]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3569(6),
      R => '0'
    );
\digit_histogram_2_V_5_reg_3569_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_2_V_5_reg_3569[7]_i_1_n_7\,
      Q => digit_histogram_2_V_5_reg_3569(7),
      R => '0'
    );
\digit_histogram_2_V_reg_648_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_2_V_5_reg_3569(0),
      Q => digit_histogram_2_V_reg_648(0),
      R => '0'
    );
\digit_histogram_2_V_reg_648_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_2_V_5_reg_3569(1),
      Q => digit_histogram_2_V_reg_648(1),
      R => '0'
    );
\digit_histogram_2_V_reg_648_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_2_V_5_reg_3569(2),
      Q => digit_histogram_2_V_reg_648(2),
      R => '0'
    );
\digit_histogram_2_V_reg_648_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_2_V_5_reg_3569(3),
      Q => digit_histogram_2_V_reg_648(3),
      R => '0'
    );
\digit_histogram_2_V_reg_648_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_2_V_5_reg_3569(4),
      Q => digit_histogram_2_V_reg_648(4),
      R => '0'
    );
\digit_histogram_2_V_reg_648_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_2_V_5_reg_3569(5),
      Q => digit_histogram_2_V_reg_648(5),
      R => '0'
    );
\digit_histogram_2_V_reg_648_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_2_V_5_reg_3569(6),
      Q => digit_histogram_2_V_reg_648(6),
      R => '0'
    );
\digit_histogram_2_V_reg_648_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_2_V_5_reg_3569(7),
      Q => digit_histogram_2_V_reg_648(7),
      R => '0'
    );
\digit_histogram_3_V_1_reg_828[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(2),
      I1 => i_0_i_i_reg_872_reg(3),
      I2 => ap_CS_fsm_state6,
      I3 => i_0_i_i_reg_872_reg(1),
      I4 => i_0_i_i_reg_872_reg(0),
      O => digit_histogram_3_V_1_reg_828
    );
\digit_histogram_3_V_1_reg_828_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_3_V_reg_636(0),
      Q => \digit_histogram_3_V_1_reg_828_reg_n_7_[0]\,
      R => digit_histogram_3_V_1_reg_828
    );
\digit_histogram_3_V_1_reg_828_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_3_V_reg_636(1),
      Q => \digit_histogram_3_V_1_reg_828_reg_n_7_[1]\,
      R => digit_histogram_3_V_1_reg_828
    );
\digit_histogram_3_V_1_reg_828_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_3_V_reg_636(2),
      Q => \digit_histogram_3_V_1_reg_828_reg_n_7_[2]\,
      R => digit_histogram_3_V_1_reg_828
    );
\digit_histogram_3_V_1_reg_828_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_3_V_reg_636(3),
      Q => \digit_histogram_3_V_1_reg_828_reg_n_7_[3]\,
      R => digit_histogram_3_V_1_reg_828
    );
\digit_histogram_3_V_1_reg_828_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_3_V_reg_636(4),
      Q => \digit_histogram_3_V_1_reg_828_reg_n_7_[4]\,
      R => digit_histogram_3_V_1_reg_828
    );
\digit_histogram_3_V_1_reg_828_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_3_V_reg_636(5),
      Q => \digit_histogram_3_V_1_reg_828_reg_n_7_[5]\,
      R => digit_histogram_3_V_1_reg_828
    );
\digit_histogram_3_V_1_reg_828_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_3_V_reg_636(6),
      Q => \digit_histogram_3_V_1_reg_828_reg_n_7_[6]\,
      R => digit_histogram_3_V_1_reg_828
    );
\digit_histogram_3_V_1_reg_828_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_3_V_reg_636(7),
      Q => \digit_histogram_3_V_1_reg_828_reg_n_7_[7]\,
      R => digit_histogram_3_V_1_reg_828
    );
\digit_histogram_3_V_3_reg_1906[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_828_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_3_V_3_reg_1906[0]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1906[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_828_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_3_V_3_reg_1906[1]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1906[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_828_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_3_V_3_reg_1906[2]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1906[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_828_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_3_V_3_reg_1906[3]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1906[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_828_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_3_V_3_reg_1906[4]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1906[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_828_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_3_V_3_reg_1906[5]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1906[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_828_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_3_V_3_reg_1906[6]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1906[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \digit_histogram_1_V_3_reg_1928[7]_i_3_n_7\,
      I2 => p_091_0_i_i_reg_1962(1),
      I3 => p_091_0_i_i_reg_1962(2),
      I4 => p_091_0_i_i_reg_1962(3),
      I5 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      O => \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7\
    );
\digit_histogram_3_V_3_reg_1906[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_3_V_1_reg_828_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_3_V_3_reg_1906[7]_i_2_n_7\
    );
\digit_histogram_3_V_3_reg_1906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7\,
      D => \digit_histogram_3_V_3_reg_1906[0]_i_1_n_7\,
      Q => \digit_histogram_3_V_3_reg_1906_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_3_V_3_reg_1906_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7\,
      D => \digit_histogram_3_V_3_reg_1906[1]_i_1_n_7\,
      Q => \digit_histogram_3_V_3_reg_1906_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_3_V_3_reg_1906_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7\,
      D => \digit_histogram_3_V_3_reg_1906[2]_i_1_n_7\,
      Q => \digit_histogram_3_V_3_reg_1906_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_3_V_3_reg_1906_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7\,
      D => \digit_histogram_3_V_3_reg_1906[3]_i_1_n_7\,
      Q => \digit_histogram_3_V_3_reg_1906_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_3_V_3_reg_1906_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7\,
      D => \digit_histogram_3_V_3_reg_1906[4]_i_1_n_7\,
      Q => \digit_histogram_3_V_3_reg_1906_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_3_V_3_reg_1906_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7\,
      D => \digit_histogram_3_V_3_reg_1906[5]_i_1_n_7\,
      Q => \digit_histogram_3_V_3_reg_1906_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_3_V_3_reg_1906_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7\,
      D => \digit_histogram_3_V_3_reg_1906[6]_i_1_n_7\,
      Q => \digit_histogram_3_V_3_reg_1906_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_3_V_3_reg_1906_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_3_V_3_reg_1906[7]_i_1_n_7\,
      D => \digit_histogram_3_V_3_reg_1906[7]_i_2_n_7\,
      Q => \digit_histogram_3_V_3_reg_1906_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_3_V_5_reg_3514[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7\,
      I2 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[0]\,
      O => \digit_histogram_3_V_5_reg_3514[0]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3514[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7\,
      I2 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[1]\,
      O => \digit_histogram_3_V_5_reg_3514[1]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3514[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7\,
      I2 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[2]\,
      O => \digit_histogram_3_V_5_reg_3514[2]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3514[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7\,
      I2 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[3]\,
      O => \digit_histogram_3_V_5_reg_3514[3]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3514[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7\,
      I2 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[4]\,
      O => \digit_histogram_3_V_5_reg_3514[4]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3514[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7\,
      I2 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[5]\,
      O => \digit_histogram_3_V_5_reg_3514[5]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3514[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7\,
      I2 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[6]\,
      O => \digit_histogram_3_V_5_reg_3514[6]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3514[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7\,
      I2 => \digit_histogram_3_V_3_reg_1906_reg_n_7_[7]\,
      O => \digit_histogram_3_V_5_reg_3514[7]_i_1_n_7\
    );
\digit_histogram_3_V_5_reg_3514[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(1),
      I1 => p_091_0_i_i_reg_1962(0),
      I2 => p_091_0_i_i_reg_1962(2),
      I3 => ap_CS_fsm_state11,
      I4 => p_091_0_i_i_reg_1962(3),
      O => \digit_histogram_3_V_5_reg_3514[7]_i_2_n_7\
    );
\digit_histogram_3_V_5_reg_3514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_3_V_5_reg_3514[0]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3514(0),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_3_V_5_reg_3514[1]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3514(1),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_3_V_5_reg_3514[2]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3514(2),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_3_V_5_reg_3514[3]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3514(3),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_3_V_5_reg_3514[4]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3514(4),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_3_V_5_reg_3514[5]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3514(5),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_3_V_5_reg_3514[6]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3514(6),
      R => '0'
    );
\digit_histogram_3_V_5_reg_3514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_3_V_5_reg_3514[7]_i_1_n_7\,
      Q => digit_histogram_3_V_5_reg_3514(7),
      R => '0'
    );
\digit_histogram_3_V_reg_636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_3_V_5_reg_3514(0),
      Q => digit_histogram_3_V_reg_636(0),
      R => '0'
    );
\digit_histogram_3_V_reg_636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_3_V_5_reg_3514(1),
      Q => digit_histogram_3_V_reg_636(1),
      R => '0'
    );
\digit_histogram_3_V_reg_636_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_3_V_5_reg_3514(2),
      Q => digit_histogram_3_V_reg_636(2),
      R => '0'
    );
\digit_histogram_3_V_reg_636_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_3_V_5_reg_3514(3),
      Q => digit_histogram_3_V_reg_636(3),
      R => '0'
    );
\digit_histogram_3_V_reg_636_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_3_V_5_reg_3514(4),
      Q => digit_histogram_3_V_reg_636(4),
      R => '0'
    );
\digit_histogram_3_V_reg_636_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_3_V_5_reg_3514(5),
      Q => digit_histogram_3_V_reg_636(5),
      R => '0'
    );
\digit_histogram_3_V_reg_636_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_3_V_5_reg_3514(6),
      Q => digit_histogram_3_V_reg_636(6),
      R => '0'
    );
\digit_histogram_3_V_reg_636_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_3_V_5_reg_3514(7),
      Q => digit_histogram_3_V_reg_636(7),
      R => '0'
    );
\digit_histogram_4_V_1_reg_817[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_0_i_i_reg_872_reg(2),
      I2 => i_0_i_i_reg_872_reg(1),
      I3 => i_0_i_i_reg_872_reg(0),
      I4 => i_0_i_i_reg_872_reg(3),
      O => digit_histogram_4_V_1_reg_817
    );
\digit_histogram_4_V_1_reg_817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_4_V_reg_624(0),
      Q => \digit_histogram_4_V_1_reg_817_reg_n_7_[0]\,
      R => digit_histogram_4_V_1_reg_817
    );
\digit_histogram_4_V_1_reg_817_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_4_V_reg_624(1),
      Q => \digit_histogram_4_V_1_reg_817_reg_n_7_[1]\,
      R => digit_histogram_4_V_1_reg_817
    );
\digit_histogram_4_V_1_reg_817_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_4_V_reg_624(2),
      Q => \digit_histogram_4_V_1_reg_817_reg_n_7_[2]\,
      R => digit_histogram_4_V_1_reg_817
    );
\digit_histogram_4_V_1_reg_817_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_4_V_reg_624(3),
      Q => \digit_histogram_4_V_1_reg_817_reg_n_7_[3]\,
      R => digit_histogram_4_V_1_reg_817
    );
\digit_histogram_4_V_1_reg_817_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_4_V_reg_624(4),
      Q => \digit_histogram_4_V_1_reg_817_reg_n_7_[4]\,
      R => digit_histogram_4_V_1_reg_817
    );
\digit_histogram_4_V_1_reg_817_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_4_V_reg_624(5),
      Q => \digit_histogram_4_V_1_reg_817_reg_n_7_[5]\,
      R => digit_histogram_4_V_1_reg_817
    );
\digit_histogram_4_V_1_reg_817_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_4_V_reg_624(6),
      Q => \digit_histogram_4_V_1_reg_817_reg_n_7_[6]\,
      R => digit_histogram_4_V_1_reg_817
    );
\digit_histogram_4_V_1_reg_817_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_4_V_reg_624(7),
      Q => \digit_histogram_4_V_1_reg_817_reg_n_7_[7]\,
      R => digit_histogram_4_V_1_reg_817
    );
\digit_histogram_4_V_3_reg_1895[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_817_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_4_V_3_reg_1895[0]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1895[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_817_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_4_V_3_reg_1895[1]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1895[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_817_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_4_V_3_reg_1895[2]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1895[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_817_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_4_V_3_reg_1895[3]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1895[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_817_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_4_V_3_reg_1895[4]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1895[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_817_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_4_V_3_reg_1895[5]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1895[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_817_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_4_V_3_reg_1895[6]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1895[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => p_091_0_i_i_reg_1962(2),
      I3 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I4 => p_091_0_i_i_reg_1962(3),
      I5 => \digit_histogram_14_3_reg_1785[7]_i_3_n_7\,
      O => \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7\
    );
\digit_histogram_4_V_3_reg_1895[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_4_V_1_reg_817_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_4_V_3_reg_1895[7]_i_2_n_7\
    );
\digit_histogram_4_V_3_reg_1895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7\,
      D => \digit_histogram_4_V_3_reg_1895[0]_i_1_n_7\,
      Q => \digit_histogram_4_V_3_reg_1895_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_4_V_3_reg_1895_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7\,
      D => \digit_histogram_4_V_3_reg_1895[1]_i_1_n_7\,
      Q => \digit_histogram_4_V_3_reg_1895_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_4_V_3_reg_1895_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7\,
      D => \digit_histogram_4_V_3_reg_1895[2]_i_1_n_7\,
      Q => \digit_histogram_4_V_3_reg_1895_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_4_V_3_reg_1895_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7\,
      D => \digit_histogram_4_V_3_reg_1895[3]_i_1_n_7\,
      Q => \digit_histogram_4_V_3_reg_1895_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_4_V_3_reg_1895_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7\,
      D => \digit_histogram_4_V_3_reg_1895[4]_i_1_n_7\,
      Q => \digit_histogram_4_V_3_reg_1895_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_4_V_3_reg_1895_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7\,
      D => \digit_histogram_4_V_3_reg_1895[5]_i_1_n_7\,
      Q => \digit_histogram_4_V_3_reg_1895_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_4_V_3_reg_1895_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7\,
      D => \digit_histogram_4_V_3_reg_1895[6]_i_1_n_7\,
      Q => \digit_histogram_4_V_3_reg_1895_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_4_V_3_reg_1895_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_4_V_3_reg_1895[7]_i_1_n_7\,
      D => \digit_histogram_4_V_3_reg_1895[7]_i_2_n_7\,
      Q => \digit_histogram_4_V_3_reg_1895_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_4_V_5_reg_3459[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7\,
      I2 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[0]\,
      O => \digit_histogram_4_V_5_reg_3459[0]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3459[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7\,
      I2 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[1]\,
      O => \digit_histogram_4_V_5_reg_3459[1]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3459[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7\,
      I2 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[2]\,
      O => \digit_histogram_4_V_5_reg_3459[2]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3459[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7\,
      I2 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[3]\,
      O => \digit_histogram_4_V_5_reg_3459[3]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3459[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7\,
      I2 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[4]\,
      O => \digit_histogram_4_V_5_reg_3459[4]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3459[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7\,
      I2 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[5]\,
      O => \digit_histogram_4_V_5_reg_3459[5]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3459[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7\,
      I2 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[6]\,
      O => \digit_histogram_4_V_5_reg_3459[6]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3459[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7\,
      I2 => \digit_histogram_4_V_3_reg_1895_reg_n_7_[7]\,
      O => \digit_histogram_4_V_5_reg_3459[7]_i_1_n_7\
    );
\digit_histogram_4_V_5_reg_3459[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(1),
      I1 => p_091_0_i_i_reg_1962(0),
      I2 => ap_CS_fsm_state11,
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => p_091_0_i_i_reg_1962(2),
      O => \digit_histogram_4_V_5_reg_3459[7]_i_2_n_7\
    );
\digit_histogram_4_V_5_reg_3459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_4_V_5_reg_3459[0]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3459(0),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3459_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_4_V_5_reg_3459[1]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3459(1),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3459_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_4_V_5_reg_3459[2]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3459(2),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3459_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_4_V_5_reg_3459[3]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3459(3),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3459_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_4_V_5_reg_3459[4]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3459(4),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3459_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_4_V_5_reg_3459[5]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3459(5),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3459_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_4_V_5_reg_3459[6]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3459(6),
      R => '0'
    );
\digit_histogram_4_V_5_reg_3459_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_4_V_5_reg_3459[7]_i_1_n_7\,
      Q => digit_histogram_4_V_5_reg_3459(7),
      R => '0'
    );
\digit_histogram_4_V_reg_624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_4_V_5_reg_3459(0),
      Q => digit_histogram_4_V_reg_624(0),
      R => '0'
    );
\digit_histogram_4_V_reg_624_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_4_V_5_reg_3459(1),
      Q => digit_histogram_4_V_reg_624(1),
      R => '0'
    );
\digit_histogram_4_V_reg_624_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_4_V_5_reg_3459(2),
      Q => digit_histogram_4_V_reg_624(2),
      R => '0'
    );
\digit_histogram_4_V_reg_624_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_4_V_5_reg_3459(3),
      Q => digit_histogram_4_V_reg_624(3),
      R => '0'
    );
\digit_histogram_4_V_reg_624_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_4_V_5_reg_3459(4),
      Q => digit_histogram_4_V_reg_624(4),
      R => '0'
    );
\digit_histogram_4_V_reg_624_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_4_V_5_reg_3459(5),
      Q => digit_histogram_4_V_reg_624(5),
      R => '0'
    );
\digit_histogram_4_V_reg_624_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_4_V_5_reg_3459(6),
      Q => digit_histogram_4_V_reg_624(6),
      R => '0'
    );
\digit_histogram_4_V_reg_624_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_4_V_5_reg_3459(7),
      Q => digit_histogram_4_V_reg_624(7),
      R => '0'
    );
\digit_histogram_5_V_1_reg_806[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(3),
      I1 => i_0_i_i_reg_872_reg(2),
      I2 => i_0_i_i_reg_872_reg(1),
      I3 => i_0_i_i_reg_872_reg(0),
      I4 => ap_CS_fsm_state6,
      O => digit_histogram_5_V_1_reg_806
    );
\digit_histogram_5_V_1_reg_806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_5_V_reg_612(0),
      Q => \digit_histogram_5_V_1_reg_806_reg_n_7_[0]\,
      R => digit_histogram_5_V_1_reg_806
    );
\digit_histogram_5_V_1_reg_806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_5_V_reg_612(1),
      Q => \digit_histogram_5_V_1_reg_806_reg_n_7_[1]\,
      R => digit_histogram_5_V_1_reg_806
    );
\digit_histogram_5_V_1_reg_806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_5_V_reg_612(2),
      Q => \digit_histogram_5_V_1_reg_806_reg_n_7_[2]\,
      R => digit_histogram_5_V_1_reg_806
    );
\digit_histogram_5_V_1_reg_806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_5_V_reg_612(3),
      Q => \digit_histogram_5_V_1_reg_806_reg_n_7_[3]\,
      R => digit_histogram_5_V_1_reg_806
    );
\digit_histogram_5_V_1_reg_806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_5_V_reg_612(4),
      Q => \digit_histogram_5_V_1_reg_806_reg_n_7_[4]\,
      R => digit_histogram_5_V_1_reg_806
    );
\digit_histogram_5_V_1_reg_806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_5_V_reg_612(5),
      Q => \digit_histogram_5_V_1_reg_806_reg_n_7_[5]\,
      R => digit_histogram_5_V_1_reg_806
    );
\digit_histogram_5_V_1_reg_806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_5_V_reg_612(6),
      Q => \digit_histogram_5_V_1_reg_806_reg_n_7_[6]\,
      R => digit_histogram_5_V_1_reg_806
    );
\digit_histogram_5_V_1_reg_806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_5_V_reg_612(7),
      Q => \digit_histogram_5_V_1_reg_806_reg_n_7_[7]\,
      R => digit_histogram_5_V_1_reg_806
    );
\digit_histogram_5_V_3_reg_1884[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_806_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_5_V_3_reg_1884[0]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1884[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_806_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_5_V_3_reg_1884[1]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1884[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_806_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_5_V_3_reg_1884[2]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1884[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_806_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_5_V_3_reg_1884[3]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1884[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_806_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_5_V_3_reg_1884[4]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1884[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_806_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_5_V_3_reg_1884[5]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1884[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_806_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_5_V_3_reg_1884[6]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1884[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => p_091_0_i_i_reg_1962(2),
      I3 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I4 => p_091_0_i_i_reg_1962(3),
      I5 => \digit_histogram_1_V_3_reg_1928[7]_i_3_n_7\,
      O => \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7\
    );
\digit_histogram_5_V_3_reg_1884[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_5_V_1_reg_806_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_5_V_3_reg_1884[7]_i_2_n_7\
    );
\digit_histogram_5_V_3_reg_1884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7\,
      D => \digit_histogram_5_V_3_reg_1884[0]_i_1_n_7\,
      Q => \digit_histogram_5_V_3_reg_1884_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_5_V_3_reg_1884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7\,
      D => \digit_histogram_5_V_3_reg_1884[1]_i_1_n_7\,
      Q => \digit_histogram_5_V_3_reg_1884_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_5_V_3_reg_1884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7\,
      D => \digit_histogram_5_V_3_reg_1884[2]_i_1_n_7\,
      Q => \digit_histogram_5_V_3_reg_1884_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_5_V_3_reg_1884_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7\,
      D => \digit_histogram_5_V_3_reg_1884[3]_i_1_n_7\,
      Q => \digit_histogram_5_V_3_reg_1884_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_5_V_3_reg_1884_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7\,
      D => \digit_histogram_5_V_3_reg_1884[4]_i_1_n_7\,
      Q => \digit_histogram_5_V_3_reg_1884_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_5_V_3_reg_1884_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7\,
      D => \digit_histogram_5_V_3_reg_1884[5]_i_1_n_7\,
      Q => \digit_histogram_5_V_3_reg_1884_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_5_V_3_reg_1884_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7\,
      D => \digit_histogram_5_V_3_reg_1884[6]_i_1_n_7\,
      Q => \digit_histogram_5_V_3_reg_1884_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_5_V_3_reg_1884_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_5_V_3_reg_1884[7]_i_1_n_7\,
      D => \digit_histogram_5_V_3_reg_1884[7]_i_2_n_7\,
      Q => \digit_histogram_5_V_3_reg_1884_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_5_V_5_reg_3404[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7\,
      I2 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[0]\,
      O => \digit_histogram_5_V_5_reg_3404[0]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3404[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7\,
      I2 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[1]\,
      O => \digit_histogram_5_V_5_reg_3404[1]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3404[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7\,
      I2 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[2]\,
      O => \digit_histogram_5_V_5_reg_3404[2]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3404[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7\,
      I2 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[3]\,
      O => \digit_histogram_5_V_5_reg_3404[3]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3404[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7\,
      I2 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[4]\,
      O => \digit_histogram_5_V_5_reg_3404[4]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3404[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7\,
      I2 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[5]\,
      O => \digit_histogram_5_V_5_reg_3404[5]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3404[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7\,
      I2 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[6]\,
      O => \digit_histogram_5_V_5_reg_3404[6]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3404[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7\,
      I2 => \digit_histogram_5_V_3_reg_1884_reg_n_7_[7]\,
      O => \digit_histogram_5_V_5_reg_3404[7]_i_1_n_7\
    );
\digit_histogram_5_V_5_reg_3404[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(1),
      I1 => p_091_0_i_i_reg_1962(0),
      I2 => ap_CS_fsm_state11,
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => p_091_0_i_i_reg_1962(2),
      O => \digit_histogram_5_V_5_reg_3404[7]_i_2_n_7\
    );
\digit_histogram_5_V_5_reg_3404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_5_V_5_reg_3404[0]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3404(0),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_5_V_5_reg_3404[1]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3404(1),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_5_V_5_reg_3404[2]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3404(2),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3404_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_5_V_5_reg_3404[3]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3404(3),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3404_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_5_V_5_reg_3404[4]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3404(4),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3404_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_5_V_5_reg_3404[5]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3404(5),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3404_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_5_V_5_reg_3404[6]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3404(6),
      R => '0'
    );
\digit_histogram_5_V_5_reg_3404_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_5_V_5_reg_3404[7]_i_1_n_7\,
      Q => digit_histogram_5_V_5_reg_3404(7),
      R => '0'
    );
\digit_histogram_5_V_reg_612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_5_V_5_reg_3404(0),
      Q => digit_histogram_5_V_reg_612(0),
      R => '0'
    );
\digit_histogram_5_V_reg_612_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_5_V_5_reg_3404(1),
      Q => digit_histogram_5_V_reg_612(1),
      R => '0'
    );
\digit_histogram_5_V_reg_612_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_5_V_5_reg_3404(2),
      Q => digit_histogram_5_V_reg_612(2),
      R => '0'
    );
\digit_histogram_5_V_reg_612_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_5_V_5_reg_3404(3),
      Q => digit_histogram_5_V_reg_612(3),
      R => '0'
    );
\digit_histogram_5_V_reg_612_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_5_V_5_reg_3404(4),
      Q => digit_histogram_5_V_reg_612(4),
      R => '0'
    );
\digit_histogram_5_V_reg_612_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_5_V_5_reg_3404(5),
      Q => digit_histogram_5_V_reg_612(5),
      R => '0'
    );
\digit_histogram_5_V_reg_612_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_5_V_5_reg_3404(6),
      Q => digit_histogram_5_V_reg_612(6),
      R => '0'
    );
\digit_histogram_5_V_reg_612_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_5_V_5_reg_3404(7),
      Q => digit_histogram_5_V_reg_612(7),
      R => '0'
    );
\digit_histogram_6_V_1_reg_795[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(0),
      I1 => i_0_i_i_reg_872_reg(1),
      I2 => ap_CS_fsm_state6,
      I3 => i_0_i_i_reg_872_reg(2),
      I4 => i_0_i_i_reg_872_reg(3),
      O => digit_histogram_6_V_1_reg_795
    );
\digit_histogram_6_V_1_reg_795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_6_V_reg_600(0),
      Q => \digit_histogram_6_V_1_reg_795_reg_n_7_[0]\,
      R => digit_histogram_6_V_1_reg_795
    );
\digit_histogram_6_V_1_reg_795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_6_V_reg_600(1),
      Q => \digit_histogram_6_V_1_reg_795_reg_n_7_[1]\,
      R => digit_histogram_6_V_1_reg_795
    );
\digit_histogram_6_V_1_reg_795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_6_V_reg_600(2),
      Q => \digit_histogram_6_V_1_reg_795_reg_n_7_[2]\,
      R => digit_histogram_6_V_1_reg_795
    );
\digit_histogram_6_V_1_reg_795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_6_V_reg_600(3),
      Q => \digit_histogram_6_V_1_reg_795_reg_n_7_[3]\,
      R => digit_histogram_6_V_1_reg_795
    );
\digit_histogram_6_V_1_reg_795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_6_V_reg_600(4),
      Q => \digit_histogram_6_V_1_reg_795_reg_n_7_[4]\,
      R => digit_histogram_6_V_1_reg_795
    );
\digit_histogram_6_V_1_reg_795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_6_V_reg_600(5),
      Q => \digit_histogram_6_V_1_reg_795_reg_n_7_[5]\,
      R => digit_histogram_6_V_1_reg_795
    );
\digit_histogram_6_V_1_reg_795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_6_V_reg_600(6),
      Q => \digit_histogram_6_V_1_reg_795_reg_n_7_[6]\,
      R => digit_histogram_6_V_1_reg_795
    );
\digit_histogram_6_V_1_reg_795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_6_V_reg_600(7),
      Q => \digit_histogram_6_V_1_reg_795_reg_n_7_[7]\,
      R => digit_histogram_6_V_1_reg_795
    );
\digit_histogram_6_V_3_reg_1873[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_795_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_6_V_3_reg_1873[0]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1873[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_795_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_6_V_3_reg_1873[1]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1873[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_795_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_6_V_3_reg_1873[2]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1873[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_795_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_6_V_3_reg_1873[3]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1873[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_795_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_6_V_3_reg_1873[4]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1873[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_795_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_6_V_3_reg_1873[5]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1873[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_795_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_6_V_3_reg_1873[6]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1873[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(3),
      I2 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I3 => p_091_0_i_i_reg_1962(2),
      I4 => \digit_histogram_14_3_reg_1785[7]_i_3_n_7\,
      I5 => p_091_0_i_i_reg_1962(1),
      O => \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7\
    );
\digit_histogram_6_V_3_reg_1873[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_6_V_1_reg_795_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_6_V_3_reg_1873[7]_i_2_n_7\
    );
\digit_histogram_6_V_3_reg_1873_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7\,
      D => \digit_histogram_6_V_3_reg_1873[0]_i_1_n_7\,
      Q => \digit_histogram_6_V_3_reg_1873_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_6_V_3_reg_1873_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7\,
      D => \digit_histogram_6_V_3_reg_1873[1]_i_1_n_7\,
      Q => \digit_histogram_6_V_3_reg_1873_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_6_V_3_reg_1873_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7\,
      D => \digit_histogram_6_V_3_reg_1873[2]_i_1_n_7\,
      Q => \digit_histogram_6_V_3_reg_1873_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_6_V_3_reg_1873_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7\,
      D => \digit_histogram_6_V_3_reg_1873[3]_i_1_n_7\,
      Q => \digit_histogram_6_V_3_reg_1873_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_6_V_3_reg_1873_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7\,
      D => \digit_histogram_6_V_3_reg_1873[4]_i_1_n_7\,
      Q => \digit_histogram_6_V_3_reg_1873_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_6_V_3_reg_1873_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7\,
      D => \digit_histogram_6_V_3_reg_1873[5]_i_1_n_7\,
      Q => \digit_histogram_6_V_3_reg_1873_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_6_V_3_reg_1873_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7\,
      D => \digit_histogram_6_V_3_reg_1873[6]_i_1_n_7\,
      Q => \digit_histogram_6_V_3_reg_1873_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_6_V_3_reg_1873_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_6_V_3_reg_1873[7]_i_1_n_7\,
      D => \digit_histogram_6_V_3_reg_1873[7]_i_2_n_7\,
      Q => \digit_histogram_6_V_3_reg_1873_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_6_V_5_reg_3349[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7\,
      I2 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[0]\,
      O => \digit_histogram_6_V_5_reg_3349[0]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3349[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7\,
      I2 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[1]\,
      O => \digit_histogram_6_V_5_reg_3349[1]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3349[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7\,
      I2 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[2]\,
      O => \digit_histogram_6_V_5_reg_3349[2]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3349[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7\,
      I2 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[3]\,
      O => \digit_histogram_6_V_5_reg_3349[3]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3349[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7\,
      I2 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[4]\,
      O => \digit_histogram_6_V_5_reg_3349[4]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3349[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7\,
      I2 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[5]\,
      O => \digit_histogram_6_V_5_reg_3349[5]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3349[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7\,
      I2 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[6]\,
      O => \digit_histogram_6_V_5_reg_3349[6]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3349[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7\,
      I2 => \digit_histogram_6_V_3_reg_1873_reg_n_7_[7]\,
      O => \digit_histogram_6_V_5_reg_3349[7]_i_1_n_7\
    );
\digit_histogram_6_V_5_reg_3349[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(0),
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => ap_CS_fsm_state11,
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => p_091_0_i_i_reg_1962(2),
      O => \digit_histogram_6_V_5_reg_3349[7]_i_2_n_7\
    );
\digit_histogram_6_V_5_reg_3349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_6_V_5_reg_3349[0]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3349(0),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3349_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_6_V_5_reg_3349[1]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3349(1),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3349_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_6_V_5_reg_3349[2]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3349(2),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3349_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_6_V_5_reg_3349[3]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3349(3),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3349_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_6_V_5_reg_3349[4]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3349(4),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3349_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_6_V_5_reg_3349[5]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3349(5),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3349_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_6_V_5_reg_3349[6]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3349(6),
      R => '0'
    );
\digit_histogram_6_V_5_reg_3349_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_6_V_5_reg_3349[7]_i_1_n_7\,
      Q => digit_histogram_6_V_5_reg_3349(7),
      R => '0'
    );
\digit_histogram_6_V_reg_600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_6_V_5_reg_3349(0),
      Q => digit_histogram_6_V_reg_600(0),
      R => '0'
    );
\digit_histogram_6_V_reg_600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_6_V_5_reg_3349(1),
      Q => digit_histogram_6_V_reg_600(1),
      R => '0'
    );
\digit_histogram_6_V_reg_600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_6_V_5_reg_3349(2),
      Q => digit_histogram_6_V_reg_600(2),
      R => '0'
    );
\digit_histogram_6_V_reg_600_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_6_V_5_reg_3349(3),
      Q => digit_histogram_6_V_reg_600(3),
      R => '0'
    );
\digit_histogram_6_V_reg_600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_6_V_5_reg_3349(4),
      Q => digit_histogram_6_V_reg_600(4),
      R => '0'
    );
\digit_histogram_6_V_reg_600_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_6_V_5_reg_3349(5),
      Q => digit_histogram_6_V_reg_600(5),
      R => '0'
    );
\digit_histogram_6_V_reg_600_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_6_V_5_reg_3349(6),
      Q => digit_histogram_6_V_reg_600(6),
      R => '0'
    );
\digit_histogram_6_V_reg_600_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_6_V_5_reg_3349(7),
      Q => digit_histogram_6_V_reg_600(7),
      R => '0'
    );
\digit_histogram_7_V_1_reg_784[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_0_i_i_reg_872_reg(0),
      I2 => i_0_i_i_reg_872_reg(1),
      I3 => i_0_i_i_reg_872_reg(2),
      I4 => i_0_i_i_reg_872_reg(3),
      O => digit_histogram_7_V_1_reg_784
    );
\digit_histogram_7_V_1_reg_784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_7_V_reg_588(0),
      Q => \digit_histogram_7_V_1_reg_784_reg_n_7_[0]\,
      R => digit_histogram_7_V_1_reg_784
    );
\digit_histogram_7_V_1_reg_784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_7_V_reg_588(1),
      Q => \digit_histogram_7_V_1_reg_784_reg_n_7_[1]\,
      R => digit_histogram_7_V_1_reg_784
    );
\digit_histogram_7_V_1_reg_784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_7_V_reg_588(2),
      Q => \digit_histogram_7_V_1_reg_784_reg_n_7_[2]\,
      R => digit_histogram_7_V_1_reg_784
    );
\digit_histogram_7_V_1_reg_784_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_7_V_reg_588(3),
      Q => \digit_histogram_7_V_1_reg_784_reg_n_7_[3]\,
      R => digit_histogram_7_V_1_reg_784
    );
\digit_histogram_7_V_1_reg_784_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_7_V_reg_588(4),
      Q => \digit_histogram_7_V_1_reg_784_reg_n_7_[4]\,
      R => digit_histogram_7_V_1_reg_784
    );
\digit_histogram_7_V_1_reg_784_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_7_V_reg_588(5),
      Q => \digit_histogram_7_V_1_reg_784_reg_n_7_[5]\,
      R => digit_histogram_7_V_1_reg_784
    );
\digit_histogram_7_V_1_reg_784_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_7_V_reg_588(6),
      Q => \digit_histogram_7_V_1_reg_784_reg_n_7_[6]\,
      R => digit_histogram_7_V_1_reg_784
    );
\digit_histogram_7_V_1_reg_784_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_7_V_reg_588(7),
      Q => \digit_histogram_7_V_1_reg_784_reg_n_7_[7]\,
      R => digit_histogram_7_V_1_reg_784
    );
\digit_histogram_7_V_3_reg_1862[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_784_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_7_V_3_reg_1862[0]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1862[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_784_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_7_V_3_reg_1862[1]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1862[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_784_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_7_V_3_reg_1862[2]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1862[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_784_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_7_V_3_reg_1862[3]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1862[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_784_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_7_V_3_reg_1862[4]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1862[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_784_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_7_V_3_reg_1862[5]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1862[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_784_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_7_V_3_reg_1862[6]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1862[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(3),
      I2 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I3 => p_091_0_i_i_reg_1962(2),
      I4 => \digit_histogram_1_V_3_reg_1928[7]_i_3_n_7\,
      I5 => p_091_0_i_i_reg_1962(1),
      O => \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7\
    );
\digit_histogram_7_V_3_reg_1862[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_7_V_1_reg_784_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_7_V_3_reg_1862[7]_i_2_n_7\
    );
\digit_histogram_7_V_3_reg_1862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7\,
      D => \digit_histogram_7_V_3_reg_1862[0]_i_1_n_7\,
      Q => \digit_histogram_7_V_3_reg_1862_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_7_V_3_reg_1862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7\,
      D => \digit_histogram_7_V_3_reg_1862[1]_i_1_n_7\,
      Q => \digit_histogram_7_V_3_reg_1862_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_7_V_3_reg_1862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7\,
      D => \digit_histogram_7_V_3_reg_1862[2]_i_1_n_7\,
      Q => \digit_histogram_7_V_3_reg_1862_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_7_V_3_reg_1862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7\,
      D => \digit_histogram_7_V_3_reg_1862[3]_i_1_n_7\,
      Q => \digit_histogram_7_V_3_reg_1862_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_7_V_3_reg_1862_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7\,
      D => \digit_histogram_7_V_3_reg_1862[4]_i_1_n_7\,
      Q => \digit_histogram_7_V_3_reg_1862_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_7_V_3_reg_1862_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7\,
      D => \digit_histogram_7_V_3_reg_1862[5]_i_1_n_7\,
      Q => \digit_histogram_7_V_3_reg_1862_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_7_V_3_reg_1862_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7\,
      D => \digit_histogram_7_V_3_reg_1862[6]_i_1_n_7\,
      Q => \digit_histogram_7_V_3_reg_1862_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_7_V_3_reg_1862_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_7_V_3_reg_1862[7]_i_1_n_7\,
      D => \digit_histogram_7_V_3_reg_1862[7]_i_2_n_7\,
      Q => \digit_histogram_7_V_3_reg_1862_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_7_V_5_reg_3294[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7\,
      I2 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[0]\,
      O => \digit_histogram_7_V_5_reg_3294[0]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3294[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7\,
      I2 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[1]\,
      O => \digit_histogram_7_V_5_reg_3294[1]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3294[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7\,
      I2 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[2]\,
      O => \digit_histogram_7_V_5_reg_3294[2]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3294[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7\,
      I2 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[3]\,
      O => \digit_histogram_7_V_5_reg_3294[3]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3294[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7\,
      I2 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[4]\,
      O => \digit_histogram_7_V_5_reg_3294[4]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3294[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7\,
      I2 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[5]\,
      O => \digit_histogram_7_V_5_reg_3294[5]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3294[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7\,
      I2 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[6]\,
      O => \digit_histogram_7_V_5_reg_3294[6]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3294[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7\,
      I2 => \digit_histogram_7_V_3_reg_1862_reg_n_7_[7]\,
      O => \digit_histogram_7_V_5_reg_3294[7]_i_1_n_7\
    );
\digit_histogram_7_V_5_reg_3294[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(0),
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => p_091_0_i_i_reg_1962(2),
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => ap_CS_fsm_state11,
      O => \digit_histogram_7_V_5_reg_3294[7]_i_2_n_7\
    );
\digit_histogram_7_V_5_reg_3294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_7_V_5_reg_3294[0]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3294(0),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_7_V_5_reg_3294[1]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3294(1),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_7_V_5_reg_3294[2]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3294(2),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_7_V_5_reg_3294[3]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3294(3),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_7_V_5_reg_3294[4]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3294(4),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_7_V_5_reg_3294[5]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3294(5),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_7_V_5_reg_3294[6]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3294(6),
      R => '0'
    );
\digit_histogram_7_V_5_reg_3294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_7_V_5_reg_3294[7]_i_1_n_7\,
      Q => digit_histogram_7_V_5_reg_3294(7),
      R => '0'
    );
\digit_histogram_7_V_reg_588_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_7_V_5_reg_3294(0),
      Q => digit_histogram_7_V_reg_588(0),
      R => '0'
    );
\digit_histogram_7_V_reg_588_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_7_V_5_reg_3294(1),
      Q => digit_histogram_7_V_reg_588(1),
      R => '0'
    );
\digit_histogram_7_V_reg_588_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_7_V_5_reg_3294(2),
      Q => digit_histogram_7_V_reg_588(2),
      R => '0'
    );
\digit_histogram_7_V_reg_588_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_7_V_5_reg_3294(3),
      Q => digit_histogram_7_V_reg_588(3),
      R => '0'
    );
\digit_histogram_7_V_reg_588_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_7_V_5_reg_3294(4),
      Q => digit_histogram_7_V_reg_588(4),
      R => '0'
    );
\digit_histogram_7_V_reg_588_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_7_V_5_reg_3294(5),
      Q => digit_histogram_7_V_reg_588(5),
      R => '0'
    );
\digit_histogram_7_V_reg_588_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_7_V_5_reg_3294(6),
      Q => digit_histogram_7_V_reg_588(6),
      R => '0'
    );
\digit_histogram_7_V_reg_588_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_7_V_5_reg_3294(7),
      Q => digit_histogram_7_V_reg_588(7),
      R => '0'
    );
\digit_histogram_8_V_1_reg_773[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_0_i_i_reg_872_reg(0),
      I2 => i_0_i_i_reg_872_reg(2),
      I3 => i_0_i_i_reg_872_reg(3),
      I4 => i_0_i_i_reg_872_reg(1),
      O => digit_histogram_8_V_1_reg_773
    );
\digit_histogram_8_V_1_reg_773_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_8_V_reg_576(0),
      Q => \digit_histogram_8_V_1_reg_773_reg_n_7_[0]\,
      R => digit_histogram_8_V_1_reg_773
    );
\digit_histogram_8_V_1_reg_773_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_8_V_reg_576(1),
      Q => \digit_histogram_8_V_1_reg_773_reg_n_7_[1]\,
      R => digit_histogram_8_V_1_reg_773
    );
\digit_histogram_8_V_1_reg_773_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_8_V_reg_576(2),
      Q => \digit_histogram_8_V_1_reg_773_reg_n_7_[2]\,
      R => digit_histogram_8_V_1_reg_773
    );
\digit_histogram_8_V_1_reg_773_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_8_V_reg_576(3),
      Q => \digit_histogram_8_V_1_reg_773_reg_n_7_[3]\,
      R => digit_histogram_8_V_1_reg_773
    );
\digit_histogram_8_V_1_reg_773_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_8_V_reg_576(4),
      Q => \digit_histogram_8_V_1_reg_773_reg_n_7_[4]\,
      R => digit_histogram_8_V_1_reg_773
    );
\digit_histogram_8_V_1_reg_773_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_8_V_reg_576(5),
      Q => \digit_histogram_8_V_1_reg_773_reg_n_7_[5]\,
      R => digit_histogram_8_V_1_reg_773
    );
\digit_histogram_8_V_1_reg_773_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_8_V_reg_576(6),
      Q => \digit_histogram_8_V_1_reg_773_reg_n_7_[6]\,
      R => digit_histogram_8_V_1_reg_773
    );
\digit_histogram_8_V_1_reg_773_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_8_V_reg_576(7),
      Q => \digit_histogram_8_V_1_reg_773_reg_n_7_[7]\,
      R => digit_histogram_8_V_1_reg_773
    );
\digit_histogram_8_V_3_reg_1851[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_773_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_8_V_3_reg_1851[0]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1851[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_773_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_8_V_3_reg_1851[1]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1851[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_773_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_8_V_3_reg_1851[2]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1851[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_773_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_8_V_3_reg_1851[3]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1851[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_773_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_8_V_3_reg_1851[4]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1851[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_773_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_8_V_3_reg_1851[5]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1851[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_773_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_8_V_3_reg_1851[6]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1851[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => p_091_0_i_i_reg_1962(2),
      I5 => \digit_histogram_14_3_reg_1785[7]_i_3_n_7\,
      O => \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7\
    );
\digit_histogram_8_V_3_reg_1851[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_8_V_1_reg_773_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_8_V_3_reg_1851[7]_i_2_n_7\
    );
\digit_histogram_8_V_3_reg_1851_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7\,
      D => \digit_histogram_8_V_3_reg_1851[0]_i_1_n_7\,
      Q => \digit_histogram_8_V_3_reg_1851_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_8_V_3_reg_1851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7\,
      D => \digit_histogram_8_V_3_reg_1851[1]_i_1_n_7\,
      Q => \digit_histogram_8_V_3_reg_1851_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_8_V_3_reg_1851_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7\,
      D => \digit_histogram_8_V_3_reg_1851[2]_i_1_n_7\,
      Q => \digit_histogram_8_V_3_reg_1851_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_8_V_3_reg_1851_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7\,
      D => \digit_histogram_8_V_3_reg_1851[3]_i_1_n_7\,
      Q => \digit_histogram_8_V_3_reg_1851_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_8_V_3_reg_1851_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7\,
      D => \digit_histogram_8_V_3_reg_1851[4]_i_1_n_7\,
      Q => \digit_histogram_8_V_3_reg_1851_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_8_V_3_reg_1851_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7\,
      D => \digit_histogram_8_V_3_reg_1851[5]_i_1_n_7\,
      Q => \digit_histogram_8_V_3_reg_1851_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_8_V_3_reg_1851_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7\,
      D => \digit_histogram_8_V_3_reg_1851[6]_i_1_n_7\,
      Q => \digit_histogram_8_V_3_reg_1851_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_8_V_3_reg_1851_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_8_V_3_reg_1851[7]_i_1_n_7\,
      D => \digit_histogram_8_V_3_reg_1851[7]_i_2_n_7\,
      Q => \digit_histogram_8_V_3_reg_1851_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_8_V_5_reg_3239[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7\,
      I2 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[0]\,
      O => \digit_histogram_8_V_5_reg_3239[0]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3239[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7\,
      I2 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[1]\,
      O => \digit_histogram_8_V_5_reg_3239[1]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3239[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7\,
      I2 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[2]\,
      O => \digit_histogram_8_V_5_reg_3239[2]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3239[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7\,
      I2 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[3]\,
      O => \digit_histogram_8_V_5_reg_3239[3]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3239[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7\,
      I2 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[4]\,
      O => \digit_histogram_8_V_5_reg_3239[4]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3239[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7\,
      I2 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[5]\,
      O => \digit_histogram_8_V_5_reg_3239[5]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3239[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7\,
      I2 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[6]\,
      O => \digit_histogram_8_V_5_reg_3239[6]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3239[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7\,
      I2 => \digit_histogram_8_V_3_reg_1851_reg_n_7_[7]\,
      O => \digit_histogram_8_V_5_reg_3239[7]_i_1_n_7\
    );
\digit_histogram_8_V_5_reg_3239[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(0),
      I1 => p_091_0_i_i_reg_1962(2),
      I2 => p_091_0_i_i_reg_1962(3),
      I3 => ap_CS_fsm_state11,
      I4 => p_091_0_i_i_reg_1962(1),
      O => \digit_histogram_8_V_5_reg_3239[7]_i_2_n_7\
    );
\digit_histogram_8_V_5_reg_3239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_8_V_5_reg_3239[0]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3239(0),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_8_V_5_reg_3239[1]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3239(1),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_8_V_5_reg_3239[2]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3239(2),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3239_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_8_V_5_reg_3239[3]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3239(3),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3239_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_8_V_5_reg_3239[4]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3239(4),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3239_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_8_V_5_reg_3239[5]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3239(5),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3239_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_8_V_5_reg_3239[6]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3239(6),
      R => '0'
    );
\digit_histogram_8_V_5_reg_3239_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_8_V_5_reg_3239[7]_i_1_n_7\,
      Q => digit_histogram_8_V_5_reg_3239(7),
      R => '0'
    );
\digit_histogram_8_V_reg_576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_8_V_5_reg_3239(0),
      Q => digit_histogram_8_V_reg_576(0),
      R => '0'
    );
\digit_histogram_8_V_reg_576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_8_V_5_reg_3239(1),
      Q => digit_histogram_8_V_reg_576(1),
      R => '0'
    );
\digit_histogram_8_V_reg_576_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_8_V_5_reg_3239(2),
      Q => digit_histogram_8_V_reg_576(2),
      R => '0'
    );
\digit_histogram_8_V_reg_576_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_8_V_5_reg_3239(3),
      Q => digit_histogram_8_V_reg_576(3),
      R => '0'
    );
\digit_histogram_8_V_reg_576_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_8_V_5_reg_3239(4),
      Q => digit_histogram_8_V_reg_576(4),
      R => '0'
    );
\digit_histogram_8_V_reg_576_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_8_V_5_reg_3239(5),
      Q => digit_histogram_8_V_reg_576(5),
      R => '0'
    );
\digit_histogram_8_V_reg_576_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_8_V_5_reg_3239(6),
      Q => digit_histogram_8_V_reg_576(6),
      R => '0'
    );
\digit_histogram_8_V_reg_576_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_8_V_5_reg_3239(7),
      Q => digit_histogram_8_V_reg_576(7),
      R => '0'
    );
\digit_histogram_9_V_1_reg_762[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(0),
      I1 => ap_CS_fsm_state6,
      I2 => i_0_i_i_reg_872_reg(2),
      I3 => i_0_i_i_reg_872_reg(3),
      I4 => i_0_i_i_reg_872_reg(1),
      O => digit_histogram_9_V_1_reg_762
    );
\digit_histogram_9_V_1_reg_762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_9_V_reg_564(0),
      Q => \digit_histogram_9_V_1_reg_762_reg_n_7_[0]\,
      R => digit_histogram_9_V_1_reg_762
    );
\digit_histogram_9_V_1_reg_762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_9_V_reg_564(1),
      Q => \digit_histogram_9_V_1_reg_762_reg_n_7_[1]\,
      R => digit_histogram_9_V_1_reg_762
    );
\digit_histogram_9_V_1_reg_762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_9_V_reg_564(2),
      Q => \digit_histogram_9_V_1_reg_762_reg_n_7_[2]\,
      R => digit_histogram_9_V_1_reg_762
    );
\digit_histogram_9_V_1_reg_762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_9_V_reg_564(3),
      Q => \digit_histogram_9_V_1_reg_762_reg_n_7_[3]\,
      R => digit_histogram_9_V_1_reg_762
    );
\digit_histogram_9_V_1_reg_762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_9_V_reg_564(4),
      Q => \digit_histogram_9_V_1_reg_762_reg_n_7_[4]\,
      R => digit_histogram_9_V_1_reg_762
    );
\digit_histogram_9_V_1_reg_762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_9_V_reg_564(5),
      Q => \digit_histogram_9_V_1_reg_762_reg_n_7_[5]\,
      R => digit_histogram_9_V_1_reg_762
    );
\digit_histogram_9_V_1_reg_762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_9_V_reg_564(6),
      Q => \digit_histogram_9_V_1_reg_762_reg_n_7_[6]\,
      R => digit_histogram_9_V_1_reg_762
    );
\digit_histogram_9_V_1_reg_762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_0_i_i_reg_872,
      D => digit_histogram_9_V_reg_564(7),
      Q => \digit_histogram_9_V_1_reg_762_reg_n_7_[7]\,
      R => digit_histogram_9_V_1_reg_762
    );
\digit_histogram_9_V_3_reg_1840[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_762_reg_n_7_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(0),
      O => \digit_histogram_9_V_3_reg_1840[0]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1840[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_762_reg_n_7_[1]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(1),
      O => \digit_histogram_9_V_3_reg_1840[1]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1840[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_762_reg_n_7_[2]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(2),
      O => \digit_histogram_9_V_3_reg_1840[2]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1840[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_762_reg_n_7_[3]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(3),
      O => \digit_histogram_9_V_3_reg_1840[3]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1840[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_762_reg_n_7_[4]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(4),
      O => \digit_histogram_9_V_3_reg_1840[4]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1840[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_762_reg_n_7_[5]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(5),
      O => \digit_histogram_9_V_3_reg_1840[5]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1840[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_762_reg_n_7_[6]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(6),
      O => \digit_histogram_9_V_3_reg_1840[6]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1840[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => p_091_0_i_i_reg_1962(1),
      I2 => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      I3 => p_091_0_i_i_reg_1962(3),
      I4 => p_091_0_i_i_reg_1962(2),
      I5 => \digit_histogram_1_V_3_reg_1928[7]_i_3_n_7\,
      O => \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7\
    );
\digit_histogram_9_V_3_reg_1840[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \digit_histogram_9_V_1_reg_762_reg_n_7_[7]\,
      I1 => ap_CS_fsm_state7,
      I2 => digit_histogram_0_V_reg_1950_reg(7),
      O => \digit_histogram_9_V_3_reg_1840[7]_i_2_n_7\
    );
\digit_histogram_9_V_3_reg_1840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7\,
      D => \digit_histogram_9_V_3_reg_1840[0]_i_1_n_7\,
      Q => \digit_histogram_9_V_3_reg_1840_reg_n_7_[0]\,
      R => '0'
    );
\digit_histogram_9_V_3_reg_1840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7\,
      D => \digit_histogram_9_V_3_reg_1840[1]_i_1_n_7\,
      Q => \digit_histogram_9_V_3_reg_1840_reg_n_7_[1]\,
      R => '0'
    );
\digit_histogram_9_V_3_reg_1840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7\,
      D => \digit_histogram_9_V_3_reg_1840[2]_i_1_n_7\,
      Q => \digit_histogram_9_V_3_reg_1840_reg_n_7_[2]\,
      R => '0'
    );
\digit_histogram_9_V_3_reg_1840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7\,
      D => \digit_histogram_9_V_3_reg_1840[3]_i_1_n_7\,
      Q => \digit_histogram_9_V_3_reg_1840_reg_n_7_[3]\,
      R => '0'
    );
\digit_histogram_9_V_3_reg_1840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7\,
      D => \digit_histogram_9_V_3_reg_1840[4]_i_1_n_7\,
      Q => \digit_histogram_9_V_3_reg_1840_reg_n_7_[4]\,
      R => '0'
    );
\digit_histogram_9_V_3_reg_1840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7\,
      D => \digit_histogram_9_V_3_reg_1840[5]_i_1_n_7\,
      Q => \digit_histogram_9_V_3_reg_1840_reg_n_7_[5]\,
      R => '0'
    );
\digit_histogram_9_V_3_reg_1840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7\,
      D => \digit_histogram_9_V_3_reg_1840[6]_i_1_n_7\,
      Q => \digit_histogram_9_V_3_reg_1840_reg_n_7_[6]\,
      R => '0'
    );
\digit_histogram_9_V_3_reg_1840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_histogram_9_V_3_reg_1840[7]_i_1_n_7\,
      D => \digit_histogram_9_V_3_reg_1840[7]_i_2_n_7\,
      Q => \digit_histogram_9_V_3_reg_1840_reg_n_7_[7]\,
      R => '0'
    );
\digit_histogram_9_V_5_reg_3184[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(0),
      I1 => \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7\,
      I2 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[0]\,
      O => \digit_histogram_9_V_5_reg_3184[0]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3184[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(1),
      I1 => \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7\,
      I2 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[1]\,
      O => \digit_histogram_9_V_5_reg_3184[1]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3184[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(2),
      I1 => \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7\,
      I2 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[2]\,
      O => \digit_histogram_9_V_5_reg_3184[2]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3184[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(3),
      I1 => \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7\,
      I2 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[3]\,
      O => \digit_histogram_9_V_5_reg_3184[3]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3184[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(4),
      I1 => \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7\,
      I2 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[4]\,
      O => \digit_histogram_9_V_5_reg_3184[4]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3184[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(5),
      I1 => \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7\,
      I2 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[5]\,
      O => \digit_histogram_9_V_5_reg_3184[5]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3184[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(6),
      I1 => \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7\,
      I2 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[6]\,
      O => \digit_histogram_9_V_5_reg_3184[6]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3184[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_histogram_0_V_reg_1950_reg(7),
      I1 => \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7\,
      I2 => \digit_histogram_9_V_3_reg_1840_reg_n_7_[7]\,
      O => \digit_histogram_9_V_5_reg_3184[7]_i_1_n_7\
    );
\digit_histogram_9_V_5_reg_3184[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => p_091_0_i_i_reg_1962(0),
      I1 => p_091_0_i_i_reg_1962(2),
      I2 => p_091_0_i_i_reg_1962(3),
      I3 => ap_CS_fsm_state11,
      I4 => p_091_0_i_i_reg_1962(1),
      O => \digit_histogram_9_V_5_reg_3184[7]_i_2_n_7\
    );
\digit_histogram_9_V_5_reg_3184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_9_V_5_reg_3184[0]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3184(0),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_9_V_5_reg_3184[1]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3184(1),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_9_V_5_reg_3184[2]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3184(2),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_9_V_5_reg_3184[3]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3184(3),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_9_V_5_reg_3184[4]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3184(4),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_9_V_5_reg_3184[5]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3184(5),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_9_V_5_reg_3184[6]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3184(6),
      R => '0'
    );
\digit_histogram_9_V_5_reg_3184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \digit_histogram_9_V_5_reg_3184[7]_i_1_n_7\,
      Q => digit_histogram_9_V_5_reg_3184(7),
      R => '0'
    );
\digit_histogram_9_V_reg_564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_9_V_5_reg_3184(0),
      Q => digit_histogram_9_V_reg_564(0),
      R => '0'
    );
\digit_histogram_9_V_reg_564_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_9_V_5_reg_3184(1),
      Q => digit_histogram_9_V_reg_564(1),
      R => '0'
    );
\digit_histogram_9_V_reg_564_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_9_V_5_reg_3184(2),
      Q => digit_histogram_9_V_reg_564(2),
      R => '0'
    );
\digit_histogram_9_V_reg_564_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_9_V_5_reg_3184(3),
      Q => digit_histogram_9_V_reg_564(3),
      R => '0'
    );
\digit_histogram_9_V_reg_564_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_9_V_5_reg_3184(4),
      Q => digit_histogram_9_V_reg_564(4),
      R => '0'
    );
\digit_histogram_9_V_reg_564_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_9_V_5_reg_3184(5),
      Q => digit_histogram_9_V_reg_564(5),
      R => '0'
    );
\digit_histogram_9_V_reg_564_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_9_V_5_reg_3184(6),
      Q => digit_histogram_9_V_reg_564(6),
      R => '0'
    );
\digit_histogram_9_V_reg_564_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => digit_histogram_9_V_5_reg_3184(7),
      Q => digit_histogram_9_V_reg_564(7),
      R => '0'
    );
\digit_location_0_V_1_reg_5760[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(0),
      I1 => digit_location_0_V_s_reg_4901(0),
      I2 => \digit_location_0_V_1_reg_5760[7]_i_2_n_7\,
      I3 => digit_location_0_V_reg_4912(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => re_sort_location_las_1_reg_7071(0),
      O => \digit_location_0_V_1_reg_5760[0]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5760[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(1),
      I1 => digit_location_0_V_s_reg_4901(1),
      I2 => \digit_location_0_V_1_reg_5760[7]_i_2_n_7\,
      I3 => digit_location_0_V_reg_4912(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => re_sort_location_las_1_reg_7071(1),
      O => \digit_location_0_V_1_reg_5760[1]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5760[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(2),
      I1 => digit_location_0_V_s_reg_4901(2),
      I2 => \digit_location_0_V_1_reg_5760[7]_i_2_n_7\,
      I3 => digit_location_0_V_reg_4912(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => re_sort_location_las_1_reg_7071(2),
      O => \digit_location_0_V_1_reg_5760[2]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5760[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(3),
      I1 => digit_location_0_V_s_reg_4901(3),
      I2 => \digit_location_0_V_1_reg_5760[7]_i_2_n_7\,
      I3 => digit_location_0_V_reg_4912(3),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => re_sort_location_las_1_reg_7071(3),
      O => \digit_location_0_V_1_reg_5760[3]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5760[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(4),
      I1 => digit_location_0_V_s_reg_4901(4),
      I2 => \digit_location_0_V_1_reg_5760[7]_i_2_n_7\,
      I3 => digit_location_0_V_reg_4912(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => re_sort_location_las_1_reg_7071(4),
      O => \digit_location_0_V_1_reg_5760[4]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5760[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(5),
      I1 => digit_location_0_V_s_reg_4901(5),
      I2 => \digit_location_0_V_1_reg_5760[7]_i_2_n_7\,
      I3 => digit_location_0_V_reg_4912(5),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => re_sort_location_las_1_reg_7071(5),
      O => \digit_location_0_V_1_reg_5760[5]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5760[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_s_reg_4901(6),
      I1 => digit_location_0_V_1_reg_5760(6),
      I2 => \digit_location_0_V_1_reg_5760[7]_i_2_n_7\,
      I3 => digit_location_0_V_reg_4912(6),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => re_sort_location_las_1_reg_7071(6),
      O => \digit_location_0_V_1_reg_5760[6]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5760[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_s_reg_4901(7),
      I1 => digit_location_0_V_1_reg_5760(7),
      I2 => \digit_location_0_V_1_reg_5760[7]_i_2_n_7\,
      I3 => digit_location_0_V_reg_4912(7),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => re_sort_location_las_1_reg_7071(7),
      O => \digit_location_0_V_1_reg_5760[7]_i_1_n_7\
    );
\digit_location_0_V_1_reg_5760[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \digit_location_3_V_4_reg_5595[7]_i_3_n_7\,
      I1 => p_0149_0_i_i_reg_4923(0),
      I2 => sorting_frequency_V_U_n_49,
      I3 => digit_V_1_reg_7051(0),
      I4 => p_0149_0_i_i_reg_4923(1),
      I5 => digit_V_1_reg_7051(1),
      O => \digit_location_0_V_1_reg_5760[7]_i_2_n_7\
    );
\digit_location_0_V_1_reg_5760_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_0_V_1_reg_5760[0]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5760(0),
      R => '0'
    );
\digit_location_0_V_1_reg_5760_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_0_V_1_reg_5760[1]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5760(1),
      R => '0'
    );
\digit_location_0_V_1_reg_5760_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_0_V_1_reg_5760[2]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5760(2),
      R => '0'
    );
\digit_location_0_V_1_reg_5760_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_0_V_1_reg_5760[3]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5760(3),
      R => '0'
    );
\digit_location_0_V_1_reg_5760_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_0_V_1_reg_5760[4]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5760(4),
      R => '0'
    );
\digit_location_0_V_1_reg_5760_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_0_V_1_reg_5760[5]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5760(5),
      R => '0'
    );
\digit_location_0_V_1_reg_5760_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_0_V_1_reg_5760[6]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5760(6),
      R => '0'
    );
\digit_location_0_V_1_reg_5760_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_0_V_1_reg_5760[7]_i_1_n_7\,
      Q => digit_location_0_V_1_reg_5760(7),
      R => '0'
    );
\digit_location_0_V_reg_4912[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_0_V_reg_4912(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => re_sort_location_las_1_reg_7071(0),
      O => \digit_location_0_V_reg_4912[0]_i_1_n_7\
    );
\digit_location_0_V_reg_4912[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln67_reg_7031_pp4_iter1_reg,
      I1 => \^sort_u0_out_value_v_ce0\,
      O => \digit_location_0_V_reg_4912[0]_i_2_n_7\
    );
\digit_location_0_V_reg_4912[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_0_V_reg_4912(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => re_sort_location_las_1_reg_7071(1),
      O => \digit_location_0_V_reg_4912[1]_i_1_n_7\
    );
\digit_location_0_V_reg_4912[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_0_V_reg_4912(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => re_sort_location_las_1_reg_7071(2),
      O => \digit_location_0_V_reg_4912[2]_i_1_n_7\
    );
\digit_location_0_V_reg_4912[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_0_V_reg_4912(3),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => re_sort_location_las_1_reg_7071(3),
      O => \digit_location_0_V_reg_4912[3]_i_1_n_7\
    );
\digit_location_0_V_reg_4912[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln67_reg_7031_pp4_iter1_reg,
      I1 => \^sort_u0_out_value_v_ce0\,
      O => \digit_location_0_V_reg_4912[3]_i_2_n_7\
    );
\digit_location_0_V_reg_4912[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_0_V_reg_4912(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => re_sort_location_las_1_reg_7071(4),
      O => \digit_location_0_V_reg_4912[4]_i_1_n_7\
    );
\digit_location_0_V_reg_4912[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_0_V_reg_4912(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => re_sort_location_las_1_reg_7071(5),
      O => \digit_location_0_V_reg_4912[5]_i_1_n_7\
    );
\digit_location_0_V_reg_4912[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln67_reg_7031_pp4_iter1_reg,
      I1 => \^sort_u0_out_value_v_ce0\,
      O => \digit_location_0_V_reg_4912[5]_i_2_n_7\
    );
\digit_location_0_V_reg_4912[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_0_V_reg_4912(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => re_sort_location_las_1_reg_7071(6),
      O => \digit_location_0_V_reg_4912[6]_i_1_n_7\
    );
\digit_location_0_V_reg_4912[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_0_V_reg_4912(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => re_sort_location_las_1_reg_7071(7),
      O => \digit_location_0_V_reg_4912[7]_i_1_n_7\
    );
\digit_location_0_V_reg_4912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4912[0]_i_1_n_7\,
      Q => digit_location_0_V_reg_4912(0),
      R => '0'
    );
\digit_location_0_V_reg_4912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4912[1]_i_1_n_7\,
      Q => digit_location_0_V_reg_4912(1),
      R => '0'
    );
\digit_location_0_V_reg_4912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4912[2]_i_1_n_7\,
      Q => digit_location_0_V_reg_4912(2),
      R => '0'
    );
\digit_location_0_V_reg_4912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4912[3]_i_1_n_7\,
      Q => digit_location_0_V_reg_4912(3),
      R => '0'
    );
\digit_location_0_V_reg_4912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4912[4]_i_1_n_7\,
      Q => digit_location_0_V_reg_4912(4),
      R => '0'
    );
\digit_location_0_V_reg_4912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4912[5]_i_1_n_7\,
      Q => digit_location_0_V_reg_4912(5),
      R => '0'
    );
\digit_location_0_V_reg_4912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4912[6]_i_1_n_7\,
      Q => digit_location_0_V_reg_4912(6),
      R => '0'
    );
\digit_location_0_V_reg_4912_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_reg_4912[7]_i_1_n_7\,
      Q => digit_location_0_V_reg_4912(7),
      R => '0'
    );
\digit_location_0_V_s_reg_4901[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_0_V_s_reg_4901(0),
      O => \digit_location_0_V_s_reg_4901[0]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4901[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_0_V_s_reg_4901(1),
      O => \digit_location_0_V_s_reg_4901[1]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4901[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_0_V_s_reg_4901(2),
      O => \digit_location_0_V_s_reg_4901[2]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4901[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(3),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_0_V_s_reg_4901(3),
      O => \digit_location_0_V_s_reg_4901[3]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4901[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_0_V_s_reg_4901(4),
      O => \digit_location_0_V_s_reg_4901[4]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4901[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => digit_location_0_V_1_reg_5760(5),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_0_V_s_reg_4901(5),
      O => \digit_location_0_V_s_reg_4901[5]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4901[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_s_reg_4901(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_0_V_1_reg_5760(6),
      O => \digit_location_0_V_s_reg_4901[6]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4901[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_s_reg_4901(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_0_V_1_reg_5760(7),
      O => \digit_location_0_V_s_reg_4901[7]_i_1_n_7\
    );
\digit_location_0_V_s_reg_4901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4901[0]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4901(0),
      R => ap_CS_fsm_state13
    );
\digit_location_0_V_s_reg_4901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4901[1]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4901(1),
      R => ap_CS_fsm_state13
    );
\digit_location_0_V_s_reg_4901_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4901[2]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4901(2),
      R => ap_CS_fsm_state13
    );
\digit_location_0_V_s_reg_4901_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4901[3]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4901(3),
      R => ap_CS_fsm_state13
    );
\digit_location_0_V_s_reg_4901_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4901[4]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4901(4),
      R => ap_CS_fsm_state13
    );
\digit_location_0_V_s_reg_4901_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4901[5]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4901(5),
      R => ap_CS_fsm_state13
    );
\digit_location_0_V_s_reg_4901_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4901[6]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4901(6),
      R => ap_CS_fsm_state13
    );
\digit_location_0_V_s_reg_4901_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_0_V_s_reg_4901[7]_i_1_n_7\,
      Q => digit_location_0_V_s_reg_4901(7),
      R => ap_CS_fsm_state13
    );
\digit_location_10_V_1_reg_3789[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_10_V_reg_372(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_10_V_1_reg_3789[3]_i_2_n_7\
    );
\digit_location_10_V_1_reg_3789[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_10_V_reg_372(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_10_V_1_reg_3789[3]_i_3_n_7\
    );
\digit_location_10_V_1_reg_3789[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_10_V_reg_372(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_10_V_1_reg_3789[3]_i_4_n_7\
    );
\digit_location_10_V_1_reg_3789[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_10_V_reg_372(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_10_V_1_reg_3789[3]_i_5_n_7\
    );
\digit_location_10_V_1_reg_3789[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899,
      I1 => i6_0_i_i_reg_3899_reg(1),
      I2 => i6_0_i_i_reg_3899_reg(0),
      I3 => i6_0_i_i_reg_3899_reg(3),
      I4 => i6_0_i_i_reg_3899_reg(2),
      I5 => ap_CS_fsm_state12,
      O => \digit_location_10_V_1_reg_3789[7]_i_1_n_7\
    );
\digit_location_10_V_1_reg_3789[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_10_V_reg_372(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_10_V_1_reg_3789[7]_i_3_n_7\
    );
\digit_location_10_V_1_reg_3789[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_10_V_reg_372(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_10_V_1_reg_3789[7]_i_4_n_7\
    );
\digit_location_10_V_1_reg_3789[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_10_V_reg_372(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_10_V_1_reg_3789[7]_i_5_n_7\
    );
\digit_location_10_V_1_reg_3789[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_10_V_reg_372(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_10_V_1_reg_3789[7]_i_6_n_7\
    );
\digit_location_10_V_1_reg_3789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_10_V_1_reg_3789[7]_i_1_n_7\,
      D => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_14\,
      Q => digit_location_10_V_1_reg_3789(0),
      R => '0'
    );
\digit_location_10_V_1_reg_3789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_10_V_1_reg_3789[7]_i_1_n_7\,
      D => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_13\,
      Q => digit_location_10_V_1_reg_3789(1),
      R => '0'
    );
\digit_location_10_V_1_reg_3789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_10_V_1_reg_3789[7]_i_1_n_7\,
      D => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_12\,
      Q => digit_location_10_V_1_reg_3789(2),
      R => '0'
    );
\digit_location_10_V_1_reg_3789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_10_V_1_reg_3789[7]_i_1_n_7\,
      D => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_11\,
      Q => digit_location_10_V_1_reg_3789(3),
      R => '0'
    );
\digit_location_10_V_1_reg_3789_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_11\,
      O(2) => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_12\,
      O(1) => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_13\,
      O(0) => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_14\,
      S(3) => \digit_location_10_V_1_reg_3789[3]_i_2_n_7\,
      S(2) => \digit_location_10_V_1_reg_3789[3]_i_3_n_7\,
      S(1) => \digit_location_10_V_1_reg_3789[3]_i_4_n_7\,
      S(0) => \digit_location_10_V_1_reg_3789[3]_i_5_n_7\
    );
\digit_location_10_V_1_reg_3789_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_10_V_1_reg_3789[7]_i_1_n_7\,
      D => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_14\,
      Q => digit_location_10_V_1_reg_3789(4),
      R => '0'
    );
\digit_location_10_V_1_reg_3789_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_10_V_1_reg_3789[7]_i_1_n_7\,
      D => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_13\,
      Q => digit_location_10_V_1_reg_3789(5),
      R => '0'
    );
\digit_location_10_V_1_reg_3789_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_10_V_1_reg_3789[7]_i_1_n_7\,
      D => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_12\,
      Q => digit_location_10_V_1_reg_3789(6),
      R => '0'
    );
\digit_location_10_V_1_reg_3789_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_10_V_1_reg_3789[7]_i_1_n_7\,
      D => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_11\,
      Q => digit_location_10_V_1_reg_3789(7),
      R => '0'
    );
\digit_location_10_V_1_reg_3789_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_10_V_1_reg_3789_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_10_V_1_reg_3789_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_11\,
      O(2) => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_12\,
      O(1) => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_13\,
      O(0) => \digit_location_10_V_1_reg_3789_reg[7]_i_2_n_14\,
      S(3) => \digit_location_10_V_1_reg_3789[7]_i_3_n_7\,
      S(2) => \digit_location_10_V_1_reg_3789[7]_i_4_n_7\,
      S(1) => \digit_location_10_V_1_reg_3789[7]_i_5_n_7\,
      S(0) => \digit_location_10_V_1_reg_3789[7]_i_6_n_7\
    );
\digit_location_10_V_3_reg_4791[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3789(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_10_V_4_reg_5210(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_10_V_3_reg_4791(0),
      O => \digit_location_10_V_3_reg_4791[0]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4791[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3789(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_10_V_4_reg_5210(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_10_V_3_reg_4791(1),
      O => \digit_location_10_V_3_reg_4791[1]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4791[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3789(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_10_V_4_reg_5210(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_10_V_3_reg_4791(2),
      O => \digit_location_10_V_3_reg_4791[2]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4791[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3789(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_10_V_4_reg_5210(3),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_10_V_3_reg_4791(3),
      O => \digit_location_10_V_3_reg_4791[3]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4791[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3789(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_10_V_4_reg_5210(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_10_V_3_reg_4791(4),
      O => \digit_location_10_V_3_reg_4791[4]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4791[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3789(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_10_V_4_reg_5210(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_10_V_3_reg_4791(5),
      O => \digit_location_10_V_3_reg_4791[5]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4791[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3789(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_10_V_3_reg_4791(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_10_V_4_reg_5210(6),
      O => \digit_location_10_V_3_reg_4791[6]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4791[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_10_V_1_reg_3789(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_10_V_3_reg_4791(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_10_V_4_reg_5210(7),
      O => \digit_location_10_V_3_reg_4791[7]_i_1_n_7\
    );
\digit_location_10_V_3_reg_4791_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4791[0]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4791(0),
      R => '0'
    );
\digit_location_10_V_3_reg_4791_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4791[1]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4791(1),
      R => '0'
    );
\digit_location_10_V_3_reg_4791_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4791[2]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4791(2),
      R => '0'
    );
\digit_location_10_V_3_reg_4791_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4791[3]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4791(3),
      R => '0'
    );
\digit_location_10_V_3_reg_4791_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4791[4]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4791(4),
      R => '0'
    );
\digit_location_10_V_3_reg_4791_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4791[5]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4791(5),
      R => '0'
    );
\digit_location_10_V_3_reg_4791_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4791[6]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4791(6),
      R => '0'
    );
\digit_location_10_V_3_reg_4791_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_10_V_3_reg_4791[7]_i_1_n_7\,
      Q => digit_location_10_V_3_reg_4791(7),
      R => '0'
    );
\digit_location_10_V_4_reg_5210[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_10_V_4_reg_5210[7]_i_2_n_7\,
      I3 => digit_location_10_V_4_reg_5210(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_10_V_3_reg_4791(0),
      O => \digit_location_10_V_4_reg_5210[0]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5210[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_10_V_4_reg_5210[7]_i_2_n_7\,
      I3 => digit_location_10_V_4_reg_5210(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_10_V_3_reg_4791(1),
      O => \digit_location_10_V_4_reg_5210[1]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5210[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_10_V_4_reg_5210[7]_i_2_n_7\,
      I3 => digit_location_10_V_4_reg_5210(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_10_V_3_reg_4791(2),
      O => \digit_location_10_V_4_reg_5210[2]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5210[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_10_V_4_reg_5210[7]_i_2_n_7\,
      I3 => digit_location_10_V_4_reg_5210(3),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_10_V_3_reg_4791(3),
      O => \digit_location_10_V_4_reg_5210[3]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5210[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_10_V_4_reg_5210[7]_i_2_n_7\,
      I3 => digit_location_10_V_4_reg_5210(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_10_V_3_reg_4791(4),
      O => \digit_location_10_V_4_reg_5210[4]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5210[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_10_V_4_reg_5210[7]_i_2_n_7\,
      I3 => digit_location_10_V_4_reg_5210(5),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_10_V_3_reg_4791(5),
      O => \digit_location_10_V_4_reg_5210[5]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5210[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_10_V_4_reg_5210[7]_i_2_n_7\,
      I3 => digit_location_10_V_3_reg_4791(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_10_V_4_reg_5210(6),
      O => \digit_location_10_V_4_reg_5210[6]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5210[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_10_V_4_reg_5210[7]_i_2_n_7\,
      I3 => digit_location_10_V_3_reg_4791(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_10_V_4_reg_5210(7),
      O => \digit_location_10_V_4_reg_5210[7]_i_1_n_7\
    );
\digit_location_10_V_4_reg_5210[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => \digit_location_10_V_4_reg_5210[7]_i_3_n_7\,
      I3 => \digit_location_11_V_4_reg_5155[7]_i_3_n_7\,
      I4 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      O => \digit_location_10_V_4_reg_5210[7]_i_2_n_7\
    );
\digit_location_10_V_4_reg_5210[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => digit_V_1_reg_7051(0),
      I1 => p_0149_0_i_i_reg_4923(0),
      I2 => digit_V_1_reg_7051(1),
      I3 => sorting_frequency_V_U_n_49,
      I4 => p_0149_0_i_i_reg_4923(1),
      O => \digit_location_10_V_4_reg_5210[7]_i_3_n_7\
    );
\digit_location_10_V_4_reg_5210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_10_V_4_reg_5210[0]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5210(0),
      R => '0'
    );
\digit_location_10_V_4_reg_5210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_10_V_4_reg_5210[1]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5210(1),
      R => '0'
    );
\digit_location_10_V_4_reg_5210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_10_V_4_reg_5210[2]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5210(2),
      R => '0'
    );
\digit_location_10_V_4_reg_5210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_10_V_4_reg_5210[3]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5210(3),
      R => '0'
    );
\digit_location_10_V_4_reg_5210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_10_V_4_reg_5210[4]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5210(4),
      R => '0'
    );
\digit_location_10_V_4_reg_5210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_10_V_4_reg_5210[5]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5210(5),
      R => '0'
    );
\digit_location_10_V_4_reg_5210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_10_V_4_reg_5210[6]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5210(6),
      R => '0'
    );
\digit_location_10_V_4_reg_5210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_10_V_4_reg_5210[7]_i_1_n_7\,
      Q => digit_location_10_V_4_reg_5210(7),
      R => '0'
    );
\digit_location_10_V_reg_372[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_10_V_reg_372[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4791(0),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(0)
    );
\digit_location_10_V_reg_372[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_10_V_reg_372[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4791(1),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(1)
    );
\digit_location_10_V_reg_372[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_10_V_reg_372[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4791(2),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(2)
    );
\digit_location_10_V_reg_372[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_10_V_reg_372[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4791(3),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(3)
    );
\digit_location_10_V_reg_372[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_10_V_reg_372[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4791(4),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(4)
    );
\digit_location_10_V_reg_372[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_10_V_reg_372[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4791(5),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(5)
    );
\digit_location_10_V_reg_372[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_10_V_reg_372[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4791(6),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(6)
    );
\digit_location_10_V_reg_372[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_10_V_reg_372[7]_i_2_n_7\,
      I2 => digit_location_10_V_3_reg_4791(7),
      O => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(7)
    );
\digit_location_10_V_reg_372[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => p_0149_0_i_i_reg_4923(1),
      I2 => p_0149_0_i_i_reg_4923(3),
      I3 => ap_CS_fsm_state17,
      I4 => p_0149_0_i_i_reg_4923(2),
      O => \digit_location_10_V_reg_372[7]_i_2_n_7\
    );
\digit_location_10_V_reg_372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(0),
      Q => digit_location_10_V_reg_372(0),
      R => '0'
    );
\digit_location_10_V_reg_372_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(1),
      Q => digit_location_10_V_reg_372(1),
      R => '0'
    );
\digit_location_10_V_reg_372_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(2),
      Q => digit_location_10_V_reg_372(2),
      R => '0'
    );
\digit_location_10_V_reg_372_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(3),
      Q => digit_location_10_V_reg_372(3),
      R => '0'
    );
\digit_location_10_V_reg_372_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(4),
      Q => digit_location_10_V_reg_372(4),
      R => '0'
    );
\digit_location_10_V_reg_372_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(5),
      Q => digit_location_10_V_reg_372(5),
      R => '0'
    );
\digit_location_10_V_reg_372_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(6),
      Q => digit_location_10_V_reg_372(6),
      R => '0'
    );
\digit_location_10_V_reg_372_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_10_V_5_phi_fu_6094_p32(7),
      Q => digit_location_10_V_reg_372(7),
      R => '0'
    );
\digit_location_11_V_1_reg_3778[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_11_V_reg_360(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_11_V_1_reg_3778[3]_i_2_n_7\
    );
\digit_location_11_V_1_reg_3778[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_11_V_reg_360(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_11_V_1_reg_3778[3]_i_3_n_7\
    );
\digit_location_11_V_1_reg_3778[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_11_V_reg_360(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_11_V_1_reg_3778[3]_i_4_n_7\
    );
\digit_location_11_V_1_reg_3778[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_11_V_reg_360(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_11_V_1_reg_3778[3]_i_5_n_7\
    );
\digit_location_11_V_1_reg_3778[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899,
      I1 => i6_0_i_i_reg_3899_reg(3),
      I2 => i6_0_i_i_reg_3899_reg(2),
      I3 => i6_0_i_i_reg_3899_reg(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => ap_CS_fsm_state12,
      O => \digit_location_11_V_1_reg_3778[7]_i_1_n_7\
    );
\digit_location_11_V_1_reg_3778[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_11_V_reg_360(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_11_V_1_reg_3778[7]_i_3_n_7\
    );
\digit_location_11_V_1_reg_3778[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_11_V_reg_360(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_11_V_1_reg_3778[7]_i_4_n_7\
    );
\digit_location_11_V_1_reg_3778[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_11_V_reg_360(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_11_V_1_reg_3778[7]_i_5_n_7\
    );
\digit_location_11_V_1_reg_3778[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_11_V_reg_360(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_11_V_1_reg_3778[7]_i_6_n_7\
    );
\digit_location_11_V_1_reg_3778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_11_V_1_reg_3778[7]_i_1_n_7\,
      D => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_14\,
      Q => digit_location_11_V_1_reg_3778(0),
      R => '0'
    );
\digit_location_11_V_1_reg_3778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_11_V_1_reg_3778[7]_i_1_n_7\,
      D => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_13\,
      Q => digit_location_11_V_1_reg_3778(1),
      R => '0'
    );
\digit_location_11_V_1_reg_3778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_11_V_1_reg_3778[7]_i_1_n_7\,
      D => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_12\,
      Q => digit_location_11_V_1_reg_3778(2),
      R => '0'
    );
\digit_location_11_V_1_reg_3778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_11_V_1_reg_3778[7]_i_1_n_7\,
      D => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_11\,
      Q => digit_location_11_V_1_reg_3778(3),
      R => '0'
    );
\digit_location_11_V_1_reg_3778_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_11\,
      O(2) => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_12\,
      O(1) => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_13\,
      O(0) => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_14\,
      S(3) => \digit_location_11_V_1_reg_3778[3]_i_2_n_7\,
      S(2) => \digit_location_11_V_1_reg_3778[3]_i_3_n_7\,
      S(1) => \digit_location_11_V_1_reg_3778[3]_i_4_n_7\,
      S(0) => \digit_location_11_V_1_reg_3778[3]_i_5_n_7\
    );
\digit_location_11_V_1_reg_3778_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_11_V_1_reg_3778[7]_i_1_n_7\,
      D => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_14\,
      Q => digit_location_11_V_1_reg_3778(4),
      R => '0'
    );
\digit_location_11_V_1_reg_3778_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_11_V_1_reg_3778[7]_i_1_n_7\,
      D => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_13\,
      Q => digit_location_11_V_1_reg_3778(5),
      R => '0'
    );
\digit_location_11_V_1_reg_3778_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_11_V_1_reg_3778[7]_i_1_n_7\,
      D => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_12\,
      Q => digit_location_11_V_1_reg_3778(6),
      R => '0'
    );
\digit_location_11_V_1_reg_3778_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_11_V_1_reg_3778[7]_i_1_n_7\,
      D => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_11\,
      Q => digit_location_11_V_1_reg_3778(7),
      R => '0'
    );
\digit_location_11_V_1_reg_3778_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_11_V_1_reg_3778_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_11_V_1_reg_3778_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_11\,
      O(2) => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_12\,
      O(1) => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_13\,
      O(0) => \digit_location_11_V_1_reg_3778_reg[7]_i_2_n_14\,
      S(3) => \digit_location_11_V_1_reg_3778[7]_i_3_n_7\,
      S(2) => \digit_location_11_V_1_reg_3778[7]_i_4_n_7\,
      S(1) => \digit_location_11_V_1_reg_3778[7]_i_5_n_7\,
      S(0) => \digit_location_11_V_1_reg_3778[7]_i_6_n_7\
    );
\digit_location_11_V_3_reg_4780[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3778(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_11_V_4_reg_5155(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_11_V_3_reg_4780(0),
      O => \digit_location_11_V_3_reg_4780[0]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4780[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3778(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_11_V_4_reg_5155(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_11_V_3_reg_4780(1),
      O => \digit_location_11_V_3_reg_4780[1]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4780[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3778(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_11_V_4_reg_5155(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_11_V_3_reg_4780(2),
      O => \digit_location_11_V_3_reg_4780[2]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4780[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3778(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_11_V_4_reg_5155(3),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_11_V_3_reg_4780(3),
      O => \digit_location_11_V_3_reg_4780[3]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4780[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3778(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_11_V_4_reg_5155(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_11_V_3_reg_4780(4),
      O => \digit_location_11_V_3_reg_4780[4]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4780[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3778(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_11_V_4_reg_5155(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_11_V_3_reg_4780(5),
      O => \digit_location_11_V_3_reg_4780[5]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4780[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3778(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_11_V_3_reg_4780(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_11_V_4_reg_5155(6),
      O => \digit_location_11_V_3_reg_4780[6]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4780[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_11_V_1_reg_3778(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_11_V_3_reg_4780(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_11_V_4_reg_5155(7),
      O => \digit_location_11_V_3_reg_4780[7]_i_1_n_7\
    );
\digit_location_11_V_3_reg_4780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4780[0]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4780(0),
      R => '0'
    );
\digit_location_11_V_3_reg_4780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4780[1]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4780(1),
      R => '0'
    );
\digit_location_11_V_3_reg_4780_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4780[2]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4780(2),
      R => '0'
    );
\digit_location_11_V_3_reg_4780_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4780[3]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4780(3),
      R => '0'
    );
\digit_location_11_V_3_reg_4780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4780[4]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4780(4),
      R => '0'
    );
\digit_location_11_V_3_reg_4780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4780[5]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4780(5),
      R => '0'
    );
\digit_location_11_V_3_reg_4780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4780[6]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4780(6),
      R => '0'
    );
\digit_location_11_V_3_reg_4780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_11_V_3_reg_4780[7]_i_1_n_7\,
      Q => digit_location_11_V_3_reg_4780(7),
      R => '0'
    );
\digit_location_11_V_4_reg_5155[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_11_V_4_reg_5155[7]_i_2_n_7\,
      I3 => digit_location_11_V_4_reg_5155(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_11_V_3_reg_4780(0),
      O => \digit_location_11_V_4_reg_5155[0]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5155[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_11_V_4_reg_5155[7]_i_2_n_7\,
      I3 => digit_location_11_V_4_reg_5155(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_11_V_3_reg_4780(1),
      O => \digit_location_11_V_4_reg_5155[1]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5155[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_11_V_4_reg_5155[7]_i_2_n_7\,
      I3 => digit_location_11_V_4_reg_5155(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_11_V_3_reg_4780(2),
      O => \digit_location_11_V_4_reg_5155[2]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5155[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_11_V_4_reg_5155[7]_i_2_n_7\,
      I3 => digit_location_11_V_4_reg_5155(3),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_11_V_3_reg_4780(3),
      O => \digit_location_11_V_4_reg_5155[3]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5155[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_11_V_4_reg_5155[7]_i_2_n_7\,
      I3 => digit_location_11_V_4_reg_5155(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_11_V_3_reg_4780(4),
      O => \digit_location_11_V_4_reg_5155[4]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5155[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_11_V_4_reg_5155[7]_i_2_n_7\,
      I3 => digit_location_11_V_4_reg_5155(5),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_11_V_3_reg_4780(5),
      O => \digit_location_11_V_4_reg_5155[5]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5155[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_11_V_4_reg_5155[7]_i_2_n_7\,
      I3 => digit_location_11_V_3_reg_4780(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_11_V_4_reg_5155(6),
      O => \digit_location_11_V_4_reg_5155[6]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5155[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_11_V_4_reg_5155[7]_i_2_n_7\,
      I3 => digit_location_11_V_3_reg_4780(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_11_V_4_reg_5155(7),
      O => \digit_location_11_V_4_reg_5155[7]_i_1_n_7\
    );
\digit_location_11_V_4_reg_5155[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(0),
      I3 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(1),
      I4 => \digit_location_11_V_4_reg_5155[7]_i_3_n_7\,
      I5 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      O => \digit_location_11_V_4_reg_5155[7]_i_2_n_7\
    );
\digit_location_11_V_4_reg_5155[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => digit_V_1_reg_7051(2),
      I1 => p_0149_0_i_i_reg_4923(2),
      I2 => digit_V_1_reg_7051(3),
      I3 => sorting_frequency_V_U_n_49,
      I4 => p_0149_0_i_i_reg_4923(3),
      O => \digit_location_11_V_4_reg_5155[7]_i_3_n_7\
    );
\digit_location_11_V_4_reg_5155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_11_V_4_reg_5155[0]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5155(0),
      R => '0'
    );
\digit_location_11_V_4_reg_5155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_11_V_4_reg_5155[1]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5155(1),
      R => '0'
    );
\digit_location_11_V_4_reg_5155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_11_V_4_reg_5155[2]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5155(2),
      R => '0'
    );
\digit_location_11_V_4_reg_5155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_11_V_4_reg_5155[3]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5155(3),
      R => '0'
    );
\digit_location_11_V_4_reg_5155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_11_V_4_reg_5155[4]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5155(4),
      R => '0'
    );
\digit_location_11_V_4_reg_5155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_11_V_4_reg_5155[5]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5155(5),
      R => '0'
    );
\digit_location_11_V_4_reg_5155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_11_V_4_reg_5155[6]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5155(6),
      R => '0'
    );
\digit_location_11_V_4_reg_5155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_11_V_4_reg_5155[7]_i_1_n_7\,
      Q => digit_location_11_V_4_reg_5155(7),
      R => '0'
    );
\digit_location_11_V_reg_360[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_11_V_reg_360[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4780(0),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(0)
    );
\digit_location_11_V_reg_360[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_11_V_reg_360[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4780(1),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(1)
    );
\digit_location_11_V_reg_360[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_11_V_reg_360[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4780(2),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(2)
    );
\digit_location_11_V_reg_360[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_11_V_reg_360[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4780(3),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(3)
    );
\digit_location_11_V_reg_360[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_11_V_reg_360[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4780(4),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(4)
    );
\digit_location_11_V_reg_360[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_11_V_reg_360[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4780(5),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(5)
    );
\digit_location_11_V_reg_360[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_11_V_reg_360[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4780(6),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(6)
    );
\digit_location_11_V_reg_360[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_11_V_reg_360[7]_i_2_n_7\,
      I2 => digit_location_11_V_3_reg_4780(7),
      O => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(7)
    );
\digit_location_11_V_reg_360[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(3),
      I1 => ap_CS_fsm_state17,
      I2 => p_0149_0_i_i_reg_4923(2),
      I3 => p_0149_0_i_i_reg_4923(1),
      I4 => p_0149_0_i_i_reg_4923(0),
      O => \digit_location_11_V_reg_360[7]_i_2_n_7\
    );
\digit_location_11_V_reg_360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(0),
      Q => digit_location_11_V_reg_360(0),
      R => '0'
    );
\digit_location_11_V_reg_360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(1),
      Q => digit_location_11_V_reg_360(1),
      R => '0'
    );
\digit_location_11_V_reg_360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(2),
      Q => digit_location_11_V_reg_360(2),
      R => '0'
    );
\digit_location_11_V_reg_360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(3),
      Q => digit_location_11_V_reg_360(3),
      R => '0'
    );
\digit_location_11_V_reg_360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(4),
      Q => digit_location_11_V_reg_360(4),
      R => '0'
    );
\digit_location_11_V_reg_360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(5),
      Q => digit_location_11_V_reg_360(5),
      R => '0'
    );
\digit_location_11_V_reg_360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(6),
      Q => digit_location_11_V_reg_360(6),
      R => '0'
    );
\digit_location_11_V_reg_360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_11_V_5_phi_fu_6039_p32(7),
      Q => digit_location_11_V_reg_360(7),
      R => '0'
    );
\digit_location_12_V_1_reg_3767[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_12_V_reg_348(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_12_V_1_reg_3767[3]_i_2_n_7\
    );
\digit_location_12_V_1_reg_3767[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_12_V_reg_348(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_12_V_1_reg_3767[3]_i_3_n_7\
    );
\digit_location_12_V_1_reg_3767[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_12_V_reg_348(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_12_V_1_reg_3767[3]_i_4_n_7\
    );
\digit_location_12_V_1_reg_3767[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_12_V_reg_348(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_12_V_1_reg_3767[3]_i_5_n_7\
    );
\digit_location_12_V_1_reg_3767[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899,
      I1 => i6_0_i_i_reg_3899_reg(3),
      I2 => i6_0_i_i_reg_3899_reg(2),
      I3 => i6_0_i_i_reg_3899_reg(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => ap_CS_fsm_state12,
      O => \digit_location_12_V_1_reg_3767[7]_i_1_n_7\
    );
\digit_location_12_V_1_reg_3767[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_12_V_reg_348(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_12_V_1_reg_3767[7]_i_3_n_7\
    );
\digit_location_12_V_1_reg_3767[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_12_V_reg_348(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_12_V_1_reg_3767[7]_i_4_n_7\
    );
\digit_location_12_V_1_reg_3767[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_12_V_reg_348(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_12_V_1_reg_3767[7]_i_5_n_7\
    );
\digit_location_12_V_1_reg_3767[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_12_V_reg_348(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_12_V_1_reg_3767[7]_i_6_n_7\
    );
\digit_location_12_V_1_reg_3767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_12_V_1_reg_3767[7]_i_1_n_7\,
      D => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_14\,
      Q => digit_location_12_V_1_reg_3767(0),
      R => '0'
    );
\digit_location_12_V_1_reg_3767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_12_V_1_reg_3767[7]_i_1_n_7\,
      D => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_13\,
      Q => digit_location_12_V_1_reg_3767(1),
      R => '0'
    );
\digit_location_12_V_1_reg_3767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_12_V_1_reg_3767[7]_i_1_n_7\,
      D => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_12\,
      Q => digit_location_12_V_1_reg_3767(2),
      R => '0'
    );
\digit_location_12_V_1_reg_3767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_12_V_1_reg_3767[7]_i_1_n_7\,
      D => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_11\,
      Q => digit_location_12_V_1_reg_3767(3),
      R => '0'
    );
\digit_location_12_V_1_reg_3767_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_11\,
      O(2) => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_12\,
      O(1) => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_13\,
      O(0) => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_14\,
      S(3) => \digit_location_12_V_1_reg_3767[3]_i_2_n_7\,
      S(2) => \digit_location_12_V_1_reg_3767[3]_i_3_n_7\,
      S(1) => \digit_location_12_V_1_reg_3767[3]_i_4_n_7\,
      S(0) => \digit_location_12_V_1_reg_3767[3]_i_5_n_7\
    );
\digit_location_12_V_1_reg_3767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_12_V_1_reg_3767[7]_i_1_n_7\,
      D => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_14\,
      Q => digit_location_12_V_1_reg_3767(4),
      R => '0'
    );
\digit_location_12_V_1_reg_3767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_12_V_1_reg_3767[7]_i_1_n_7\,
      D => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_13\,
      Q => digit_location_12_V_1_reg_3767(5),
      R => '0'
    );
\digit_location_12_V_1_reg_3767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_12_V_1_reg_3767[7]_i_1_n_7\,
      D => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_12\,
      Q => digit_location_12_V_1_reg_3767(6),
      R => '0'
    );
\digit_location_12_V_1_reg_3767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_12_V_1_reg_3767[7]_i_1_n_7\,
      D => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_11\,
      Q => digit_location_12_V_1_reg_3767(7),
      R => '0'
    );
\digit_location_12_V_1_reg_3767_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_12_V_1_reg_3767_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_12_V_1_reg_3767_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_11\,
      O(2) => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_12\,
      O(1) => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_13\,
      O(0) => \digit_location_12_V_1_reg_3767_reg[7]_i_2_n_14\,
      S(3) => \digit_location_12_V_1_reg_3767[7]_i_3_n_7\,
      S(2) => \digit_location_12_V_1_reg_3767[7]_i_4_n_7\,
      S(1) => \digit_location_12_V_1_reg_3767[7]_i_5_n_7\,
      S(0) => \digit_location_12_V_1_reg_3767[7]_i_6_n_7\
    );
\digit_location_12_V_3_reg_4769[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3767(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_12_V_4_reg_5100(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_12_V_3_reg_4769(0),
      O => \digit_location_12_V_3_reg_4769[0]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4769[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3767(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_12_V_4_reg_5100(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_12_V_3_reg_4769(1),
      O => \digit_location_12_V_3_reg_4769[1]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4769[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3767(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_12_V_4_reg_5100(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_12_V_3_reg_4769(2),
      O => \digit_location_12_V_3_reg_4769[2]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4769[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3767(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_12_V_4_reg_5100(3),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_12_V_3_reg_4769(3),
      O => \digit_location_12_V_3_reg_4769[3]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4769[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3767(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_12_V_4_reg_5100(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_12_V_3_reg_4769(4),
      O => \digit_location_12_V_3_reg_4769[4]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4769[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3767(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_12_V_4_reg_5100(5),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_12_V_3_reg_4769(5),
      O => \digit_location_12_V_3_reg_4769[5]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4769[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3767(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_12_V_3_reg_4769(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_12_V_4_reg_5100(6),
      O => \digit_location_12_V_3_reg_4769[6]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4769[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_12_V_1_reg_3767(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_12_V_3_reg_4769(7),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_12_V_4_reg_5100(7),
      O => \digit_location_12_V_3_reg_4769[7]_i_1_n_7\
    );
\digit_location_12_V_3_reg_4769_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4769[0]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4769(0),
      R => '0'
    );
\digit_location_12_V_3_reg_4769_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4769[1]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4769(1),
      R => '0'
    );
\digit_location_12_V_3_reg_4769_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4769[2]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4769(2),
      R => '0'
    );
\digit_location_12_V_3_reg_4769_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4769[3]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4769(3),
      R => '0'
    );
\digit_location_12_V_3_reg_4769_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4769[4]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4769(4),
      R => '0'
    );
\digit_location_12_V_3_reg_4769_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4769[5]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4769(5),
      R => '0'
    );
\digit_location_12_V_3_reg_4769_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4769[6]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4769(6),
      R => '0'
    );
\digit_location_12_V_3_reg_4769_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_12_V_3_reg_4769[7]_i_1_n_7\,
      Q => digit_location_12_V_3_reg_4769(7),
      R => '0'
    );
\digit_location_12_V_4_reg_5100[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_12_V_4_reg_5100[7]_i_2_n_7\,
      I3 => digit_location_12_V_4_reg_5100(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_12_V_3_reg_4769(0),
      O => \digit_location_12_V_4_reg_5100[0]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5100[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_12_V_4_reg_5100[7]_i_2_n_7\,
      I3 => digit_location_12_V_4_reg_5100(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_12_V_3_reg_4769(1),
      O => \digit_location_12_V_4_reg_5100[1]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5100[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_12_V_4_reg_5100[7]_i_2_n_7\,
      I3 => digit_location_12_V_4_reg_5100(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_12_V_3_reg_4769(2),
      O => \digit_location_12_V_4_reg_5100[2]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5100[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_12_V_4_reg_5100[7]_i_2_n_7\,
      I3 => digit_location_12_V_4_reg_5100(3),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_12_V_3_reg_4769(3),
      O => \digit_location_12_V_4_reg_5100[3]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5100[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_12_V_4_reg_5100[7]_i_2_n_7\,
      I3 => digit_location_12_V_4_reg_5100(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_12_V_3_reg_4769(4),
      O => \digit_location_12_V_4_reg_5100[4]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5100[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_12_V_4_reg_5100[7]_i_2_n_7\,
      I3 => digit_location_12_V_4_reg_5100(5),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_12_V_3_reg_4769(5),
      O => \digit_location_12_V_4_reg_5100[5]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5100[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_12_V_4_reg_5100[7]_i_2_n_7\,
      I3 => digit_location_12_V_3_reg_4769(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_12_V_4_reg_5100(6),
      O => \digit_location_12_V_4_reg_5100[6]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5100[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_12_V_4_reg_5100[7]_i_2_n_7\,
      I3 => digit_location_12_V_3_reg_4769(7),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_12_V_4_reg_5100(7),
      O => \digit_location_12_V_4_reg_5100[7]_i_1_n_7\
    );
\digit_location_12_V_4_reg_5100[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_V_1_reg_7051(0),
      I3 => p_0149_0_i_i_reg_4923(1),
      I4 => digit_V_1_reg_7051(1),
      I5 => \digit_location_15_V_3_reg_4935[7]_i_4_n_7\,
      O => \digit_location_12_V_4_reg_5100[7]_i_2_n_7\
    );
\digit_location_12_V_4_reg_5100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_12_V_4_reg_5100[0]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5100(0),
      R => '0'
    );
\digit_location_12_V_4_reg_5100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_12_V_4_reg_5100[1]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5100(1),
      R => '0'
    );
\digit_location_12_V_4_reg_5100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_12_V_4_reg_5100[2]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5100(2),
      R => '0'
    );
\digit_location_12_V_4_reg_5100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_12_V_4_reg_5100[3]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5100(3),
      R => '0'
    );
\digit_location_12_V_4_reg_5100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_12_V_4_reg_5100[4]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5100(4),
      R => '0'
    );
\digit_location_12_V_4_reg_5100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_12_V_4_reg_5100[5]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5100(5),
      R => '0'
    );
\digit_location_12_V_4_reg_5100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_12_V_4_reg_5100[6]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5100(6),
      R => '0'
    );
\digit_location_12_V_4_reg_5100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_12_V_4_reg_5100[7]_i_1_n_7\,
      Q => digit_location_12_V_4_reg_5100(7),
      R => '0'
    );
\digit_location_12_V_reg_348[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_12_V_reg_348[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4769(0),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(0)
    );
\digit_location_12_V_reg_348[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_12_V_reg_348[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4769(1),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(1)
    );
\digit_location_12_V_reg_348[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_12_V_reg_348[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4769(2),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(2)
    );
\digit_location_12_V_reg_348[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_12_V_reg_348[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4769(3),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(3)
    );
\digit_location_12_V_reg_348[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_12_V_reg_348[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4769(4),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(4)
    );
\digit_location_12_V_reg_348[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_12_V_reg_348[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4769(5),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(5)
    );
\digit_location_12_V_reg_348[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_12_V_reg_348[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4769(6),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(6)
    );
\digit_location_12_V_reg_348[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_12_V_reg_348[7]_i_2_n_7\,
      I2 => digit_location_12_V_3_reg_4769(7),
      O => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(7)
    );
\digit_location_12_V_reg_348[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => p_0149_0_i_i_reg_4923(3),
      I2 => p_0149_0_i_i_reg_4923(2),
      I3 => p_0149_0_i_i_reg_4923(1),
      I4 => p_0149_0_i_i_reg_4923(0),
      O => \digit_location_12_V_reg_348[7]_i_2_n_7\
    );
\digit_location_12_V_reg_348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(0),
      Q => digit_location_12_V_reg_348(0),
      R => '0'
    );
\digit_location_12_V_reg_348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(1),
      Q => digit_location_12_V_reg_348(1),
      R => '0'
    );
\digit_location_12_V_reg_348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(2),
      Q => digit_location_12_V_reg_348(2),
      R => '0'
    );
\digit_location_12_V_reg_348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(3),
      Q => digit_location_12_V_reg_348(3),
      R => '0'
    );
\digit_location_12_V_reg_348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(4),
      Q => digit_location_12_V_reg_348(4),
      R => '0'
    );
\digit_location_12_V_reg_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(5),
      Q => digit_location_12_V_reg_348(5),
      R => '0'
    );
\digit_location_12_V_reg_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(6),
      Q => digit_location_12_V_reg_348(6),
      R => '0'
    );
\digit_location_12_V_reg_348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_12_V_5_phi_fu_5984_p32(7),
      Q => digit_location_12_V_reg_348(7),
      R => '0'
    );
\digit_location_13_V_1_reg_3756[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_13_V_reg_336(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_13_V_1_reg_3756[3]_i_2_n_7\
    );
\digit_location_13_V_1_reg_3756[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_13_V_reg_336(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_13_V_1_reg_3756[3]_i_3_n_7\
    );
\digit_location_13_V_1_reg_3756[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_13_V_reg_336(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_13_V_1_reg_3756[3]_i_4_n_7\
    );
\digit_location_13_V_1_reg_3756[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_13_V_reg_336(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_13_V_1_reg_3756[3]_i_5_n_7\
    );
\digit_location_13_V_1_reg_3756[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899,
      I1 => i6_0_i_i_reg_3899_reg(3),
      I2 => i6_0_i_i_reg_3899_reg(2),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => ap_CS_fsm_state12,
      O => \digit_location_13_V_1_reg_3756[7]_i_1_n_7\
    );
\digit_location_13_V_1_reg_3756[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_13_V_reg_336(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_13_V_1_reg_3756[7]_i_3_n_7\
    );
\digit_location_13_V_1_reg_3756[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_13_V_reg_336(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_13_V_1_reg_3756[7]_i_4_n_7\
    );
\digit_location_13_V_1_reg_3756[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_13_V_reg_336(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_13_V_1_reg_3756[7]_i_5_n_7\
    );
\digit_location_13_V_1_reg_3756[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_13_V_reg_336(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_13_V_1_reg_3756[7]_i_6_n_7\
    );
\digit_location_13_V_1_reg_3756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_13_V_1_reg_3756[7]_i_1_n_7\,
      D => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_14\,
      Q => digit_location_13_V_1_reg_3756(0),
      R => '0'
    );
\digit_location_13_V_1_reg_3756_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_13_V_1_reg_3756[7]_i_1_n_7\,
      D => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_13\,
      Q => digit_location_13_V_1_reg_3756(1),
      R => '0'
    );
\digit_location_13_V_1_reg_3756_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_13_V_1_reg_3756[7]_i_1_n_7\,
      D => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_12\,
      Q => digit_location_13_V_1_reg_3756(2),
      R => '0'
    );
\digit_location_13_V_1_reg_3756_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_13_V_1_reg_3756[7]_i_1_n_7\,
      D => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_11\,
      Q => digit_location_13_V_1_reg_3756(3),
      R => '0'
    );
\digit_location_13_V_1_reg_3756_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_11\,
      O(2) => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_12\,
      O(1) => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_13\,
      O(0) => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_14\,
      S(3) => \digit_location_13_V_1_reg_3756[3]_i_2_n_7\,
      S(2) => \digit_location_13_V_1_reg_3756[3]_i_3_n_7\,
      S(1) => \digit_location_13_V_1_reg_3756[3]_i_4_n_7\,
      S(0) => \digit_location_13_V_1_reg_3756[3]_i_5_n_7\
    );
\digit_location_13_V_1_reg_3756_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_13_V_1_reg_3756[7]_i_1_n_7\,
      D => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_14\,
      Q => digit_location_13_V_1_reg_3756(4),
      R => '0'
    );
\digit_location_13_V_1_reg_3756_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_13_V_1_reg_3756[7]_i_1_n_7\,
      D => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_13\,
      Q => digit_location_13_V_1_reg_3756(5),
      R => '0'
    );
\digit_location_13_V_1_reg_3756_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_13_V_1_reg_3756[7]_i_1_n_7\,
      D => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_12\,
      Q => digit_location_13_V_1_reg_3756(6),
      R => '0'
    );
\digit_location_13_V_1_reg_3756_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_13_V_1_reg_3756[7]_i_1_n_7\,
      D => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_11\,
      Q => digit_location_13_V_1_reg_3756(7),
      R => '0'
    );
\digit_location_13_V_1_reg_3756_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_13_V_1_reg_3756_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_13_V_1_reg_3756_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_11\,
      O(2) => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_12\,
      O(1) => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_13\,
      O(0) => \digit_location_13_V_1_reg_3756_reg[7]_i_2_n_14\,
      S(3) => \digit_location_13_V_1_reg_3756[7]_i_3_n_7\,
      S(2) => \digit_location_13_V_1_reg_3756[7]_i_4_n_7\,
      S(1) => \digit_location_13_V_1_reg_3756[7]_i_5_n_7\,
      S(0) => \digit_location_13_V_1_reg_3756[7]_i_6_n_7\
    );
\digit_location_13_V_3_reg_4758[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3756(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_13_V_4_reg_5045(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_13_V_3_reg_4758(0),
      O => \digit_location_13_V_3_reg_4758[0]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4758[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3756(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_13_V_4_reg_5045(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_13_V_3_reg_4758(1),
      O => \digit_location_13_V_3_reg_4758[1]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4758[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3756(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_13_V_4_reg_5045(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_13_V_3_reg_4758(2),
      O => \digit_location_13_V_3_reg_4758[2]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4758[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3756(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_13_V_4_reg_5045(3),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_13_V_3_reg_4758(3),
      O => \digit_location_13_V_3_reg_4758[3]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4758[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3756(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_13_V_4_reg_5045(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_13_V_3_reg_4758(4),
      O => \digit_location_13_V_3_reg_4758[4]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4758[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3756(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_13_V_4_reg_5045(5),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_13_V_3_reg_4758(5),
      O => \digit_location_13_V_3_reg_4758[5]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4758[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3756(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_13_V_3_reg_4758(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_13_V_4_reg_5045(6),
      O => \digit_location_13_V_3_reg_4758[6]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4758[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_13_V_1_reg_3756(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_13_V_3_reg_4758(7),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_13_V_4_reg_5045(7),
      O => \digit_location_13_V_3_reg_4758[7]_i_1_n_7\
    );
\digit_location_13_V_3_reg_4758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4758[0]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4758(0),
      R => '0'
    );
\digit_location_13_V_3_reg_4758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4758[1]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4758(1),
      R => '0'
    );
\digit_location_13_V_3_reg_4758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4758[2]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4758(2),
      R => '0'
    );
\digit_location_13_V_3_reg_4758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4758[3]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4758(3),
      R => '0'
    );
\digit_location_13_V_3_reg_4758_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4758[4]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4758(4),
      R => '0'
    );
\digit_location_13_V_3_reg_4758_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4758[5]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4758(5),
      R => '0'
    );
\digit_location_13_V_3_reg_4758_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4758[6]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4758(6),
      R => '0'
    );
\digit_location_13_V_3_reg_4758_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_13_V_3_reg_4758[7]_i_1_n_7\,
      Q => digit_location_13_V_3_reg_4758(7),
      R => '0'
    );
\digit_location_13_V_4_reg_5045[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_13_V_4_reg_5045[7]_i_2_n_7\,
      I3 => digit_location_13_V_4_reg_5045(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_13_V_3_reg_4758(0),
      O => \digit_location_13_V_4_reg_5045[0]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5045[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_13_V_4_reg_5045[7]_i_2_n_7\,
      I3 => digit_location_13_V_4_reg_5045(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_13_V_3_reg_4758(1),
      O => \digit_location_13_V_4_reg_5045[1]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5045[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_13_V_4_reg_5045[7]_i_2_n_7\,
      I3 => digit_location_13_V_4_reg_5045(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_13_V_3_reg_4758(2),
      O => \digit_location_13_V_4_reg_5045[2]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5045[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_13_V_4_reg_5045[7]_i_2_n_7\,
      I3 => digit_location_13_V_4_reg_5045(3),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_13_V_3_reg_4758(3),
      O => \digit_location_13_V_4_reg_5045[3]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5045[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_13_V_4_reg_5045[7]_i_2_n_7\,
      I3 => digit_location_13_V_4_reg_5045(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_13_V_3_reg_4758(4),
      O => \digit_location_13_V_4_reg_5045[4]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5045[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_13_V_4_reg_5045[7]_i_2_n_7\,
      I3 => digit_location_13_V_4_reg_5045(5),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_13_V_3_reg_4758(5),
      O => \digit_location_13_V_4_reg_5045[5]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5045[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_13_V_4_reg_5045[7]_i_2_n_7\,
      I3 => digit_location_13_V_3_reg_4758(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_13_V_4_reg_5045(6),
      O => \digit_location_13_V_4_reg_5045[6]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5045[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_13_V_4_reg_5045[7]_i_2_n_7\,
      I3 => digit_location_13_V_3_reg_4758(7),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_13_V_4_reg_5045(7),
      O => \digit_location_13_V_4_reg_5045[7]_i_1_n_7\
    );
\digit_location_13_V_4_reg_5045[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008830B8"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_V_1_reg_7051(0),
      I3 => p_0149_0_i_i_reg_4923(1),
      I4 => digit_V_1_reg_7051(1),
      I5 => \digit_location_15_V_3_reg_4935[7]_i_4_n_7\,
      O => \digit_location_13_V_4_reg_5045[7]_i_2_n_7\
    );
\digit_location_13_V_4_reg_5045_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_13_V_4_reg_5045[0]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5045(0),
      R => '0'
    );
\digit_location_13_V_4_reg_5045_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_13_V_4_reg_5045[1]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5045(1),
      R => '0'
    );
\digit_location_13_V_4_reg_5045_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_13_V_4_reg_5045[2]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5045(2),
      R => '0'
    );
\digit_location_13_V_4_reg_5045_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_13_V_4_reg_5045[3]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5045(3),
      R => '0'
    );
\digit_location_13_V_4_reg_5045_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_13_V_4_reg_5045[4]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5045(4),
      R => '0'
    );
\digit_location_13_V_4_reg_5045_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_13_V_4_reg_5045[5]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5045(5),
      R => '0'
    );
\digit_location_13_V_4_reg_5045_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_13_V_4_reg_5045[6]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5045(6),
      R => '0'
    );
\digit_location_13_V_4_reg_5045_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_13_V_4_reg_5045[7]_i_1_n_7\,
      Q => digit_location_13_V_4_reg_5045(7),
      R => '0'
    );
\digit_location_13_V_reg_336[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_13_V_reg_336[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4758(0),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(0)
    );
\digit_location_13_V_reg_336[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_13_V_reg_336[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4758(1),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(1)
    );
\digit_location_13_V_reg_336[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_13_V_reg_336[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4758(2),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(2)
    );
\digit_location_13_V_reg_336[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_13_V_reg_336[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4758(3),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(3)
    );
\digit_location_13_V_reg_336[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_13_V_reg_336[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4758(4),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(4)
    );
\digit_location_13_V_reg_336[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_13_V_reg_336[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4758(5),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(5)
    );
\digit_location_13_V_reg_336[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_13_V_reg_336[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4758(6),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(6)
    );
\digit_location_13_V_reg_336[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_13_V_reg_336[7]_i_2_n_7\,
      I2 => digit_location_13_V_3_reg_4758(7),
      O => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(7)
    );
\digit_location_13_V_reg_336[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => p_0149_0_i_i_reg_4923(3),
      I2 => p_0149_0_i_i_reg_4923(2),
      I3 => p_0149_0_i_i_reg_4923(1),
      I4 => p_0149_0_i_i_reg_4923(0),
      O => \digit_location_13_V_reg_336[7]_i_2_n_7\
    );
\digit_location_13_V_reg_336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(0),
      Q => digit_location_13_V_reg_336(0),
      R => '0'
    );
\digit_location_13_V_reg_336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(1),
      Q => digit_location_13_V_reg_336(1),
      R => '0'
    );
\digit_location_13_V_reg_336_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(2),
      Q => digit_location_13_V_reg_336(2),
      R => '0'
    );
\digit_location_13_V_reg_336_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(3),
      Q => digit_location_13_V_reg_336(3),
      R => '0'
    );
\digit_location_13_V_reg_336_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(4),
      Q => digit_location_13_V_reg_336(4),
      R => '0'
    );
\digit_location_13_V_reg_336_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(5),
      Q => digit_location_13_V_reg_336(5),
      R => '0'
    );
\digit_location_13_V_reg_336_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(6),
      Q => digit_location_13_V_reg_336(6),
      R => '0'
    );
\digit_location_13_V_reg_336_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_13_V_5_phi_fu_5929_p32(7),
      Q => digit_location_13_V_reg_336(7),
      R => '0'
    );
\digit_location_14_V_2_reg_3745[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_14_V_reg_324(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_14_V_2_reg_3745[3]_i_2_n_7\
    );
\digit_location_14_V_2_reg_3745[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_14_V_reg_324(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_14_V_2_reg_3745[3]_i_3_n_7\
    );
\digit_location_14_V_2_reg_3745[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_14_V_reg_324(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_14_V_2_reg_3745[3]_i_4_n_7\
    );
\digit_location_14_V_2_reg_3745[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_14_V_reg_324(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_14_V_2_reg_3745[3]_i_5_n_7\
    );
\digit_location_14_V_2_reg_3745[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899,
      I1 => i6_0_i_i_reg_3899_reg(3),
      I2 => i6_0_i_i_reg_3899_reg(2),
      I3 => i6_0_i_i_reg_3899_reg(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => ap_CS_fsm_state12,
      O => \digit_location_14_V_2_reg_3745[7]_i_1_n_7\
    );
\digit_location_14_V_2_reg_3745[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_14_V_reg_324(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_14_V_2_reg_3745[7]_i_3_n_7\
    );
\digit_location_14_V_2_reg_3745[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_14_V_reg_324(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_14_V_2_reg_3745[7]_i_4_n_7\
    );
\digit_location_14_V_2_reg_3745[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_14_V_reg_324(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_14_V_2_reg_3745[7]_i_5_n_7\
    );
\digit_location_14_V_2_reg_3745[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_14_V_reg_324(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_14_V_2_reg_3745[7]_i_6_n_7\
    );
\digit_location_14_V_2_reg_3745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_14_V_2_reg_3745[7]_i_1_n_7\,
      D => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_14\,
      Q => digit_location_14_V_2_reg_3745(0),
      R => '0'
    );
\digit_location_14_V_2_reg_3745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_14_V_2_reg_3745[7]_i_1_n_7\,
      D => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_13\,
      Q => digit_location_14_V_2_reg_3745(1),
      R => '0'
    );
\digit_location_14_V_2_reg_3745_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_14_V_2_reg_3745[7]_i_1_n_7\,
      D => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_12\,
      Q => digit_location_14_V_2_reg_3745(2),
      R => '0'
    );
\digit_location_14_V_2_reg_3745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_14_V_2_reg_3745[7]_i_1_n_7\,
      D => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_11\,
      Q => digit_location_14_V_2_reg_3745(3),
      R => '0'
    );
\digit_location_14_V_2_reg_3745_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_11\,
      O(2) => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_12\,
      O(1) => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_13\,
      O(0) => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_14\,
      S(3) => \digit_location_14_V_2_reg_3745[3]_i_2_n_7\,
      S(2) => \digit_location_14_V_2_reg_3745[3]_i_3_n_7\,
      S(1) => \digit_location_14_V_2_reg_3745[3]_i_4_n_7\,
      S(0) => \digit_location_14_V_2_reg_3745[3]_i_5_n_7\
    );
\digit_location_14_V_2_reg_3745_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_14_V_2_reg_3745[7]_i_1_n_7\,
      D => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_14\,
      Q => digit_location_14_V_2_reg_3745(4),
      R => '0'
    );
\digit_location_14_V_2_reg_3745_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_14_V_2_reg_3745[7]_i_1_n_7\,
      D => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_13\,
      Q => digit_location_14_V_2_reg_3745(5),
      R => '0'
    );
\digit_location_14_V_2_reg_3745_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_14_V_2_reg_3745[7]_i_1_n_7\,
      D => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_12\,
      Q => digit_location_14_V_2_reg_3745(6),
      R => '0'
    );
\digit_location_14_V_2_reg_3745_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_14_V_2_reg_3745[7]_i_1_n_7\,
      D => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_11\,
      Q => digit_location_14_V_2_reg_3745(7),
      R => '0'
    );
\digit_location_14_V_2_reg_3745_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_14_V_2_reg_3745_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_14_V_2_reg_3745_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_11\,
      O(2) => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_12\,
      O(1) => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_13\,
      O(0) => \digit_location_14_V_2_reg_3745_reg[7]_i_2_n_14\,
      S(3) => \digit_location_14_V_2_reg_3745[7]_i_3_n_7\,
      S(2) => \digit_location_14_V_2_reg_3745[7]_i_4_n_7\,
      S(1) => \digit_location_14_V_2_reg_3745[7]_i_5_n_7\,
      S(0) => \digit_location_14_V_2_reg_3745[7]_i_6_n_7\
    );
\digit_location_14_V_4_reg_4747[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3745(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_14_V_5_reg_4990(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_14_V_4_reg_4747(0),
      O => \digit_location_14_V_4_reg_4747[0]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4747[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3745(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_14_V_5_reg_4990(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_14_V_4_reg_4747(1),
      O => \digit_location_14_V_4_reg_4747[1]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4747[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3745(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_14_V_5_reg_4990(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_14_V_4_reg_4747(2),
      O => \digit_location_14_V_4_reg_4747[2]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4747[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3745(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_14_V_5_reg_4990(3),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_14_V_4_reg_4747(3),
      O => \digit_location_14_V_4_reg_4747[3]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4747[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3745(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_14_V_5_reg_4990(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_14_V_4_reg_4747(4),
      O => \digit_location_14_V_4_reg_4747[4]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4747[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3745(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_14_V_5_reg_4990(5),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_14_V_4_reg_4747(5),
      O => \digit_location_14_V_4_reg_4747[5]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4747[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3745(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_14_V_4_reg_4747(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_14_V_5_reg_4990(6),
      O => \digit_location_14_V_4_reg_4747[6]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4747[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_14_V_2_reg_3745(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_14_V_4_reg_4747(7),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_14_V_5_reg_4990(7),
      O => \digit_location_14_V_4_reg_4747[7]_i_1_n_7\
    );
\digit_location_14_V_4_reg_4747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4747[0]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4747(0),
      R => '0'
    );
\digit_location_14_V_4_reg_4747_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4747[1]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4747(1),
      R => '0'
    );
\digit_location_14_V_4_reg_4747_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4747[2]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4747(2),
      R => '0'
    );
\digit_location_14_V_4_reg_4747_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4747[3]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4747(3),
      R => '0'
    );
\digit_location_14_V_4_reg_4747_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4747[4]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4747(4),
      R => '0'
    );
\digit_location_14_V_4_reg_4747_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4747[5]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4747(5),
      R => '0'
    );
\digit_location_14_V_4_reg_4747_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4747[6]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4747(6),
      R => '0'
    );
\digit_location_14_V_4_reg_4747_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_14_V_4_reg_4747[7]_i_1_n_7\,
      Q => digit_location_14_V_4_reg_4747(7),
      R => '0'
    );
\digit_location_14_V_5_reg_4990[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_14_V_5_reg_4990[7]_i_2_n_7\,
      I3 => digit_location_14_V_5_reg_4990(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_14_V_4_reg_4747(0),
      O => \digit_location_14_V_5_reg_4990[0]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4990[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_14_V_5_reg_4990[7]_i_2_n_7\,
      I3 => digit_location_14_V_5_reg_4990(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_14_V_4_reg_4747(1),
      O => \digit_location_14_V_5_reg_4990[1]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4990[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_14_V_5_reg_4990[7]_i_2_n_7\,
      I3 => digit_location_14_V_5_reg_4990(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_14_V_4_reg_4747(2),
      O => \digit_location_14_V_5_reg_4990[2]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4990[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_14_V_5_reg_4990[7]_i_2_n_7\,
      I3 => digit_location_14_V_5_reg_4990(3),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_14_V_4_reg_4747(3),
      O => \digit_location_14_V_5_reg_4990[3]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4990[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_14_V_5_reg_4990[7]_i_2_n_7\,
      I3 => digit_location_14_V_5_reg_4990(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_14_V_4_reg_4747(4),
      O => \digit_location_14_V_5_reg_4990[4]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4990[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_14_V_5_reg_4990[7]_i_2_n_7\,
      I3 => digit_location_14_V_5_reg_4990(5),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_14_V_4_reg_4747(5),
      O => \digit_location_14_V_5_reg_4990[5]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4990[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_14_V_5_reg_4990[7]_i_2_n_7\,
      I3 => digit_location_14_V_4_reg_4747(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_14_V_5_reg_4990(6),
      O => \digit_location_14_V_5_reg_4990[6]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4990[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_14_V_5_reg_4990[7]_i_2_n_7\,
      I3 => digit_location_14_V_4_reg_4747(7),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_14_V_5_reg_4990(7),
      O => \digit_location_14_V_5_reg_4990[7]_i_1_n_7\
    );
\digit_location_14_V_5_reg_4990[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008830B8"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(1),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_V_1_reg_7051(1),
      I3 => p_0149_0_i_i_reg_4923(0),
      I4 => digit_V_1_reg_7051(0),
      I5 => \digit_location_15_V_3_reg_4935[7]_i_4_n_7\,
      O => \digit_location_14_V_5_reg_4990[7]_i_2_n_7\
    );
\digit_location_14_V_5_reg_4990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_14_V_5_reg_4990[0]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4990(0),
      R => '0'
    );
\digit_location_14_V_5_reg_4990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_14_V_5_reg_4990[1]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4990(1),
      R => '0'
    );
\digit_location_14_V_5_reg_4990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_14_V_5_reg_4990[2]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4990(2),
      R => '0'
    );
\digit_location_14_V_5_reg_4990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_14_V_5_reg_4990[3]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4990(3),
      R => '0'
    );
\digit_location_14_V_5_reg_4990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_14_V_5_reg_4990[4]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4990(4),
      R => '0'
    );
\digit_location_14_V_5_reg_4990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_14_V_5_reg_4990[5]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4990(5),
      R => '0'
    );
\digit_location_14_V_5_reg_4990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_14_V_5_reg_4990[6]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4990(6),
      R => '0'
    );
\digit_location_14_V_5_reg_4990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_14_V_5_reg_4990[7]_i_1_n_7\,
      Q => digit_location_14_V_5_reg_4990(7),
      R => '0'
    );
\digit_location_14_V_reg_324[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_14_V_reg_324[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4747(0),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(0)
    );
\digit_location_14_V_reg_324[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_14_V_reg_324[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4747(1),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(1)
    );
\digit_location_14_V_reg_324[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_14_V_reg_324[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4747(2),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(2)
    );
\digit_location_14_V_reg_324[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_14_V_reg_324[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4747(3),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(3)
    );
\digit_location_14_V_reg_324[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_14_V_reg_324[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4747(4),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(4)
    );
\digit_location_14_V_reg_324[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_14_V_reg_324[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4747(5),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(5)
    );
\digit_location_14_V_reg_324[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_14_V_reg_324[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4747(6),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(6)
    );
\digit_location_14_V_reg_324[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_14_V_reg_324[7]_i_2_n_7\,
      I2 => digit_location_14_V_4_reg_4747(7),
      O => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(7)
    );
\digit_location_14_V_reg_324[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => p_0149_0_i_i_reg_4923(1),
      I2 => p_0149_0_i_i_reg_4923(2),
      I3 => p_0149_0_i_i_reg_4923(3),
      I4 => ap_CS_fsm_state17,
      O => \digit_location_14_V_reg_324[7]_i_2_n_7\
    );
\digit_location_14_V_reg_324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(0),
      Q => digit_location_14_V_reg_324(0),
      R => '0'
    );
\digit_location_14_V_reg_324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(1),
      Q => digit_location_14_V_reg_324(1),
      R => '0'
    );
\digit_location_14_V_reg_324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(2),
      Q => digit_location_14_V_reg_324(2),
      R => '0'
    );
\digit_location_14_V_reg_324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(3),
      Q => digit_location_14_V_reg_324(3),
      R => '0'
    );
\digit_location_14_V_reg_324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(4),
      Q => digit_location_14_V_reg_324(4),
      R => '0'
    );
\digit_location_14_V_reg_324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(5),
      Q => digit_location_14_V_reg_324(5),
      R => '0'
    );
\digit_location_14_V_reg_324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(6),
      Q => digit_location_14_V_reg_324(6),
      R => '0'
    );
\digit_location_14_V_reg_324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_14_V_6_phi_fu_5874_p32(7),
      Q => digit_location_14_V_reg_324(7),
      R => '0'
    );
\digit_location_15_V_2_reg_4736[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_15_V_3_reg_4935(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_15_V_2_reg_4736(0),
      O => \digit_location_15_V_2_reg_4736[0]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4736[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_15_V_3_reg_4935(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_15_V_2_reg_4736(1),
      O => \digit_location_15_V_2_reg_4736[1]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4736[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_15_V_3_reg_4935(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_15_V_2_reg_4736(2),
      O => \digit_location_15_V_2_reg_4736[2]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4736[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_15_V_3_reg_4935(3),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_15_V_2_reg_4736(3),
      O => \digit_location_15_V_2_reg_4736[3]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4736[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_15_V_3_reg_4935(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_15_V_2_reg_4736(4),
      O => \digit_location_15_V_2_reg_4736[4]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4736[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_15_V_3_reg_4935(5),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_15_V_2_reg_4736(5),
      O => \digit_location_15_V_2_reg_4736[5]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4736[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_15_V_2_reg_4736(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_15_V_3_reg_4935(6),
      O => \digit_location_15_V_2_reg_4736[6]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4736[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => re_sort_location_las_reg_3734(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_15_V_2_reg_4736(7),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_15_V_3_reg_4935(7),
      O => \digit_location_15_V_2_reg_4736[7]_i_1_n_7\
    );
\digit_location_15_V_2_reg_4736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4736[0]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4736(0),
      R => '0'
    );
\digit_location_15_V_2_reg_4736_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4736[1]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4736(1),
      R => '0'
    );
\digit_location_15_V_2_reg_4736_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4736[2]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4736(2),
      R => '0'
    );
\digit_location_15_V_2_reg_4736_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4736[3]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4736(3),
      R => '0'
    );
\digit_location_15_V_2_reg_4736_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4736[4]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4736(4),
      R => '0'
    );
\digit_location_15_V_2_reg_4736_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4736[5]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4736(5),
      R => '0'
    );
\digit_location_15_V_2_reg_4736_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4736[6]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4736(6),
      R => '0'
    );
\digit_location_15_V_2_reg_4736_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_15_V_2_reg_4736[7]_i_1_n_7\,
      Q => digit_location_15_V_2_reg_4736(7),
      R => '0'
    );
\digit_location_15_V_3_reg_4935[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_15_V_3_reg_4935[7]_i_2_n_7\,
      I3 => digit_location_15_V_3_reg_4935(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_15_V_2_reg_4736(0),
      O => \p_1_in__0\(0)
    );
\digit_location_15_V_3_reg_4935[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_15_V_3_reg_4935[7]_i_2_n_7\,
      I3 => digit_location_15_V_3_reg_4935(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_15_V_2_reg_4736(1),
      O => \p_1_in__0\(1)
    );
\digit_location_15_V_3_reg_4935[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_15_V_3_reg_4935[7]_i_2_n_7\,
      I3 => digit_location_15_V_3_reg_4935(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_15_V_2_reg_4736(2),
      O => \p_1_in__0\(2)
    );
\digit_location_15_V_3_reg_4935[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_15_V_3_reg_4935[7]_i_2_n_7\,
      I3 => digit_location_15_V_3_reg_4935(3),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_15_V_2_reg_4736(3),
      O => \p_1_in__0\(3)
    );
\digit_location_15_V_3_reg_4935[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_15_V_3_reg_4935[7]_i_2_n_7\,
      I3 => digit_location_15_V_3_reg_4935(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_15_V_2_reg_4736(4),
      O => \p_1_in__0\(4)
    );
\digit_location_15_V_3_reg_4935[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_15_V_3_reg_4935[7]_i_2_n_7\,
      I3 => digit_location_15_V_3_reg_4935(5),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_15_V_2_reg_4736(5),
      O => \p_1_in__0\(5)
    );
\digit_location_15_V_3_reg_4935[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_15_V_3_reg_4935[7]_i_2_n_7\,
      I3 => digit_location_15_V_2_reg_4736(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_15_V_3_reg_4935(6),
      O => \p_1_in__0\(6)
    );
\digit_location_15_V_3_reg_4935[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_15_V_3_reg_4935[7]_i_2_n_7\,
      I3 => digit_location_15_V_2_reg_4736(7),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_15_V_3_reg_4935(7),
      O => \p_1_in__0\(7)
    );
\digit_location_15_V_3_reg_4935[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404000000"
    )
        port map (
      I0 => \digit_location_11_V_4_reg_5155[7]_i_2_n_7\,
      I1 => \digit_location_15_V_3_reg_4935[7]_i_3_n_7\,
      I2 => \digit_location_10_V_4_reg_5210[7]_i_2_n_7\,
      I3 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(0),
      I4 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(1),
      I5 => \digit_location_15_V_3_reg_4935[7]_i_4_n_7\,
      O => \digit_location_15_V_3_reg_4935[7]_i_2_n_7\
    );
\digit_location_15_V_3_reg_4935[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054045555"
    )
        port map (
      I0 => \digit_location_8_V_4_reg_5320[7]_i_2_n_7\,
      I1 => digit_V_1_reg_7051(3),
      I2 => sorting_frequency_V_U_n_49,
      I3 => p_0149_0_i_i_reg_4923(3),
      I4 => digit_V_1_reg_70510,
      I5 => \digit_location_9_V_4_reg_5265[7]_i_2_n_7\,
      O => \digit_location_15_V_3_reg_4935[7]_i_3_n_7\
    );
\digit_location_15_V_3_reg_4935[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47CF77FFFFFFFFFF"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(2),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_V_1_reg_7051(2),
      I3 => p_0149_0_i_i_reg_4923(3),
      I4 => digit_V_1_reg_7051(3),
      I5 => digit_V_1_reg_70510,
      O => \digit_location_15_V_3_reg_4935[7]_i_4_n_7\
    );
\digit_location_15_V_3_reg_4935_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \p_1_in__0\(0),
      Q => digit_location_15_V_3_reg_4935(0),
      R => '0'
    );
\digit_location_15_V_3_reg_4935_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \p_1_in__0\(1),
      Q => digit_location_15_V_3_reg_4935(1),
      R => '0'
    );
\digit_location_15_V_3_reg_4935_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \p_1_in__0\(2),
      Q => digit_location_15_V_3_reg_4935(2),
      R => '0'
    );
\digit_location_15_V_3_reg_4935_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \p_1_in__0\(3),
      Q => digit_location_15_V_3_reg_4935(3),
      R => '0'
    );
\digit_location_15_V_3_reg_4935_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \p_1_in__0\(4),
      Q => digit_location_15_V_3_reg_4935(4),
      R => '0'
    );
\digit_location_15_V_3_reg_4935_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \p_1_in__0\(5),
      Q => digit_location_15_V_3_reg_4935(5),
      R => '0'
    );
\digit_location_15_V_3_reg_4935_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \p_1_in__0\(6),
      Q => digit_location_15_V_3_reg_4935(6),
      R => '0'
    );
\digit_location_15_V_3_reg_4935_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \p_1_in__0\(7),
      Q => digit_location_15_V_3_reg_4935(7),
      R => '0'
    );
\digit_location_15_V_reg_312[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_15_V_reg_312[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4736(0),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(0)
    );
\digit_location_15_V_reg_312[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_15_V_reg_312[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4736(1),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(1)
    );
\digit_location_15_V_reg_312[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_15_V_reg_312[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4736(2),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(2)
    );
\digit_location_15_V_reg_312[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_15_V_reg_312[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4736(3),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(3)
    );
\digit_location_15_V_reg_312[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_15_V_reg_312[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4736(4),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(4)
    );
\digit_location_15_V_reg_312[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_15_V_reg_312[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4736(5),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(5)
    );
\digit_location_15_V_reg_312[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_15_V_reg_312[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4736(6),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(6)
    );
\digit_location_15_V_reg_312[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_15_V_reg_312[7]_i_2_n_7\,
      I2 => digit_location_15_V_2_reg_4736(7),
      O => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(7)
    );
\digit_location_15_V_reg_312[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5555555"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => p_0149_0_i_i_reg_4923(3),
      I2 => p_0149_0_i_i_reg_4923(2),
      I3 => p_0149_0_i_i_reg_4923(1),
      I4 => p_0149_0_i_i_reg_4923(0),
      O => \digit_location_15_V_reg_312[7]_i_2_n_7\
    );
\digit_location_15_V_reg_312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(0),
      Q => digit_location_15_V_reg_312(0),
      R => '0'
    );
\digit_location_15_V_reg_312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(1),
      Q => digit_location_15_V_reg_312(1),
      R => '0'
    );
\digit_location_15_V_reg_312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(2),
      Q => digit_location_15_V_reg_312(2),
      R => '0'
    );
\digit_location_15_V_reg_312_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(3),
      Q => digit_location_15_V_reg_312(3),
      R => '0'
    );
\digit_location_15_V_reg_312_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(4),
      Q => digit_location_15_V_reg_312(4),
      R => '0'
    );
\digit_location_15_V_reg_312_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(5),
      Q => digit_location_15_V_reg_312(5),
      R => '0'
    );
\digit_location_15_V_reg_312_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(6),
      Q => digit_location_15_V_reg_312(6),
      R => '0'
    );
\digit_location_15_V_reg_312_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_15_V_4_phi_fu_5819_p32(7),
      Q => digit_location_15_V_reg_312(7),
      R => '0'
    );
\digit_location_1_V_1_reg_3888[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_1_V_s_reg_480(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_1_V_1_reg_3888[3]_i_2_n_7\
    );
\digit_location_1_V_1_reg_3888[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_1_V_s_reg_480(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_1_V_1_reg_3888[3]_i_3_n_7\
    );
\digit_location_1_V_1_reg_3888[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_1_V_s_reg_480(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_1_V_1_reg_3888[3]_i_4_n_7\
    );
\digit_location_1_V_1_reg_3888[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_1_V_s_reg_480(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_1_V_1_reg_3888[3]_i_5_n_7\
    );
\digit_location_1_V_1_reg_3888[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => ap_NS_fsm147_out,
      I1 => ap_CS_fsm_state11,
      I2 => i6_0_i_i_reg_3899_reg(0),
      I3 => i6_0_i_i_reg_3899_reg(1),
      I4 => \digit_location_2_V_1_reg_3877[7]_i_3_n_7\,
      I5 => ap_CS_fsm_state12,
      O => \digit_location_1_V_1_reg_3888[7]_i_1_n_7\
    );
\digit_location_1_V_1_reg_3888[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_1_V_s_reg_480(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_1_V_1_reg_3888[7]_i_3_n_7\
    );
\digit_location_1_V_1_reg_3888[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_1_V_s_reg_480(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_1_V_1_reg_3888[7]_i_4_n_7\
    );
\digit_location_1_V_1_reg_3888[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_1_V_s_reg_480(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_1_V_1_reg_3888[7]_i_5_n_7\
    );
\digit_location_1_V_1_reg_3888[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_1_V_s_reg_480(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_1_V_1_reg_3888[7]_i_6_n_7\
    );
\digit_location_1_V_1_reg_3888_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_1_V_1_reg_3888[7]_i_1_n_7\,
      D => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_14\,
      Q => digit_location_1_V_1_reg_3888(0),
      R => '0'
    );
\digit_location_1_V_1_reg_3888_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_1_V_1_reg_3888[7]_i_1_n_7\,
      D => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_13\,
      Q => digit_location_1_V_1_reg_3888(1),
      R => '0'
    );
\digit_location_1_V_1_reg_3888_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_1_V_1_reg_3888[7]_i_1_n_7\,
      D => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_12\,
      Q => digit_location_1_V_1_reg_3888(2),
      R => '0'
    );
\digit_location_1_V_1_reg_3888_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_1_V_1_reg_3888[7]_i_1_n_7\,
      D => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_11\,
      Q => digit_location_1_V_1_reg_3888(3),
      R => '0'
    );
\digit_location_1_V_1_reg_3888_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_11\,
      O(2) => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_12\,
      O(1) => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_13\,
      O(0) => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_14\,
      S(3) => \digit_location_1_V_1_reg_3888[3]_i_2_n_7\,
      S(2) => \digit_location_1_V_1_reg_3888[3]_i_3_n_7\,
      S(1) => \digit_location_1_V_1_reg_3888[3]_i_4_n_7\,
      S(0) => \digit_location_1_V_1_reg_3888[3]_i_5_n_7\
    );
\digit_location_1_V_1_reg_3888_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_1_V_1_reg_3888[7]_i_1_n_7\,
      D => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_14\,
      Q => digit_location_1_V_1_reg_3888(4),
      R => '0'
    );
\digit_location_1_V_1_reg_3888_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_1_V_1_reg_3888[7]_i_1_n_7\,
      D => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_13\,
      Q => digit_location_1_V_1_reg_3888(5),
      R => '0'
    );
\digit_location_1_V_1_reg_3888_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_1_V_1_reg_3888[7]_i_1_n_7\,
      D => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_12\,
      Q => digit_location_1_V_1_reg_3888(6),
      R => '0'
    );
\digit_location_1_V_1_reg_3888_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_1_V_1_reg_3888[7]_i_1_n_7\,
      D => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_11\,
      Q => digit_location_1_V_1_reg_3888(7),
      R => '0'
    );
\digit_location_1_V_1_reg_3888_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_1_V_1_reg_3888_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_1_V_1_reg_3888_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_11\,
      O(2) => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_12\,
      O(1) => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_13\,
      O(0) => \digit_location_1_V_1_reg_3888_reg[7]_i_2_n_14\,
      S(3) => \digit_location_1_V_1_reg_3888[7]_i_3_n_7\,
      S(2) => \digit_location_1_V_1_reg_3888[7]_i_4_n_7\,
      S(1) => \digit_location_1_V_1_reg_3888[7]_i_5_n_7\,
      S(0) => \digit_location_1_V_1_reg_3888[7]_i_6_n_7\
    );
\digit_location_1_V_3_reg_4890[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3888(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_1_V_4_reg_5705(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_1_V_3_reg_4890(0),
      O => \digit_location_1_V_3_reg_4890[0]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4890[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3888(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_1_V_4_reg_5705(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_1_V_3_reg_4890(1),
      O => \digit_location_1_V_3_reg_4890[1]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4890[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3888(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_1_V_4_reg_5705(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_1_V_3_reg_4890(2),
      O => \digit_location_1_V_3_reg_4890[2]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4890[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3888(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_1_V_4_reg_5705(3),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_1_V_3_reg_4890(3),
      O => \digit_location_1_V_3_reg_4890[3]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4890[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3888(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_1_V_4_reg_5705(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_1_V_3_reg_4890(4),
      O => \digit_location_1_V_3_reg_4890[4]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4890[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3888(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_1_V_4_reg_5705(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_1_V_3_reg_4890(5),
      O => \digit_location_1_V_3_reg_4890[5]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4890[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3888(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_1_V_3_reg_4890(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_1_V_4_reg_5705(6),
      O => \digit_location_1_V_3_reg_4890[6]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4890[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_1_V_1_reg_3888(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_1_V_3_reg_4890(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_1_V_4_reg_5705(7),
      O => \digit_location_1_V_3_reg_4890[7]_i_1_n_7\
    );
\digit_location_1_V_3_reg_4890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4890[0]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4890(0),
      R => '0'
    );
\digit_location_1_V_3_reg_4890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4890[1]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4890(1),
      R => '0'
    );
\digit_location_1_V_3_reg_4890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4890[2]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4890(2),
      R => '0'
    );
\digit_location_1_V_3_reg_4890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4890[3]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4890(3),
      R => '0'
    );
\digit_location_1_V_3_reg_4890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4890[4]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4890(4),
      R => '0'
    );
\digit_location_1_V_3_reg_4890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4890[5]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4890(5),
      R => '0'
    );
\digit_location_1_V_3_reg_4890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4890[6]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4890(6),
      R => '0'
    );
\digit_location_1_V_3_reg_4890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_1_V_3_reg_4890[7]_i_1_n_7\,
      Q => digit_location_1_V_3_reg_4890(7),
      R => '0'
    );
\digit_location_1_V_4_reg_5705[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_1_V_4_reg_5705[7]_i_2_n_7\,
      I3 => digit_location_1_V_4_reg_5705(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_1_V_3_reg_4890(0),
      O => \digit_location_1_V_4_reg_5705[0]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5705[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_1_V_4_reg_5705[7]_i_2_n_7\,
      I3 => digit_location_1_V_4_reg_5705(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_1_V_3_reg_4890(1),
      O => \digit_location_1_V_4_reg_5705[1]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5705[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_1_V_4_reg_5705[7]_i_2_n_7\,
      I3 => digit_location_1_V_4_reg_5705(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_1_V_3_reg_4890(2),
      O => \digit_location_1_V_4_reg_5705[2]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5705[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_1_V_4_reg_5705[7]_i_2_n_7\,
      I3 => digit_location_1_V_4_reg_5705(3),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_1_V_3_reg_4890(3),
      O => \digit_location_1_V_4_reg_5705[3]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5705[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_1_V_4_reg_5705[7]_i_2_n_7\,
      I3 => digit_location_1_V_4_reg_5705(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_1_V_3_reg_4890(4),
      O => \digit_location_1_V_4_reg_5705[4]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5705[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_1_V_4_reg_5705[7]_i_2_n_7\,
      I3 => digit_location_1_V_4_reg_5705(5),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_1_V_3_reg_4890(5),
      O => \digit_location_1_V_4_reg_5705[5]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5705[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_1_V_4_reg_5705[7]_i_2_n_7\,
      I3 => digit_location_1_V_3_reg_4890(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_1_V_4_reg_5705(6),
      O => \digit_location_1_V_4_reg_5705[6]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5705[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_1_V_4_reg_5705[7]_i_2_n_7\,
      I3 => digit_location_1_V_3_reg_4890(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_1_V_4_reg_5705(7),
      O => \digit_location_1_V_4_reg_5705[7]_i_1_n_7\
    );
\digit_location_1_V_4_reg_5705[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404005004540"
    )
        port map (
      I0 => \digit_location_3_V_4_reg_5595[7]_i_3_n_7\,
      I1 => p_0149_0_i_i_reg_4923(0),
      I2 => sorting_frequency_V_U_n_49,
      I3 => digit_V_1_reg_7051(0),
      I4 => p_0149_0_i_i_reg_4923(1),
      I5 => digit_V_1_reg_7051(1),
      O => \digit_location_1_V_4_reg_5705[7]_i_2_n_7\
    );
\digit_location_1_V_4_reg_5705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_1_V_4_reg_5705[0]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5705(0),
      R => '0'
    );
\digit_location_1_V_4_reg_5705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_1_V_4_reg_5705[1]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5705(1),
      R => '0'
    );
\digit_location_1_V_4_reg_5705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_1_V_4_reg_5705[2]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5705(2),
      R => '0'
    );
\digit_location_1_V_4_reg_5705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_1_V_4_reg_5705[3]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5705(3),
      R => '0'
    );
\digit_location_1_V_4_reg_5705_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_1_V_4_reg_5705[4]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5705(4),
      R => '0'
    );
\digit_location_1_V_4_reg_5705_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_1_V_4_reg_5705[5]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5705(5),
      R => '0'
    );
\digit_location_1_V_4_reg_5705_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_1_V_4_reg_5705[6]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5705(6),
      R => '0'
    );
\digit_location_1_V_4_reg_5705_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_1_V_4_reg_5705[7]_i_1_n_7\,
      Q => digit_location_1_V_4_reg_5705(7),
      R => '0'
    );
\digit_location_1_V_s_reg_480[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_1_V_s_reg_480[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4890(0),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(0)
    );
\digit_location_1_V_s_reg_480[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_1_V_s_reg_480[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4890(1),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(1)
    );
\digit_location_1_V_s_reg_480[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_1_V_s_reg_480[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4890(2),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(2)
    );
\digit_location_1_V_s_reg_480[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_1_V_s_reg_480[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4890(3),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(3)
    );
\digit_location_1_V_s_reg_480[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_1_V_s_reg_480[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4890(4),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(4)
    );
\digit_location_1_V_s_reg_480[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_1_V_s_reg_480[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4890(5),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(5)
    );
\digit_location_1_V_s_reg_480[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_1_V_s_reg_480[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4890(6),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(6)
    );
\digit_location_1_V_s_reg_480[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_1_V_s_reg_480[7]_i_2_n_7\,
      I2 => digit_location_1_V_3_reg_4890(7),
      O => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(7)
    );
\digit_location_1_V_s_reg_480[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(1),
      I1 => p_0149_0_i_i_reg_4923(0),
      I2 => ap_CS_fsm_state17,
      I3 => p_0149_0_i_i_reg_4923(3),
      I4 => p_0149_0_i_i_reg_4923(2),
      O => \digit_location_1_V_s_reg_480[7]_i_2_n_7\
    );
\digit_location_1_V_s_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(0),
      Q => digit_location_1_V_s_reg_480(0),
      R => '0'
    );
\digit_location_1_V_s_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(1),
      Q => digit_location_1_V_s_reg_480(1),
      R => '0'
    );
\digit_location_1_V_s_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(2),
      Q => digit_location_1_V_s_reg_480(2),
      R => '0'
    );
\digit_location_1_V_s_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(3),
      Q => digit_location_1_V_s_reg_480(3),
      R => '0'
    );
\digit_location_1_V_s_reg_480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(4),
      Q => digit_location_1_V_s_reg_480(4),
      R => '0'
    );
\digit_location_1_V_s_reg_480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(5),
      Q => digit_location_1_V_s_reg_480(5),
      R => '0'
    );
\digit_location_1_V_s_reg_480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(6),
      Q => digit_location_1_V_s_reg_480(6),
      R => '0'
    );
\digit_location_1_V_s_reg_480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_1_V_5_phi_fu_6589_p32(7),
      Q => digit_location_1_V_s_reg_480(7),
      R => '0'
    );
\digit_location_2_V_1_reg_3877[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_2_V_s_reg_468(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_2_V_1_reg_3877[3]_i_2_n_7\
    );
\digit_location_2_V_1_reg_3877[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_2_V_s_reg_468(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_2_V_1_reg_3877[3]_i_3_n_7\
    );
\digit_location_2_V_1_reg_3877[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_2_V_s_reg_468(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_2_V_1_reg_3877[3]_i_4_n_7\
    );
\digit_location_2_V_1_reg_3877[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_2_V_s_reg_468(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_2_V_1_reg_3877[3]_i_5_n_7\
    );
\digit_location_2_V_1_reg_3877[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(1),
      I1 => i6_0_i_i_reg_3899_reg(0),
      I2 => \digit_location_2_V_1_reg_3877[7]_i_3_n_7\,
      I3 => ap_NS_fsm147_out,
      I4 => ap_CS_fsm_state11,
      O => \digit_location_2_V_1_reg_3877[7]_i_1_n_7\
    );
\digit_location_2_V_1_reg_3877[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF10"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(1),
      I1 => i6_0_i_i_reg_3899_reg(0),
      I2 => i6_0_i_i_reg_3899_reg(4),
      I3 => i6_0_i_i_reg_3899_reg(3),
      I4 => i6_0_i_i_reg_3899_reg(2),
      O => \digit_location_2_V_1_reg_3877[7]_i_3_n_7\
    );
\digit_location_2_V_1_reg_3877[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_2_V_s_reg_468(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_2_V_1_reg_3877[7]_i_4_n_7\
    );
\digit_location_2_V_1_reg_3877[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_2_V_s_reg_468(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_2_V_1_reg_3877[7]_i_5_n_7\
    );
\digit_location_2_V_1_reg_3877[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_2_V_s_reg_468(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_2_V_1_reg_3877[7]_i_6_n_7\
    );
\digit_location_2_V_1_reg_3877[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_2_V_s_reg_468(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_2_V_1_reg_3877[7]_i_7_n_7\
    );
\digit_location_2_V_1_reg_3877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_2_V_1_reg_3877[7]_i_1_n_7\,
      D => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_14\,
      Q => digit_location_2_V_1_reg_3877(0),
      R => '0'
    );
\digit_location_2_V_1_reg_3877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_2_V_1_reg_3877[7]_i_1_n_7\,
      D => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_13\,
      Q => digit_location_2_V_1_reg_3877(1),
      R => '0'
    );
\digit_location_2_V_1_reg_3877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_2_V_1_reg_3877[7]_i_1_n_7\,
      D => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_12\,
      Q => digit_location_2_V_1_reg_3877(2),
      R => '0'
    );
\digit_location_2_V_1_reg_3877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_2_V_1_reg_3877[7]_i_1_n_7\,
      D => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_11\,
      Q => digit_location_2_V_1_reg_3877(3),
      R => '0'
    );
\digit_location_2_V_1_reg_3877_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_11\,
      O(2) => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_12\,
      O(1) => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_13\,
      O(0) => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_14\,
      S(3) => \digit_location_2_V_1_reg_3877[3]_i_2_n_7\,
      S(2) => \digit_location_2_V_1_reg_3877[3]_i_3_n_7\,
      S(1) => \digit_location_2_V_1_reg_3877[3]_i_4_n_7\,
      S(0) => \digit_location_2_V_1_reg_3877[3]_i_5_n_7\
    );
\digit_location_2_V_1_reg_3877_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_2_V_1_reg_3877[7]_i_1_n_7\,
      D => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_14\,
      Q => digit_location_2_V_1_reg_3877(4),
      R => '0'
    );
\digit_location_2_V_1_reg_3877_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_2_V_1_reg_3877[7]_i_1_n_7\,
      D => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_13\,
      Q => digit_location_2_V_1_reg_3877(5),
      R => '0'
    );
\digit_location_2_V_1_reg_3877_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_2_V_1_reg_3877[7]_i_1_n_7\,
      D => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_12\,
      Q => digit_location_2_V_1_reg_3877(6),
      R => '0'
    );
\digit_location_2_V_1_reg_3877_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_2_V_1_reg_3877[7]_i_1_n_7\,
      D => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_11\,
      Q => digit_location_2_V_1_reg_3877(7),
      R => '0'
    );
\digit_location_2_V_1_reg_3877_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_2_V_1_reg_3877_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_2_V_1_reg_3877_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_11\,
      O(2) => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_12\,
      O(1) => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_13\,
      O(0) => \digit_location_2_V_1_reg_3877_reg[7]_i_2_n_14\,
      S(3) => \digit_location_2_V_1_reg_3877[7]_i_4_n_7\,
      S(2) => \digit_location_2_V_1_reg_3877[7]_i_5_n_7\,
      S(1) => \digit_location_2_V_1_reg_3877[7]_i_6_n_7\,
      S(0) => \digit_location_2_V_1_reg_3877[7]_i_7_n_7\
    );
\digit_location_2_V_3_reg_4879[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_2_V_4_reg_5650(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_2_V_3_reg_4879(0),
      O => \digit_location_2_V_3_reg_4879[0]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4879[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_2_V_4_reg_5650(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_2_V_3_reg_4879(1),
      O => \digit_location_2_V_3_reg_4879[1]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4879[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_2_V_4_reg_5650(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_2_V_3_reg_4879(2),
      O => \digit_location_2_V_3_reg_4879[2]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4879[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_2_V_4_reg_5650(3),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_2_V_3_reg_4879(3),
      O => \digit_location_2_V_3_reg_4879[3]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4879[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_2_V_4_reg_5650(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_2_V_3_reg_4879(4),
      O => \digit_location_2_V_3_reg_4879[4]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4879[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_2_V_4_reg_5650(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_2_V_3_reg_4879(5),
      O => \digit_location_2_V_3_reg_4879[5]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4879[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_2_V_3_reg_4879(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_2_V_4_reg_5650(6),
      O => \digit_location_2_V_3_reg_4879[6]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4879[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_2_V_3_reg_4879(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_2_V_4_reg_5650(7),
      O => \digit_location_2_V_3_reg_4879[7]_i_1_n_7\
    );
\digit_location_2_V_3_reg_4879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4879[0]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4879(0),
      R => '0'
    );
\digit_location_2_V_3_reg_4879_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4879[1]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4879(1),
      R => '0'
    );
\digit_location_2_V_3_reg_4879_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4879[2]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4879(2),
      R => '0'
    );
\digit_location_2_V_3_reg_4879_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4879[3]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4879(3),
      R => '0'
    );
\digit_location_2_V_3_reg_4879_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4879[4]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4879(4),
      R => '0'
    );
\digit_location_2_V_3_reg_4879_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4879[5]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4879(5),
      R => '0'
    );
\digit_location_2_V_3_reg_4879_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4879[6]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4879(6),
      R => '0'
    );
\digit_location_2_V_3_reg_4879_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_2_V_3_reg_4879[7]_i_1_n_7\,
      Q => digit_location_2_V_3_reg_4879(7),
      R => '0'
    );
\digit_location_2_V_4_reg_5650[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_2_V_4_reg_5650[7]_i_2_n_7\,
      I3 => digit_location_2_V_4_reg_5650(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_2_V_3_reg_4879(0),
      O => \digit_location_2_V_4_reg_5650[0]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5650[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_2_V_4_reg_5650[7]_i_2_n_7\,
      I3 => digit_location_2_V_4_reg_5650(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_2_V_3_reg_4879(1),
      O => \digit_location_2_V_4_reg_5650[1]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5650[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_2_V_4_reg_5650[7]_i_2_n_7\,
      I3 => digit_location_2_V_4_reg_5650(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_2_V_3_reg_4879(2),
      O => \digit_location_2_V_4_reg_5650[2]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5650[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_2_V_4_reg_5650[7]_i_2_n_7\,
      I3 => digit_location_2_V_4_reg_5650(3),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_2_V_3_reg_4879(3),
      O => \digit_location_2_V_4_reg_5650[3]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5650[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_2_V_4_reg_5650[7]_i_2_n_7\,
      I3 => digit_location_2_V_4_reg_5650(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_2_V_3_reg_4879(4),
      O => \digit_location_2_V_4_reg_5650[4]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5650[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_2_V_4_reg_5650[7]_i_2_n_7\,
      I3 => digit_location_2_V_4_reg_5650(5),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_2_V_3_reg_4879(5),
      O => \digit_location_2_V_4_reg_5650[5]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5650[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_2_V_4_reg_5650[7]_i_2_n_7\,
      I3 => digit_location_2_V_3_reg_4879(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_2_V_4_reg_5650(6),
      O => \digit_location_2_V_4_reg_5650[6]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5650[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_2_V_4_reg_5650[7]_i_2_n_7\,
      I3 => digit_location_2_V_3_reg_4879(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_2_V_4_reg_5650(7),
      O => \digit_location_2_V_4_reg_5650[7]_i_1_n_7\
    );
\digit_location_2_V_4_reg_5650[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404005004540"
    )
        port map (
      I0 => \digit_location_3_V_4_reg_5595[7]_i_3_n_7\,
      I1 => p_0149_0_i_i_reg_4923(1),
      I2 => sorting_frequency_V_U_n_49,
      I3 => digit_V_1_reg_7051(1),
      I4 => p_0149_0_i_i_reg_4923(0),
      I5 => digit_V_1_reg_7051(0),
      O => \digit_location_2_V_4_reg_5650[7]_i_2_n_7\
    );
\digit_location_2_V_4_reg_5650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_2_V_4_reg_5650[0]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5650(0),
      R => '0'
    );
\digit_location_2_V_4_reg_5650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_2_V_4_reg_5650[1]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5650(1),
      R => '0'
    );
\digit_location_2_V_4_reg_5650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_2_V_4_reg_5650[2]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5650(2),
      R => '0'
    );
\digit_location_2_V_4_reg_5650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_2_V_4_reg_5650[3]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5650(3),
      R => '0'
    );
\digit_location_2_V_4_reg_5650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_2_V_4_reg_5650[4]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5650(4),
      R => '0'
    );
\digit_location_2_V_4_reg_5650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_2_V_4_reg_5650[5]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5650(5),
      R => '0'
    );
\digit_location_2_V_4_reg_5650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_2_V_4_reg_5650[6]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5650(6),
      R => '0'
    );
\digit_location_2_V_4_reg_5650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_2_V_4_reg_5650[7]_i_1_n_7\,
      Q => digit_location_2_V_4_reg_5650(7),
      R => '0'
    );
\digit_location_2_V_s_reg_468[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_2_V_s_reg_468[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4879(0),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(0)
    );
\digit_location_2_V_s_reg_468[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_2_V_s_reg_468[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4879(1),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(1)
    );
\digit_location_2_V_s_reg_468[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_2_V_s_reg_468[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4879(2),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(2)
    );
\digit_location_2_V_s_reg_468[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_2_V_s_reg_468[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4879(3),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(3)
    );
\digit_location_2_V_s_reg_468[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_2_V_s_reg_468[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4879(4),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(4)
    );
\digit_location_2_V_s_reg_468[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_2_V_s_reg_468[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4879(5),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(5)
    );
\digit_location_2_V_s_reg_468[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_2_V_s_reg_468[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4879(6),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(6)
    );
\digit_location_2_V_s_reg_468[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_2_V_s_reg_468[7]_i_2_n_7\,
      I2 => digit_location_2_V_3_reg_4879(7),
      O => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(7)
    );
\digit_location_2_V_s_reg_468[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => p_0149_0_i_i_reg_4923(1),
      I2 => ap_CS_fsm_state17,
      I3 => p_0149_0_i_i_reg_4923(3),
      I4 => p_0149_0_i_i_reg_4923(2),
      O => \digit_location_2_V_s_reg_468[7]_i_2_n_7\
    );
\digit_location_2_V_s_reg_468_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(0),
      Q => digit_location_2_V_s_reg_468(0),
      R => '0'
    );
\digit_location_2_V_s_reg_468_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(1),
      Q => digit_location_2_V_s_reg_468(1),
      R => '0'
    );
\digit_location_2_V_s_reg_468_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(2),
      Q => digit_location_2_V_s_reg_468(2),
      R => '0'
    );
\digit_location_2_V_s_reg_468_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(3),
      Q => digit_location_2_V_s_reg_468(3),
      R => '0'
    );
\digit_location_2_V_s_reg_468_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(4),
      Q => digit_location_2_V_s_reg_468(4),
      R => '0'
    );
\digit_location_2_V_s_reg_468_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(5),
      Q => digit_location_2_V_s_reg_468(5),
      R => '0'
    );
\digit_location_2_V_s_reg_468_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(6),
      Q => digit_location_2_V_s_reg_468(6),
      R => '0'
    );
\digit_location_2_V_s_reg_468_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_2_V_5_phi_fu_6534_p32(7),
      Q => digit_location_2_V_s_reg_468(7),
      R => '0'
    );
\digit_location_3_V_1_reg_3866[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_3_V_s_reg_456(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_3_V_1_reg_3866[3]_i_2_n_7\
    );
\digit_location_3_V_1_reg_3866[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_3_V_s_reg_456(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_3_V_1_reg_3866[3]_i_3_n_7\
    );
\digit_location_3_V_1_reg_3866[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_3_V_s_reg_456(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_3_V_1_reg_3866[3]_i_4_n_7\
    );
\digit_location_3_V_1_reg_3866[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_3_V_s_reg_456(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_3_V_1_reg_3866[3]_i_5_n_7\
    );
\digit_location_3_V_1_reg_3866[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_NS_fsm147_out,
      I1 => ap_CS_fsm_state11,
      I2 => \digit_location_3_V_1_reg_3866[7]_i_3_n_7\,
      I3 => ap_CS_fsm_state12,
      O => \digit_location_3_V_1_reg_3866[7]_i_1_n_7\
    );
\digit_location_3_V_1_reg_3866[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(2),
      I1 => i6_0_i_i_reg_3899_reg(3),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => i6_0_i_i_reg_3899_reg(0),
      O => \digit_location_3_V_1_reg_3866[7]_i_3_n_7\
    );
\digit_location_3_V_1_reg_3866[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_3_V_s_reg_456(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_3_V_1_reg_3866[7]_i_4_n_7\
    );
\digit_location_3_V_1_reg_3866[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_3_V_s_reg_456(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_3_V_1_reg_3866[7]_i_5_n_7\
    );
\digit_location_3_V_1_reg_3866[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_3_V_s_reg_456(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_3_V_1_reg_3866[7]_i_6_n_7\
    );
\digit_location_3_V_1_reg_3866[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_3_V_s_reg_456(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_3_V_1_reg_3866[7]_i_7_n_7\
    );
\digit_location_3_V_1_reg_3866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_3_V_1_reg_3866[7]_i_1_n_7\,
      D => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_14\,
      Q => digit_location_3_V_1_reg_3866(0),
      R => '0'
    );
\digit_location_3_V_1_reg_3866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_3_V_1_reg_3866[7]_i_1_n_7\,
      D => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_13\,
      Q => digit_location_3_V_1_reg_3866(1),
      R => '0'
    );
\digit_location_3_V_1_reg_3866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_3_V_1_reg_3866[7]_i_1_n_7\,
      D => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_12\,
      Q => digit_location_3_V_1_reg_3866(2),
      R => '0'
    );
\digit_location_3_V_1_reg_3866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_3_V_1_reg_3866[7]_i_1_n_7\,
      D => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_11\,
      Q => digit_location_3_V_1_reg_3866(3),
      R => '0'
    );
\digit_location_3_V_1_reg_3866_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_11\,
      O(2) => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_12\,
      O(1) => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_13\,
      O(0) => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_14\,
      S(3) => \digit_location_3_V_1_reg_3866[3]_i_2_n_7\,
      S(2) => \digit_location_3_V_1_reg_3866[3]_i_3_n_7\,
      S(1) => \digit_location_3_V_1_reg_3866[3]_i_4_n_7\,
      S(0) => \digit_location_3_V_1_reg_3866[3]_i_5_n_7\
    );
\digit_location_3_V_1_reg_3866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_3_V_1_reg_3866[7]_i_1_n_7\,
      D => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_14\,
      Q => digit_location_3_V_1_reg_3866(4),
      R => '0'
    );
\digit_location_3_V_1_reg_3866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_3_V_1_reg_3866[7]_i_1_n_7\,
      D => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_13\,
      Q => digit_location_3_V_1_reg_3866(5),
      R => '0'
    );
\digit_location_3_V_1_reg_3866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_3_V_1_reg_3866[7]_i_1_n_7\,
      D => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_12\,
      Q => digit_location_3_V_1_reg_3866(6),
      R => '0'
    );
\digit_location_3_V_1_reg_3866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_3_V_1_reg_3866[7]_i_1_n_7\,
      D => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_11\,
      Q => digit_location_3_V_1_reg_3866(7),
      R => '0'
    );
\digit_location_3_V_1_reg_3866_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_3_V_1_reg_3866_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_3_V_1_reg_3866_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_11\,
      O(2) => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_12\,
      O(1) => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_13\,
      O(0) => \digit_location_3_V_1_reg_3866_reg[7]_i_2_n_14\,
      S(3) => \digit_location_3_V_1_reg_3866[7]_i_4_n_7\,
      S(2) => \digit_location_3_V_1_reg_3866[7]_i_5_n_7\,
      S(1) => \digit_location_3_V_1_reg_3866[7]_i_6_n_7\,
      S(0) => \digit_location_3_V_1_reg_3866[7]_i_7_n_7\
    );
\digit_location_3_V_3_reg_4868[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3866(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_3_V_4_reg_5595(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_3_V_3_reg_4868(0),
      O => \digit_location_3_V_3_reg_4868[0]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4868[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3866(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_3_V_4_reg_5595(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_3_V_3_reg_4868(1),
      O => \digit_location_3_V_3_reg_4868[1]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4868[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3866(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_3_V_4_reg_5595(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_3_V_3_reg_4868(2),
      O => \digit_location_3_V_3_reg_4868[2]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4868[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3866(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_3_V_4_reg_5595(3),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_3_V_3_reg_4868(3),
      O => \digit_location_3_V_3_reg_4868[3]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4868[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3866(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_3_V_4_reg_5595(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_3_V_3_reg_4868(4),
      O => \digit_location_3_V_3_reg_4868[4]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4868[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3866(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_3_V_4_reg_5595(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_3_V_3_reg_4868(5),
      O => \digit_location_3_V_3_reg_4868[5]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4868[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3866(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_3_V_3_reg_4868(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_3_V_4_reg_5595(6),
      O => \digit_location_3_V_3_reg_4868[6]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4868[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_3_V_1_reg_3866(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_3_V_3_reg_4868(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_3_V_4_reg_5595(7),
      O => \digit_location_3_V_3_reg_4868[7]_i_1_n_7\
    );
\digit_location_3_V_3_reg_4868_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4868[0]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4868(0),
      R => '0'
    );
\digit_location_3_V_3_reg_4868_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4868[1]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4868(1),
      R => '0'
    );
\digit_location_3_V_3_reg_4868_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4868[2]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4868(2),
      R => '0'
    );
\digit_location_3_V_3_reg_4868_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4868[3]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4868(3),
      R => '0'
    );
\digit_location_3_V_3_reg_4868_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4868[4]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4868(4),
      R => '0'
    );
\digit_location_3_V_3_reg_4868_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4868[5]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4868(5),
      R => '0'
    );
\digit_location_3_V_3_reg_4868_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4868[6]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4868(6),
      R => '0'
    );
\digit_location_3_V_3_reg_4868_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_3_V_3_reg_4868[7]_i_1_n_7\,
      Q => digit_location_3_V_3_reg_4868(7),
      R => '0'
    );
\digit_location_3_V_4_reg_5595[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_3_V_4_reg_5595[7]_i_2_n_7\,
      I3 => digit_location_3_V_4_reg_5595(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_3_V_3_reg_4868(0),
      O => \digit_location_3_V_4_reg_5595[0]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5595[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_3_V_4_reg_5595[7]_i_2_n_7\,
      I3 => digit_location_3_V_4_reg_5595(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_3_V_3_reg_4868(1),
      O => \digit_location_3_V_4_reg_5595[1]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5595[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_3_V_4_reg_5595[7]_i_2_n_7\,
      I3 => digit_location_3_V_4_reg_5595(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_3_V_3_reg_4868(2),
      O => \digit_location_3_V_4_reg_5595[2]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5595[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_3_V_4_reg_5595[7]_i_2_n_7\,
      I3 => digit_location_3_V_4_reg_5595(3),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_3_V_3_reg_4868(3),
      O => \digit_location_3_V_4_reg_5595[3]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5595[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_3_V_4_reg_5595[7]_i_2_n_7\,
      I3 => digit_location_3_V_4_reg_5595(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_3_V_3_reg_4868(4),
      O => \digit_location_3_V_4_reg_5595[4]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5595[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_3_V_4_reg_5595[7]_i_2_n_7\,
      I3 => digit_location_3_V_4_reg_5595(5),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_3_V_3_reg_4868(5),
      O => \digit_location_3_V_4_reg_5595[5]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5595[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_3_V_4_reg_5595[7]_i_2_n_7\,
      I3 => digit_location_3_V_3_reg_4868(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_3_V_4_reg_5595(6),
      O => \digit_location_3_V_4_reg_5595[6]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5595[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_3_V_4_reg_5595[7]_i_2_n_7\,
      I3 => digit_location_3_V_3_reg_4868(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_3_V_4_reg_5595(7),
      O => \digit_location_3_V_4_reg_5595[7]_i_1_n_7\
    );
\digit_location_3_V_4_reg_5595[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8308800"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_V_1_reg_7051(0),
      I3 => p_0149_0_i_i_reg_4923(1),
      I4 => digit_V_1_reg_7051(1),
      I5 => \digit_location_3_V_4_reg_5595[7]_i_3_n_7\,
      O => \digit_location_3_V_4_reg_5595[7]_i_2_n_7\
    );
\digit_location_3_V_4_reg_5595[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFFFCFAFAF"
    )
        port map (
      I0 => digit_V_1_reg_7051(2),
      I1 => p_0149_0_i_i_reg_4923(2),
      I2 => digit_V_1_reg_70510,
      I3 => p_0149_0_i_i_reg_4923(3),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_V_1_reg_7051(3),
      O => \digit_location_3_V_4_reg_5595[7]_i_3_n_7\
    );
\digit_location_3_V_4_reg_5595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_3_V_4_reg_5595[0]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5595(0),
      R => '0'
    );
\digit_location_3_V_4_reg_5595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_3_V_4_reg_5595[1]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5595(1),
      R => '0'
    );
\digit_location_3_V_4_reg_5595_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_3_V_4_reg_5595[2]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5595(2),
      R => '0'
    );
\digit_location_3_V_4_reg_5595_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_3_V_4_reg_5595[3]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5595(3),
      R => '0'
    );
\digit_location_3_V_4_reg_5595_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_3_V_4_reg_5595[4]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5595(4),
      R => '0'
    );
\digit_location_3_V_4_reg_5595_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_3_V_4_reg_5595[5]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5595(5),
      R => '0'
    );
\digit_location_3_V_4_reg_5595_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_3_V_4_reg_5595[6]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5595(6),
      R => '0'
    );
\digit_location_3_V_4_reg_5595_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_3_V_4_reg_5595[7]_i_1_n_7\,
      Q => digit_location_3_V_4_reg_5595(7),
      R => '0'
    );
\digit_location_3_V_s_reg_456[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_3_V_s_reg_456[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4868(0),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(0)
    );
\digit_location_3_V_s_reg_456[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_3_V_s_reg_456[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4868(1),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(1)
    );
\digit_location_3_V_s_reg_456[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_3_V_s_reg_456[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4868(2),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(2)
    );
\digit_location_3_V_s_reg_456[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_3_V_s_reg_456[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4868(3),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(3)
    );
\digit_location_3_V_s_reg_456[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_3_V_s_reg_456[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4868(4),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(4)
    );
\digit_location_3_V_s_reg_456[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_3_V_s_reg_456[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4868(5),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(5)
    );
\digit_location_3_V_s_reg_456[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_3_V_s_reg_456[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4868(6),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(6)
    );
\digit_location_3_V_s_reg_456[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_3_V_s_reg_456[7]_i_2_n_7\,
      I2 => digit_location_3_V_3_reg_4868(7),
      O => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(7)
    );
\digit_location_3_V_s_reg_456[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(1),
      I1 => p_0149_0_i_i_reg_4923(0),
      I2 => ap_CS_fsm_state17,
      I3 => p_0149_0_i_i_reg_4923(3),
      I4 => p_0149_0_i_i_reg_4923(2),
      O => \digit_location_3_V_s_reg_456[7]_i_2_n_7\
    );
\digit_location_3_V_s_reg_456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(0),
      Q => digit_location_3_V_s_reg_456(0),
      R => '0'
    );
\digit_location_3_V_s_reg_456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(1),
      Q => digit_location_3_V_s_reg_456(1),
      R => '0'
    );
\digit_location_3_V_s_reg_456_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(2),
      Q => digit_location_3_V_s_reg_456(2),
      R => '0'
    );
\digit_location_3_V_s_reg_456_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(3),
      Q => digit_location_3_V_s_reg_456(3),
      R => '0'
    );
\digit_location_3_V_s_reg_456_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(4),
      Q => digit_location_3_V_s_reg_456(4),
      R => '0'
    );
\digit_location_3_V_s_reg_456_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(5),
      Q => digit_location_3_V_s_reg_456(5),
      R => '0'
    );
\digit_location_3_V_s_reg_456_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(6),
      Q => digit_location_3_V_s_reg_456(6),
      R => '0'
    );
\digit_location_3_V_s_reg_456_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_3_V_5_phi_fu_6479_p32(7),
      Q => digit_location_3_V_s_reg_456(7),
      R => '0'
    );
\digit_location_4_V_1_reg_3855[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_4_V_s_reg_444(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_4_V_1_reg_3855[3]_i_2_n_7\
    );
\digit_location_4_V_1_reg_3855[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_4_V_s_reg_444(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_4_V_1_reg_3855[3]_i_3_n_7\
    );
\digit_location_4_V_1_reg_3855[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_4_V_s_reg_444(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_4_V_1_reg_3855[3]_i_4_n_7\
    );
\digit_location_4_V_1_reg_3855[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_4_V_s_reg_444(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_4_V_1_reg_3855[3]_i_5_n_7\
    );
\digit_location_4_V_1_reg_3855[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899,
      I1 => i6_0_i_i_reg_3899_reg(1),
      I2 => i6_0_i_i_reg_3899_reg(0),
      I3 => i6_0_i_i_reg_3899_reg(3),
      I4 => i6_0_i_i_reg_3899_reg(2),
      I5 => ap_CS_fsm_state12,
      O => \digit_location_4_V_1_reg_3855[7]_i_1_n_7\
    );
\digit_location_4_V_1_reg_3855[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_4_V_s_reg_444(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_4_V_1_reg_3855[7]_i_3_n_7\
    );
\digit_location_4_V_1_reg_3855[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_4_V_s_reg_444(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_4_V_1_reg_3855[7]_i_4_n_7\
    );
\digit_location_4_V_1_reg_3855[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_4_V_s_reg_444(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_4_V_1_reg_3855[7]_i_5_n_7\
    );
\digit_location_4_V_1_reg_3855[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_4_V_s_reg_444(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_4_V_1_reg_3855[7]_i_6_n_7\
    );
\digit_location_4_V_1_reg_3855_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_4_V_1_reg_3855[7]_i_1_n_7\,
      D => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_14\,
      Q => digit_location_4_V_1_reg_3855(0),
      R => '0'
    );
\digit_location_4_V_1_reg_3855_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_4_V_1_reg_3855[7]_i_1_n_7\,
      D => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_13\,
      Q => digit_location_4_V_1_reg_3855(1),
      R => '0'
    );
\digit_location_4_V_1_reg_3855_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_4_V_1_reg_3855[7]_i_1_n_7\,
      D => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_12\,
      Q => digit_location_4_V_1_reg_3855(2),
      R => '0'
    );
\digit_location_4_V_1_reg_3855_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_4_V_1_reg_3855[7]_i_1_n_7\,
      D => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_11\,
      Q => digit_location_4_V_1_reg_3855(3),
      R => '0'
    );
\digit_location_4_V_1_reg_3855_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_11\,
      O(2) => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_12\,
      O(1) => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_13\,
      O(0) => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_14\,
      S(3) => \digit_location_4_V_1_reg_3855[3]_i_2_n_7\,
      S(2) => \digit_location_4_V_1_reg_3855[3]_i_3_n_7\,
      S(1) => \digit_location_4_V_1_reg_3855[3]_i_4_n_7\,
      S(0) => \digit_location_4_V_1_reg_3855[3]_i_5_n_7\
    );
\digit_location_4_V_1_reg_3855_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_4_V_1_reg_3855[7]_i_1_n_7\,
      D => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_14\,
      Q => digit_location_4_V_1_reg_3855(4),
      R => '0'
    );
\digit_location_4_V_1_reg_3855_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_4_V_1_reg_3855[7]_i_1_n_7\,
      D => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_13\,
      Q => digit_location_4_V_1_reg_3855(5),
      R => '0'
    );
\digit_location_4_V_1_reg_3855_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_4_V_1_reg_3855[7]_i_1_n_7\,
      D => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_12\,
      Q => digit_location_4_V_1_reg_3855(6),
      R => '0'
    );
\digit_location_4_V_1_reg_3855_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_4_V_1_reg_3855[7]_i_1_n_7\,
      D => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_11\,
      Q => digit_location_4_V_1_reg_3855(7),
      R => '0'
    );
\digit_location_4_V_1_reg_3855_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_4_V_1_reg_3855_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_4_V_1_reg_3855_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_11\,
      O(2) => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_12\,
      O(1) => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_13\,
      O(0) => \digit_location_4_V_1_reg_3855_reg[7]_i_2_n_14\,
      S(3) => \digit_location_4_V_1_reg_3855[7]_i_3_n_7\,
      S(2) => \digit_location_4_V_1_reg_3855[7]_i_4_n_7\,
      S(1) => \digit_location_4_V_1_reg_3855[7]_i_5_n_7\,
      S(0) => \digit_location_4_V_1_reg_3855[7]_i_6_n_7\
    );
\digit_location_4_V_3_reg_4857[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3855(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_4_V_4_reg_5540(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_4_V_3_reg_4857(0),
      O => \digit_location_4_V_3_reg_4857[0]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4857[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3855(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_4_V_4_reg_5540(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_4_V_3_reg_4857(1),
      O => \digit_location_4_V_3_reg_4857[1]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4857[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3855(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_4_V_4_reg_5540(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_4_V_3_reg_4857(2),
      O => \digit_location_4_V_3_reg_4857[2]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4857[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3855(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_4_V_4_reg_5540(3),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_4_V_3_reg_4857(3),
      O => \digit_location_4_V_3_reg_4857[3]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4857[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3855(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_4_V_4_reg_5540(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_4_V_3_reg_4857(4),
      O => \digit_location_4_V_3_reg_4857[4]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4857[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3855(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_4_V_4_reg_5540(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_4_V_3_reg_4857(5),
      O => \digit_location_4_V_3_reg_4857[5]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4857[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3855(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_4_V_3_reg_4857(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_4_V_4_reg_5540(6),
      O => \digit_location_4_V_3_reg_4857[6]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4857[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_4_V_1_reg_3855(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_4_V_3_reg_4857(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_4_V_4_reg_5540(7),
      O => \digit_location_4_V_3_reg_4857[7]_i_1_n_7\
    );
\digit_location_4_V_3_reg_4857_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4857[0]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4857(0),
      R => '0'
    );
\digit_location_4_V_3_reg_4857_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4857[1]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4857(1),
      R => '0'
    );
\digit_location_4_V_3_reg_4857_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4857[2]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4857(2),
      R => '0'
    );
\digit_location_4_V_3_reg_4857_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4857[3]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4857(3),
      R => '0'
    );
\digit_location_4_V_3_reg_4857_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4857[4]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4857(4),
      R => '0'
    );
\digit_location_4_V_3_reg_4857_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4857[5]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4857(5),
      R => '0'
    );
\digit_location_4_V_3_reg_4857_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4857[6]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4857(6),
      R => '0'
    );
\digit_location_4_V_3_reg_4857_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_4_V_3_reg_4857[7]_i_1_n_7\,
      Q => digit_location_4_V_3_reg_4857(7),
      R => '0'
    );
\digit_location_4_V_4_reg_5540[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_4_V_4_reg_5540[7]_i_2_n_7\,
      I3 => digit_location_4_V_4_reg_5540(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_4_V_3_reg_4857(0),
      O => \digit_location_4_V_4_reg_5540[0]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5540[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_4_V_4_reg_5540[7]_i_2_n_7\,
      I3 => digit_location_4_V_4_reg_5540(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_4_V_3_reg_4857(1),
      O => \digit_location_4_V_4_reg_5540[1]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5540[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_4_V_4_reg_5540[7]_i_2_n_7\,
      I3 => digit_location_4_V_4_reg_5540(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_4_V_3_reg_4857(2),
      O => \digit_location_4_V_4_reg_5540[2]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5540[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_4_V_4_reg_5540[7]_i_2_n_7\,
      I3 => digit_location_4_V_4_reg_5540(3),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_4_V_3_reg_4857(3),
      O => \digit_location_4_V_4_reg_5540[3]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5540[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_4_V_4_reg_5540[7]_i_2_n_7\,
      I3 => digit_location_4_V_4_reg_5540(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_4_V_3_reg_4857(4),
      O => \digit_location_4_V_4_reg_5540[4]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5540[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_4_V_4_reg_5540[7]_i_2_n_7\,
      I3 => digit_location_4_V_4_reg_5540(5),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_4_V_3_reg_4857(5),
      O => \digit_location_4_V_4_reg_5540[5]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5540[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_4_V_4_reg_5540[7]_i_2_n_7\,
      I3 => digit_location_4_V_3_reg_4857(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_4_V_4_reg_5540(6),
      O => \digit_location_4_V_4_reg_5540[6]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5540[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_4_V_4_reg_5540[7]_i_2_n_7\,
      I3 => digit_location_4_V_3_reg_4857(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_4_V_4_reg_5540(7),
      O => \digit_location_4_V_4_reg_5540[7]_i_1_n_7\
    );
\digit_location_4_V_4_reg_5540[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => \digit_location_8_V_4_reg_5320[7]_i_3_n_7\,
      I3 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(2),
      I4 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(3),
      I5 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      O => \digit_location_4_V_4_reg_5540[7]_i_2_n_7\
    );
\digit_location_4_V_4_reg_5540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_4_V_4_reg_5540[0]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5540(0),
      R => '0'
    );
\digit_location_4_V_4_reg_5540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_4_V_4_reg_5540[1]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5540(1),
      R => '0'
    );
\digit_location_4_V_4_reg_5540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_4_V_4_reg_5540[2]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5540(2),
      R => '0'
    );
\digit_location_4_V_4_reg_5540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_4_V_4_reg_5540[3]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5540(3),
      R => '0'
    );
\digit_location_4_V_4_reg_5540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_4_V_4_reg_5540[4]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5540(4),
      R => '0'
    );
\digit_location_4_V_4_reg_5540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_4_V_4_reg_5540[5]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5540(5),
      R => '0'
    );
\digit_location_4_V_4_reg_5540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_4_V_4_reg_5540[6]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5540(6),
      R => '0'
    );
\digit_location_4_V_4_reg_5540_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_4_V_4_reg_5540[7]_i_1_n_7\,
      Q => digit_location_4_V_4_reg_5540(7),
      R => '0'
    );
\digit_location_4_V_s_reg_444[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_4_V_s_reg_444[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4857(0),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(0)
    );
\digit_location_4_V_s_reg_444[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_4_V_s_reg_444[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4857(1),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(1)
    );
\digit_location_4_V_s_reg_444[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_4_V_s_reg_444[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4857(2),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(2)
    );
\digit_location_4_V_s_reg_444[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_4_V_s_reg_444[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4857(3),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(3)
    );
\digit_location_4_V_s_reg_444[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_4_V_s_reg_444[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4857(4),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(4)
    );
\digit_location_4_V_s_reg_444[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_4_V_s_reg_444[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4857(5),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(5)
    );
\digit_location_4_V_s_reg_444[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_4_V_s_reg_444[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4857(6),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(6)
    );
\digit_location_4_V_s_reg_444[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_4_V_s_reg_444[7]_i_2_n_7\,
      I2 => digit_location_4_V_3_reg_4857(7),
      O => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(7)
    );
\digit_location_4_V_s_reg_444[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => p_0149_0_i_i_reg_4923(3),
      I2 => ap_CS_fsm_state17,
      I3 => p_0149_0_i_i_reg_4923(2),
      I4 => p_0149_0_i_i_reg_4923(1),
      O => \digit_location_4_V_s_reg_444[7]_i_2_n_7\
    );
\digit_location_4_V_s_reg_444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(0),
      Q => digit_location_4_V_s_reg_444(0),
      R => '0'
    );
\digit_location_4_V_s_reg_444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(1),
      Q => digit_location_4_V_s_reg_444(1),
      R => '0'
    );
\digit_location_4_V_s_reg_444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(2),
      Q => digit_location_4_V_s_reg_444(2),
      R => '0'
    );
\digit_location_4_V_s_reg_444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(3),
      Q => digit_location_4_V_s_reg_444(3),
      R => '0'
    );
\digit_location_4_V_s_reg_444_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(4),
      Q => digit_location_4_V_s_reg_444(4),
      R => '0'
    );
\digit_location_4_V_s_reg_444_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(5),
      Q => digit_location_4_V_s_reg_444(5),
      R => '0'
    );
\digit_location_4_V_s_reg_444_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(6),
      Q => digit_location_4_V_s_reg_444(6),
      R => '0'
    );
\digit_location_4_V_s_reg_444_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_4_V_5_phi_fu_6424_p32(7),
      Q => digit_location_4_V_s_reg_444(7),
      R => '0'
    );
\digit_location_5_V_1_reg_3844[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_5_V_s_reg_432(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_5_V_1_reg_3844[3]_i_2_n_7\
    );
\digit_location_5_V_1_reg_3844[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_5_V_s_reg_432(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_5_V_1_reg_3844[3]_i_3_n_7\
    );
\digit_location_5_V_1_reg_3844[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_5_V_s_reg_432(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_5_V_1_reg_3844[3]_i_4_n_7\
    );
\digit_location_5_V_1_reg_3844[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_5_V_s_reg_432(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_5_V_1_reg_3844[3]_i_5_n_7\
    );
\digit_location_5_V_1_reg_3844[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899,
      I1 => i6_0_i_i_reg_3899_reg(0),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => i6_0_i_i_reg_3899_reg(3),
      I4 => i6_0_i_i_reg_3899_reg(2),
      I5 => ap_CS_fsm_state12,
      O => \digit_location_5_V_1_reg_3844[7]_i_1_n_7\
    );
\digit_location_5_V_1_reg_3844[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_5_V_s_reg_432(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_5_V_1_reg_3844[7]_i_3_n_7\
    );
\digit_location_5_V_1_reg_3844[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_5_V_s_reg_432(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_5_V_1_reg_3844[7]_i_4_n_7\
    );
\digit_location_5_V_1_reg_3844[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_5_V_s_reg_432(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_5_V_1_reg_3844[7]_i_5_n_7\
    );
\digit_location_5_V_1_reg_3844[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_5_V_s_reg_432(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_5_V_1_reg_3844[7]_i_6_n_7\
    );
\digit_location_5_V_1_reg_3844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_5_V_1_reg_3844[7]_i_1_n_7\,
      D => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_14\,
      Q => digit_location_5_V_1_reg_3844(0),
      R => '0'
    );
\digit_location_5_V_1_reg_3844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_5_V_1_reg_3844[7]_i_1_n_7\,
      D => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_13\,
      Q => digit_location_5_V_1_reg_3844(1),
      R => '0'
    );
\digit_location_5_V_1_reg_3844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_5_V_1_reg_3844[7]_i_1_n_7\,
      D => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_12\,
      Q => digit_location_5_V_1_reg_3844(2),
      R => '0'
    );
\digit_location_5_V_1_reg_3844_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_5_V_1_reg_3844[7]_i_1_n_7\,
      D => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_11\,
      Q => digit_location_5_V_1_reg_3844(3),
      R => '0'
    );
\digit_location_5_V_1_reg_3844_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_11\,
      O(2) => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_12\,
      O(1) => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_13\,
      O(0) => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_14\,
      S(3) => \digit_location_5_V_1_reg_3844[3]_i_2_n_7\,
      S(2) => \digit_location_5_V_1_reg_3844[3]_i_3_n_7\,
      S(1) => \digit_location_5_V_1_reg_3844[3]_i_4_n_7\,
      S(0) => \digit_location_5_V_1_reg_3844[3]_i_5_n_7\
    );
\digit_location_5_V_1_reg_3844_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_5_V_1_reg_3844[7]_i_1_n_7\,
      D => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_14\,
      Q => digit_location_5_V_1_reg_3844(4),
      R => '0'
    );
\digit_location_5_V_1_reg_3844_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_5_V_1_reg_3844[7]_i_1_n_7\,
      D => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_13\,
      Q => digit_location_5_V_1_reg_3844(5),
      R => '0'
    );
\digit_location_5_V_1_reg_3844_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_5_V_1_reg_3844[7]_i_1_n_7\,
      D => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_12\,
      Q => digit_location_5_V_1_reg_3844(6),
      R => '0'
    );
\digit_location_5_V_1_reg_3844_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_5_V_1_reg_3844[7]_i_1_n_7\,
      D => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_11\,
      Q => digit_location_5_V_1_reg_3844(7),
      R => '0'
    );
\digit_location_5_V_1_reg_3844_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_5_V_1_reg_3844_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_5_V_1_reg_3844_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_11\,
      O(2) => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_12\,
      O(1) => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_13\,
      O(0) => \digit_location_5_V_1_reg_3844_reg[7]_i_2_n_14\,
      S(3) => \digit_location_5_V_1_reg_3844[7]_i_3_n_7\,
      S(2) => \digit_location_5_V_1_reg_3844[7]_i_4_n_7\,
      S(1) => \digit_location_5_V_1_reg_3844[7]_i_5_n_7\,
      S(0) => \digit_location_5_V_1_reg_3844[7]_i_6_n_7\
    );
\digit_location_5_V_3_reg_4846[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3844(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_5_V_4_reg_5485(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_5_V_3_reg_4846(0),
      O => \digit_location_5_V_3_reg_4846[0]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4846[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3844(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_5_V_4_reg_5485(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_5_V_3_reg_4846(1),
      O => \digit_location_5_V_3_reg_4846[1]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4846[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3844(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_5_V_4_reg_5485(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_5_V_3_reg_4846(2),
      O => \digit_location_5_V_3_reg_4846[2]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4846[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3844(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_5_V_4_reg_5485(3),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_5_V_3_reg_4846(3),
      O => \digit_location_5_V_3_reg_4846[3]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4846[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3844(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_5_V_4_reg_5485(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_5_V_3_reg_4846(4),
      O => \digit_location_5_V_3_reg_4846[4]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4846[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3844(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_5_V_4_reg_5485(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_5_V_3_reg_4846(5),
      O => \digit_location_5_V_3_reg_4846[5]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4846[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3844(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_5_V_3_reg_4846(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_5_V_4_reg_5485(6),
      O => \digit_location_5_V_3_reg_4846[6]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4846[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_5_V_1_reg_3844(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_5_V_3_reg_4846(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_5_V_4_reg_5485(7),
      O => \digit_location_5_V_3_reg_4846[7]_i_1_n_7\
    );
\digit_location_5_V_3_reg_4846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4846[0]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4846(0),
      R => '0'
    );
\digit_location_5_V_3_reg_4846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4846[1]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4846(1),
      R => '0'
    );
\digit_location_5_V_3_reg_4846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4846[2]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4846(2),
      R => '0'
    );
\digit_location_5_V_3_reg_4846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4846[3]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4846(3),
      R => '0'
    );
\digit_location_5_V_3_reg_4846_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4846[4]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4846(4),
      R => '0'
    );
\digit_location_5_V_3_reg_4846_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4846[5]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4846(5),
      R => '0'
    );
\digit_location_5_V_3_reg_4846_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4846[6]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4846(6),
      R => '0'
    );
\digit_location_5_V_3_reg_4846_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_5_V_3_reg_4846[7]_i_1_n_7\,
      Q => digit_location_5_V_3_reg_4846(7),
      R => '0'
    );
\digit_location_5_V_4_reg_5485[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_5_V_4_reg_5485[7]_i_2_n_7\,
      I3 => digit_location_5_V_4_reg_5485(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_5_V_3_reg_4846(0),
      O => \digit_location_5_V_4_reg_5485[0]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5485[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_5_V_4_reg_5485[7]_i_2_n_7\,
      I3 => digit_location_5_V_4_reg_5485(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_5_V_3_reg_4846(1),
      O => \digit_location_5_V_4_reg_5485[1]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5485[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_5_V_4_reg_5485[7]_i_2_n_7\,
      I3 => digit_location_5_V_4_reg_5485(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_5_V_3_reg_4846(2),
      O => \digit_location_5_V_4_reg_5485[2]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5485[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_5_V_4_reg_5485[7]_i_2_n_7\,
      I3 => digit_location_5_V_4_reg_5485(3),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_5_V_3_reg_4846(3),
      O => \digit_location_5_V_4_reg_5485[3]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5485[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_5_V_4_reg_5485[7]_i_2_n_7\,
      I3 => digit_location_5_V_4_reg_5485(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_5_V_3_reg_4846(4),
      O => \digit_location_5_V_4_reg_5485[4]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5485[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_5_V_4_reg_5485[7]_i_2_n_7\,
      I3 => digit_location_5_V_4_reg_5485(5),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_5_V_3_reg_4846(5),
      O => \digit_location_5_V_4_reg_5485[5]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5485[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_5_V_4_reg_5485[7]_i_2_n_7\,
      I3 => digit_location_5_V_3_reg_4846(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_5_V_4_reg_5485(6),
      O => \digit_location_5_V_4_reg_5485[6]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5485[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_5_V_4_reg_5485[7]_i_2_n_7\,
      I3 => digit_location_5_V_3_reg_4846(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_5_V_4_reg_5485(7),
      O => \digit_location_5_V_4_reg_5485[7]_i_1_n_7\
    );
\digit_location_5_V_4_reg_5485[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => \digit_location_9_V_4_reg_5265[7]_i_3_n_7\,
      I3 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(2),
      I4 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(3),
      I5 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      O => \digit_location_5_V_4_reg_5485[7]_i_2_n_7\
    );
\digit_location_5_V_4_reg_5485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_5_V_4_reg_5485[0]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5485(0),
      R => '0'
    );
\digit_location_5_V_4_reg_5485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_5_V_4_reg_5485[1]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5485(1),
      R => '0'
    );
\digit_location_5_V_4_reg_5485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_5_V_4_reg_5485[2]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5485(2),
      R => '0'
    );
\digit_location_5_V_4_reg_5485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_5_V_4_reg_5485[3]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5485(3),
      R => '0'
    );
\digit_location_5_V_4_reg_5485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_5_V_4_reg_5485[4]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5485(4),
      R => '0'
    );
\digit_location_5_V_4_reg_5485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_5_V_4_reg_5485[5]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5485(5),
      R => '0'
    );
\digit_location_5_V_4_reg_5485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_5_V_4_reg_5485[6]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5485(6),
      R => '0'
    );
\digit_location_5_V_4_reg_5485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_5_V_4_reg_5485[7]_i_1_n_7\,
      Q => digit_location_5_V_4_reg_5485(7),
      R => '0'
    );
\digit_location_5_V_s_reg_432[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_5_V_s_reg_432[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4846(0),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(0)
    );
\digit_location_5_V_s_reg_432[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_5_V_s_reg_432[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4846(1),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(1)
    );
\digit_location_5_V_s_reg_432[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_5_V_s_reg_432[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4846(2),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(2)
    );
\digit_location_5_V_s_reg_432[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_5_V_s_reg_432[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4846(3),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(3)
    );
\digit_location_5_V_s_reg_432[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_5_V_s_reg_432[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4846(4),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(4)
    );
\digit_location_5_V_s_reg_432[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_5_V_s_reg_432[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4846(5),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(5)
    );
\digit_location_5_V_s_reg_432[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_5_V_s_reg_432[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4846(6),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(6)
    );
\digit_location_5_V_s_reg_432[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_5_V_s_reg_432[7]_i_2_n_7\,
      I2 => digit_location_5_V_3_reg_4846(7),
      O => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(7)
    );
\digit_location_5_V_s_reg_432[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => p_0149_0_i_i_reg_4923(3),
      I2 => ap_CS_fsm_state17,
      I3 => p_0149_0_i_i_reg_4923(2),
      I4 => p_0149_0_i_i_reg_4923(1),
      O => \digit_location_5_V_s_reg_432[7]_i_2_n_7\
    );
\digit_location_5_V_s_reg_432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(0),
      Q => digit_location_5_V_s_reg_432(0),
      R => '0'
    );
\digit_location_5_V_s_reg_432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(1),
      Q => digit_location_5_V_s_reg_432(1),
      R => '0'
    );
\digit_location_5_V_s_reg_432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(2),
      Q => digit_location_5_V_s_reg_432(2),
      R => '0'
    );
\digit_location_5_V_s_reg_432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(3),
      Q => digit_location_5_V_s_reg_432(3),
      R => '0'
    );
\digit_location_5_V_s_reg_432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(4),
      Q => digit_location_5_V_s_reg_432(4),
      R => '0'
    );
\digit_location_5_V_s_reg_432_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(5),
      Q => digit_location_5_V_s_reg_432(5),
      R => '0'
    );
\digit_location_5_V_s_reg_432_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(6),
      Q => digit_location_5_V_s_reg_432(6),
      R => '0'
    );
\digit_location_5_V_s_reg_432_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_5_V_5_phi_fu_6369_p32(7),
      Q => digit_location_5_V_s_reg_432(7),
      R => '0'
    );
\digit_location_6_V_1_reg_3833[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_6_V_s_reg_420(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_6_V_1_reg_3833[3]_i_2_n_7\
    );
\digit_location_6_V_1_reg_3833[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_6_V_s_reg_420(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_6_V_1_reg_3833[3]_i_3_n_7\
    );
\digit_location_6_V_1_reg_3833[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_6_V_s_reg_420(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_6_V_1_reg_3833[3]_i_4_n_7\
    );
\digit_location_6_V_1_reg_3833[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_6_V_s_reg_420(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_6_V_1_reg_3833[3]_i_5_n_7\
    );
\digit_location_6_V_1_reg_3833[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899,
      I1 => i6_0_i_i_reg_3899_reg(1),
      I2 => i6_0_i_i_reg_3899_reg(0),
      I3 => i6_0_i_i_reg_3899_reg(3),
      I4 => i6_0_i_i_reg_3899_reg(2),
      I5 => ap_CS_fsm_state12,
      O => \digit_location_6_V_1_reg_3833[7]_i_1_n_7\
    );
\digit_location_6_V_1_reg_3833[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_6_V_s_reg_420(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_6_V_1_reg_3833[7]_i_3_n_7\
    );
\digit_location_6_V_1_reg_3833[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_6_V_s_reg_420(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_6_V_1_reg_3833[7]_i_4_n_7\
    );
\digit_location_6_V_1_reg_3833[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_6_V_s_reg_420(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_6_V_1_reg_3833[7]_i_5_n_7\
    );
\digit_location_6_V_1_reg_3833[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_6_V_s_reg_420(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_6_V_1_reg_3833[7]_i_6_n_7\
    );
\digit_location_6_V_1_reg_3833_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_6_V_1_reg_3833[7]_i_1_n_7\,
      D => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_14\,
      Q => digit_location_6_V_1_reg_3833(0),
      R => '0'
    );
\digit_location_6_V_1_reg_3833_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_6_V_1_reg_3833[7]_i_1_n_7\,
      D => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_13\,
      Q => digit_location_6_V_1_reg_3833(1),
      R => '0'
    );
\digit_location_6_V_1_reg_3833_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_6_V_1_reg_3833[7]_i_1_n_7\,
      D => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_12\,
      Q => digit_location_6_V_1_reg_3833(2),
      R => '0'
    );
\digit_location_6_V_1_reg_3833_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_6_V_1_reg_3833[7]_i_1_n_7\,
      D => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_11\,
      Q => digit_location_6_V_1_reg_3833(3),
      R => '0'
    );
\digit_location_6_V_1_reg_3833_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_11\,
      O(2) => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_12\,
      O(1) => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_13\,
      O(0) => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_14\,
      S(3) => \digit_location_6_V_1_reg_3833[3]_i_2_n_7\,
      S(2) => \digit_location_6_V_1_reg_3833[3]_i_3_n_7\,
      S(1) => \digit_location_6_V_1_reg_3833[3]_i_4_n_7\,
      S(0) => \digit_location_6_V_1_reg_3833[3]_i_5_n_7\
    );
\digit_location_6_V_1_reg_3833_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_6_V_1_reg_3833[7]_i_1_n_7\,
      D => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_14\,
      Q => digit_location_6_V_1_reg_3833(4),
      R => '0'
    );
\digit_location_6_V_1_reg_3833_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_6_V_1_reg_3833[7]_i_1_n_7\,
      D => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_13\,
      Q => digit_location_6_V_1_reg_3833(5),
      R => '0'
    );
\digit_location_6_V_1_reg_3833_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_6_V_1_reg_3833[7]_i_1_n_7\,
      D => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_12\,
      Q => digit_location_6_V_1_reg_3833(6),
      R => '0'
    );
\digit_location_6_V_1_reg_3833_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_6_V_1_reg_3833[7]_i_1_n_7\,
      D => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_11\,
      Q => digit_location_6_V_1_reg_3833(7),
      R => '0'
    );
\digit_location_6_V_1_reg_3833_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_6_V_1_reg_3833_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_6_V_1_reg_3833_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_11\,
      O(2) => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_12\,
      O(1) => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_13\,
      O(0) => \digit_location_6_V_1_reg_3833_reg[7]_i_2_n_14\,
      S(3) => \digit_location_6_V_1_reg_3833[7]_i_3_n_7\,
      S(2) => \digit_location_6_V_1_reg_3833[7]_i_4_n_7\,
      S(1) => \digit_location_6_V_1_reg_3833[7]_i_5_n_7\,
      S(0) => \digit_location_6_V_1_reg_3833[7]_i_6_n_7\
    );
\digit_location_6_V_3_reg_4835[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_6_V_4_reg_5430(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_6_V_3_reg_4835(0),
      O => \digit_location_6_V_3_reg_4835[0]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4835[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_6_V_4_reg_5430(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_6_V_3_reg_4835(1),
      O => \digit_location_6_V_3_reg_4835[1]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4835[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_6_V_4_reg_5430(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_6_V_3_reg_4835(2),
      O => \digit_location_6_V_3_reg_4835[2]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4835[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_6_V_4_reg_5430(3),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_6_V_3_reg_4835(3),
      O => \digit_location_6_V_3_reg_4835[3]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4835[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_6_V_4_reg_5430(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_6_V_3_reg_4835(4),
      O => \digit_location_6_V_3_reg_4835[4]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4835[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_6_V_4_reg_5430(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_6_V_3_reg_4835(5),
      O => \digit_location_6_V_3_reg_4835[5]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4835[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_6_V_3_reg_4835(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_6_V_4_reg_5430(6),
      O => \digit_location_6_V_3_reg_4835[6]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4835[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_6_V_3_reg_4835(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_6_V_4_reg_5430(7),
      O => \digit_location_6_V_3_reg_4835[7]_i_1_n_7\
    );
\digit_location_6_V_3_reg_4835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4835[0]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4835(0),
      R => '0'
    );
\digit_location_6_V_3_reg_4835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4835[1]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4835(1),
      R => '0'
    );
\digit_location_6_V_3_reg_4835_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4835[2]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4835(2),
      R => '0'
    );
\digit_location_6_V_3_reg_4835_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4835[3]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4835(3),
      R => '0'
    );
\digit_location_6_V_3_reg_4835_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4835[4]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4835(4),
      R => '0'
    );
\digit_location_6_V_3_reg_4835_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4835[5]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4835(5),
      R => '0'
    );
\digit_location_6_V_3_reg_4835_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4835[6]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4835(6),
      R => '0'
    );
\digit_location_6_V_3_reg_4835_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_6_V_3_reg_4835[7]_i_1_n_7\,
      Q => digit_location_6_V_3_reg_4835(7),
      R => '0'
    );
\digit_location_6_V_4_reg_5430[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_6_V_4_reg_5430[7]_i_2_n_7\,
      I3 => digit_location_6_V_4_reg_5430(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_6_V_3_reg_4835(0),
      O => \digit_location_6_V_4_reg_5430[0]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5430[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_6_V_4_reg_5430[7]_i_2_n_7\,
      I3 => digit_location_6_V_4_reg_5430(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_6_V_3_reg_4835(1),
      O => \digit_location_6_V_4_reg_5430[1]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5430[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_6_V_4_reg_5430[7]_i_2_n_7\,
      I3 => digit_location_6_V_4_reg_5430(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_6_V_3_reg_4835(2),
      O => \digit_location_6_V_4_reg_5430[2]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5430[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_6_V_4_reg_5430[7]_i_2_n_7\,
      I3 => digit_location_6_V_4_reg_5430(3),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_6_V_3_reg_4835(3),
      O => \digit_location_6_V_4_reg_5430[3]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5430[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_6_V_4_reg_5430[7]_i_2_n_7\,
      I3 => digit_location_6_V_4_reg_5430(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_6_V_3_reg_4835(4),
      O => \digit_location_6_V_4_reg_5430[4]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5430[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_6_V_4_reg_5430[7]_i_2_n_7\,
      I3 => digit_location_6_V_4_reg_5430(5),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_6_V_3_reg_4835(5),
      O => \digit_location_6_V_4_reg_5430[5]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5430[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_6_V_4_reg_5430[7]_i_2_n_7\,
      I3 => digit_location_6_V_3_reg_4835(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_6_V_4_reg_5430(6),
      O => \digit_location_6_V_4_reg_5430[6]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5430[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_6_V_4_reg_5430[7]_i_2_n_7\,
      I3 => digit_location_6_V_3_reg_4835(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_6_V_4_reg_5430(7),
      O => \digit_location_6_V_4_reg_5430[7]_i_1_n_7\
    );
\digit_location_6_V_4_reg_5430[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001D000000"
    )
        port map (
      I0 => digit_V_1_reg_7051(3),
      I1 => sorting_frequency_V_U_n_49,
      I2 => p_0149_0_i_i_reg_4923(3),
      I3 => digit_V_1_reg_70510,
      I4 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(2),
      I5 => \digit_location_10_V_4_reg_5210[7]_i_3_n_7\,
      O => \digit_location_6_V_4_reg_5430[7]_i_2_n_7\
    );
\digit_location_6_V_4_reg_5430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_6_V_4_reg_5430[0]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5430(0),
      R => '0'
    );
\digit_location_6_V_4_reg_5430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_6_V_4_reg_5430[1]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5430(1),
      R => '0'
    );
\digit_location_6_V_4_reg_5430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_6_V_4_reg_5430[2]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5430(2),
      R => '0'
    );
\digit_location_6_V_4_reg_5430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_6_V_4_reg_5430[3]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5430(3),
      R => '0'
    );
\digit_location_6_V_4_reg_5430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_6_V_4_reg_5430[4]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5430(4),
      R => '0'
    );
\digit_location_6_V_4_reg_5430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_6_V_4_reg_5430[5]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5430(5),
      R => '0'
    );
\digit_location_6_V_4_reg_5430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_6_V_4_reg_5430[6]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5430(6),
      R => '0'
    );
\digit_location_6_V_4_reg_5430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_6_V_4_reg_5430[7]_i_1_n_7\,
      Q => digit_location_6_V_4_reg_5430(7),
      R => '0'
    );
\digit_location_6_V_s_reg_420[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_6_V_s_reg_420[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4835(0),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(0)
    );
\digit_location_6_V_s_reg_420[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_6_V_s_reg_420[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4835(1),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(1)
    );
\digit_location_6_V_s_reg_420[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_6_V_s_reg_420[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4835(2),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(2)
    );
\digit_location_6_V_s_reg_420[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_6_V_s_reg_420[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4835(3),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(3)
    );
\digit_location_6_V_s_reg_420[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_6_V_s_reg_420[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4835(4),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(4)
    );
\digit_location_6_V_s_reg_420[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_6_V_s_reg_420[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4835(5),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(5)
    );
\digit_location_6_V_s_reg_420[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_6_V_s_reg_420[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4835(6),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(6)
    );
\digit_location_6_V_s_reg_420[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_6_V_s_reg_420[7]_i_2_n_7\,
      I2 => digit_location_6_V_3_reg_4835(7),
      O => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(7)
    );
\digit_location_6_V_s_reg_420[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => p_0149_0_i_i_reg_4923(1),
      I2 => p_0149_0_i_i_reg_4923(2),
      I3 => ap_CS_fsm_state17,
      I4 => p_0149_0_i_i_reg_4923(3),
      O => \digit_location_6_V_s_reg_420[7]_i_2_n_7\
    );
\digit_location_6_V_s_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(0),
      Q => digit_location_6_V_s_reg_420(0),
      R => '0'
    );
\digit_location_6_V_s_reg_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(1),
      Q => digit_location_6_V_s_reg_420(1),
      R => '0'
    );
\digit_location_6_V_s_reg_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(2),
      Q => digit_location_6_V_s_reg_420(2),
      R => '0'
    );
\digit_location_6_V_s_reg_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(3),
      Q => digit_location_6_V_s_reg_420(3),
      R => '0'
    );
\digit_location_6_V_s_reg_420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(4),
      Q => digit_location_6_V_s_reg_420(4),
      R => '0'
    );
\digit_location_6_V_s_reg_420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(5),
      Q => digit_location_6_V_s_reg_420(5),
      R => '0'
    );
\digit_location_6_V_s_reg_420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(6),
      Q => digit_location_6_V_s_reg_420(6),
      R => '0'
    );
\digit_location_6_V_s_reg_420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_6_V_5_phi_fu_6314_p32(7),
      Q => digit_location_6_V_s_reg_420(7),
      R => '0'
    );
\digit_location_7_V_1_reg_3822[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_7_V_s_reg_408(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_7_V_1_reg_3822[3]_i_2_n_7\
    );
\digit_location_7_V_1_reg_3822[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_7_V_s_reg_408(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_7_V_1_reg_3822[3]_i_3_n_7\
    );
\digit_location_7_V_1_reg_3822[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_7_V_s_reg_408(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_7_V_1_reg_3822[3]_i_4_n_7\
    );
\digit_location_7_V_1_reg_3822[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_7_V_s_reg_408(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_7_V_1_reg_3822[3]_i_5_n_7\
    );
\digit_location_7_V_1_reg_3822[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(0),
      I1 => i6_0_i_i_reg_3899_reg(2),
      I2 => i6_0_i_i_reg_3899_reg(3),
      I3 => i6_0_i_i_reg_3899_reg(1),
      I4 => ap_NS_fsm147_out,
      I5 => ap_CS_fsm_state11,
      O => \digit_location_7_V_1_reg_3822[7]_i_1_n_7\
    );
\digit_location_7_V_1_reg_3822[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_7_V_s_reg_408(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_7_V_1_reg_3822[7]_i_3_n_7\
    );
\digit_location_7_V_1_reg_3822[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_7_V_s_reg_408(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_7_V_1_reg_3822[7]_i_4_n_7\
    );
\digit_location_7_V_1_reg_3822[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_7_V_s_reg_408(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_7_V_1_reg_3822[7]_i_5_n_7\
    );
\digit_location_7_V_1_reg_3822[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_7_V_s_reg_408(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_7_V_1_reg_3822[7]_i_6_n_7\
    );
\digit_location_7_V_1_reg_3822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_7_V_1_reg_3822[7]_i_1_n_7\,
      D => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_14\,
      Q => digit_location_7_V_1_reg_3822(0),
      R => '0'
    );
\digit_location_7_V_1_reg_3822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_7_V_1_reg_3822[7]_i_1_n_7\,
      D => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_13\,
      Q => digit_location_7_V_1_reg_3822(1),
      R => '0'
    );
\digit_location_7_V_1_reg_3822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_7_V_1_reg_3822[7]_i_1_n_7\,
      D => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_12\,
      Q => digit_location_7_V_1_reg_3822(2),
      R => '0'
    );
\digit_location_7_V_1_reg_3822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_7_V_1_reg_3822[7]_i_1_n_7\,
      D => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_11\,
      Q => digit_location_7_V_1_reg_3822(3),
      R => '0'
    );
\digit_location_7_V_1_reg_3822_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_11\,
      O(2) => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_12\,
      O(1) => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_13\,
      O(0) => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_14\,
      S(3) => \digit_location_7_V_1_reg_3822[3]_i_2_n_7\,
      S(2) => \digit_location_7_V_1_reg_3822[3]_i_3_n_7\,
      S(1) => \digit_location_7_V_1_reg_3822[3]_i_4_n_7\,
      S(0) => \digit_location_7_V_1_reg_3822[3]_i_5_n_7\
    );
\digit_location_7_V_1_reg_3822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_7_V_1_reg_3822[7]_i_1_n_7\,
      D => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_14\,
      Q => digit_location_7_V_1_reg_3822(4),
      R => '0'
    );
\digit_location_7_V_1_reg_3822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_7_V_1_reg_3822[7]_i_1_n_7\,
      D => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_13\,
      Q => digit_location_7_V_1_reg_3822(5),
      R => '0'
    );
\digit_location_7_V_1_reg_3822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_7_V_1_reg_3822[7]_i_1_n_7\,
      D => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_12\,
      Q => digit_location_7_V_1_reg_3822(6),
      R => '0'
    );
\digit_location_7_V_1_reg_3822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_7_V_1_reg_3822[7]_i_1_n_7\,
      D => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_11\,
      Q => digit_location_7_V_1_reg_3822(7),
      R => '0'
    );
\digit_location_7_V_1_reg_3822_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_7_V_1_reg_3822_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_7_V_1_reg_3822_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_11\,
      O(2) => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_12\,
      O(1) => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_13\,
      O(0) => \digit_location_7_V_1_reg_3822_reg[7]_i_2_n_14\,
      S(3) => \digit_location_7_V_1_reg_3822[7]_i_3_n_7\,
      S(2) => \digit_location_7_V_1_reg_3822[7]_i_4_n_7\,
      S(1) => \digit_location_7_V_1_reg_3822[7]_i_5_n_7\,
      S(0) => \digit_location_7_V_1_reg_3822[7]_i_6_n_7\
    );
\digit_location_7_V_3_reg_4824[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_7_V_4_reg_5375(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_7_V_3_reg_4824(0),
      O => \digit_location_7_V_3_reg_4824[0]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4824[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_7_V_4_reg_5375(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_7_V_3_reg_4824(1),
      O => \digit_location_7_V_3_reg_4824[1]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4824[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_7_V_4_reg_5375(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_7_V_3_reg_4824(2),
      O => \digit_location_7_V_3_reg_4824[2]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4824[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_7_V_4_reg_5375(3),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_7_V_3_reg_4824(3),
      O => \digit_location_7_V_3_reg_4824[3]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4824[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_7_V_4_reg_5375(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_7_V_3_reg_4824(4),
      O => \digit_location_7_V_3_reg_4824[4]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4824[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_7_V_4_reg_5375(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_7_V_3_reg_4824(5),
      O => \digit_location_7_V_3_reg_4824[5]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4824[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_7_V_3_reg_4824(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_7_V_4_reg_5375(6),
      O => \digit_location_7_V_3_reg_4824[6]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4824[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_7_V_3_reg_4824(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_7_V_4_reg_5375(7),
      O => \digit_location_7_V_3_reg_4824[7]_i_1_n_7\
    );
\digit_location_7_V_3_reg_4824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4824[0]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4824(0),
      R => '0'
    );
\digit_location_7_V_3_reg_4824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4824[1]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4824(1),
      R => '0'
    );
\digit_location_7_V_3_reg_4824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4824[2]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4824(2),
      R => '0'
    );
\digit_location_7_V_3_reg_4824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4824[3]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4824(3),
      R => '0'
    );
\digit_location_7_V_3_reg_4824_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4824[4]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4824(4),
      R => '0'
    );
\digit_location_7_V_3_reg_4824_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4824[5]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4824(5),
      R => '0'
    );
\digit_location_7_V_3_reg_4824_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4824[6]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4824(6),
      R => '0'
    );
\digit_location_7_V_3_reg_4824_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_7_V_3_reg_4824[7]_i_1_n_7\,
      Q => digit_location_7_V_3_reg_4824(7),
      R => '0'
    );
\digit_location_7_V_4_reg_5375[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_7_V_4_reg_5375[7]_i_2_n_7\,
      I3 => digit_location_7_V_4_reg_5375(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_7_V_3_reg_4824(0),
      O => \digit_location_7_V_4_reg_5375[0]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5375[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_7_V_4_reg_5375[7]_i_2_n_7\,
      I3 => digit_location_7_V_4_reg_5375(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_7_V_3_reg_4824(1),
      O => \digit_location_7_V_4_reg_5375[1]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5375[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_7_V_4_reg_5375[7]_i_2_n_7\,
      I3 => digit_location_7_V_4_reg_5375(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_7_V_3_reg_4824(2),
      O => \digit_location_7_V_4_reg_5375[2]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5375[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_7_V_4_reg_5375[7]_i_2_n_7\,
      I3 => digit_location_7_V_4_reg_5375(3),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_7_V_3_reg_4824(3),
      O => \digit_location_7_V_4_reg_5375[3]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5375[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_7_V_4_reg_5375[7]_i_2_n_7\,
      I3 => digit_location_7_V_4_reg_5375(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_7_V_3_reg_4824(4),
      O => \digit_location_7_V_4_reg_5375[4]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5375[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_7_V_4_reg_5375[7]_i_2_n_7\,
      I3 => digit_location_7_V_4_reg_5375(5),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_7_V_3_reg_4824(5),
      O => \digit_location_7_V_4_reg_5375[5]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5375[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_7_V_4_reg_5375[7]_i_2_n_7\,
      I3 => digit_location_7_V_3_reg_4824(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_7_V_4_reg_5375(6),
      O => \digit_location_7_V_4_reg_5375[6]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5375[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_7_V_4_reg_5375[7]_i_2_n_7\,
      I3 => digit_location_7_V_3_reg_4824(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_7_V_4_reg_5375(7),
      O => \digit_location_7_V_4_reg_5375[7]_i_1_n_7\
    );
\digit_location_7_V_4_reg_5375[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(0),
      I3 => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(1),
      I4 => \digit_location_7_V_4_reg_5375[7]_i_3_n_7\,
      I5 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      O => \digit_location_7_V_4_reg_5375[7]_i_2_n_7\
    );
\digit_location_7_V_4_reg_5375[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => digit_V_1_reg_7051(3),
      I1 => p_0149_0_i_i_reg_4923(3),
      I2 => digit_V_1_reg_7051(2),
      I3 => sorting_frequency_V_U_n_49,
      I4 => p_0149_0_i_i_reg_4923(2),
      O => \digit_location_7_V_4_reg_5375[7]_i_3_n_7\
    );
\digit_location_7_V_4_reg_5375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_7_V_4_reg_5375[0]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5375(0),
      R => '0'
    );
\digit_location_7_V_4_reg_5375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_7_V_4_reg_5375[1]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5375(1),
      R => '0'
    );
\digit_location_7_V_4_reg_5375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_7_V_4_reg_5375[2]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5375(2),
      R => '0'
    );
\digit_location_7_V_4_reg_5375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_7_V_4_reg_5375[3]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5375(3),
      R => '0'
    );
\digit_location_7_V_4_reg_5375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_7_V_4_reg_5375[4]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5375(4),
      R => '0'
    );
\digit_location_7_V_4_reg_5375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_7_V_4_reg_5375[5]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5375(5),
      R => '0'
    );
\digit_location_7_V_4_reg_5375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_7_V_4_reg_5375[6]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5375(6),
      R => '0'
    );
\digit_location_7_V_4_reg_5375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_7_V_4_reg_5375[7]_i_1_n_7\,
      Q => digit_location_7_V_4_reg_5375(7),
      R => '0'
    );
\digit_location_7_V_s_reg_408[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_7_V_s_reg_408[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4824(0),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(0)
    );
\digit_location_7_V_s_reg_408[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_7_V_s_reg_408[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4824(1),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(1)
    );
\digit_location_7_V_s_reg_408[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_7_V_s_reg_408[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4824(2),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(2)
    );
\digit_location_7_V_s_reg_408[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_7_V_s_reg_408[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4824(3),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(3)
    );
\digit_location_7_V_s_reg_408[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_7_V_s_reg_408[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4824(4),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(4)
    );
\digit_location_7_V_s_reg_408[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_7_V_s_reg_408[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4824(5),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(5)
    );
\digit_location_7_V_s_reg_408[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_7_V_s_reg_408[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4824(6),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(6)
    );
\digit_location_7_V_s_reg_408[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_7_V_s_reg_408[7]_i_2_n_7\,
      I2 => digit_location_7_V_3_reg_4824(7),
      O => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(7)
    );
\digit_location_7_V_s_reg_408[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(2),
      I1 => ap_CS_fsm_state17,
      I2 => p_0149_0_i_i_reg_4923(3),
      I3 => p_0149_0_i_i_reg_4923(1),
      I4 => p_0149_0_i_i_reg_4923(0),
      O => \digit_location_7_V_s_reg_408[7]_i_2_n_7\
    );
\digit_location_7_V_s_reg_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(0),
      Q => digit_location_7_V_s_reg_408(0),
      R => '0'
    );
\digit_location_7_V_s_reg_408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(1),
      Q => digit_location_7_V_s_reg_408(1),
      R => '0'
    );
\digit_location_7_V_s_reg_408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(2),
      Q => digit_location_7_V_s_reg_408(2),
      R => '0'
    );
\digit_location_7_V_s_reg_408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(3),
      Q => digit_location_7_V_s_reg_408(3),
      R => '0'
    );
\digit_location_7_V_s_reg_408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(4),
      Q => digit_location_7_V_s_reg_408(4),
      R => '0'
    );
\digit_location_7_V_s_reg_408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(5),
      Q => digit_location_7_V_s_reg_408(5),
      R => '0'
    );
\digit_location_7_V_s_reg_408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(6),
      Q => digit_location_7_V_s_reg_408(6),
      R => '0'
    );
\digit_location_7_V_s_reg_408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_7_V_5_phi_fu_6259_p32(7),
      Q => digit_location_7_V_s_reg_408(7),
      R => '0'
    );
\digit_location_8_V_1_reg_3811[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_8_V_s_reg_396(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_8_V_1_reg_3811[3]_i_2_n_7\
    );
\digit_location_8_V_1_reg_3811[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_8_V_s_reg_396(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_8_V_1_reg_3811[3]_i_3_n_7\
    );
\digit_location_8_V_1_reg_3811[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_8_V_s_reg_396(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_8_V_1_reg_3811[3]_i_4_n_7\
    );
\digit_location_8_V_1_reg_3811[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_8_V_s_reg_396(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_8_V_1_reg_3811[3]_i_5_n_7\
    );
\digit_location_8_V_1_reg_3811[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899,
      I1 => i6_0_i_i_reg_3899_reg(3),
      I2 => i6_0_i_i_reg_3899_reg(2),
      I3 => i6_0_i_i_reg_3899_reg(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => ap_CS_fsm_state12,
      O => \digit_location_8_V_1_reg_3811[7]_i_1_n_7\
    );
\digit_location_8_V_1_reg_3811[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_8_V_s_reg_396(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_8_V_1_reg_3811[7]_i_3_n_7\
    );
\digit_location_8_V_1_reg_3811[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_8_V_s_reg_396(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_8_V_1_reg_3811[7]_i_4_n_7\
    );
\digit_location_8_V_1_reg_3811[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_8_V_s_reg_396(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_8_V_1_reg_3811[7]_i_5_n_7\
    );
\digit_location_8_V_1_reg_3811[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_8_V_s_reg_396(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_8_V_1_reg_3811[7]_i_6_n_7\
    );
\digit_location_8_V_1_reg_3811_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_8_V_1_reg_3811[7]_i_1_n_7\,
      D => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_14\,
      Q => digit_location_8_V_1_reg_3811(0),
      R => '0'
    );
\digit_location_8_V_1_reg_3811_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_8_V_1_reg_3811[7]_i_1_n_7\,
      D => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_13\,
      Q => digit_location_8_V_1_reg_3811(1),
      R => '0'
    );
\digit_location_8_V_1_reg_3811_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_8_V_1_reg_3811[7]_i_1_n_7\,
      D => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_12\,
      Q => digit_location_8_V_1_reg_3811(2),
      R => '0'
    );
\digit_location_8_V_1_reg_3811_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_8_V_1_reg_3811[7]_i_1_n_7\,
      D => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_11\,
      Q => digit_location_8_V_1_reg_3811(3),
      R => '0'
    );
\digit_location_8_V_1_reg_3811_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_11\,
      O(2) => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_12\,
      O(1) => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_13\,
      O(0) => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_14\,
      S(3) => \digit_location_8_V_1_reg_3811[3]_i_2_n_7\,
      S(2) => \digit_location_8_V_1_reg_3811[3]_i_3_n_7\,
      S(1) => \digit_location_8_V_1_reg_3811[3]_i_4_n_7\,
      S(0) => \digit_location_8_V_1_reg_3811[3]_i_5_n_7\
    );
\digit_location_8_V_1_reg_3811_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_8_V_1_reg_3811[7]_i_1_n_7\,
      D => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_14\,
      Q => digit_location_8_V_1_reg_3811(4),
      R => '0'
    );
\digit_location_8_V_1_reg_3811_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_8_V_1_reg_3811[7]_i_1_n_7\,
      D => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_13\,
      Q => digit_location_8_V_1_reg_3811(5),
      R => '0'
    );
\digit_location_8_V_1_reg_3811_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_8_V_1_reg_3811[7]_i_1_n_7\,
      D => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_12\,
      Q => digit_location_8_V_1_reg_3811(6),
      R => '0'
    );
\digit_location_8_V_1_reg_3811_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_8_V_1_reg_3811[7]_i_1_n_7\,
      D => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_11\,
      Q => digit_location_8_V_1_reg_3811(7),
      R => '0'
    );
\digit_location_8_V_1_reg_3811_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_8_V_1_reg_3811_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_8_V_1_reg_3811_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_11\,
      O(2) => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_12\,
      O(1) => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_13\,
      O(0) => \digit_location_8_V_1_reg_3811_reg[7]_i_2_n_14\,
      S(3) => \digit_location_8_V_1_reg_3811[7]_i_3_n_7\,
      S(2) => \digit_location_8_V_1_reg_3811[7]_i_4_n_7\,
      S(1) => \digit_location_8_V_1_reg_3811[7]_i_5_n_7\,
      S(0) => \digit_location_8_V_1_reg_3811[7]_i_6_n_7\
    );
\digit_location_8_V_3_reg_4813[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_8_V_4_reg_5320(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_8_V_3_reg_4813(0),
      O => \digit_location_8_V_3_reg_4813[0]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4813[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_8_V_4_reg_5320(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_8_V_3_reg_4813(1),
      O => \digit_location_8_V_3_reg_4813[1]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4813[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_8_V_4_reg_5320(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_8_V_3_reg_4813(2),
      O => \digit_location_8_V_3_reg_4813[2]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4813[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_8_V_4_reg_5320(3),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_8_V_3_reg_4813(3),
      O => \digit_location_8_V_3_reg_4813[3]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4813[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_8_V_4_reg_5320(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_8_V_3_reg_4813(4),
      O => \digit_location_8_V_3_reg_4813[4]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4813[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_8_V_4_reg_5320(5),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_8_V_3_reg_4813(5),
      O => \digit_location_8_V_3_reg_4813[5]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4813[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_8_V_3_reg_4813(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_8_V_4_reg_5320(6),
      O => \digit_location_8_V_3_reg_4813[6]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4813[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_8_V_3_reg_4813(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_8_V_4_reg_5320(7),
      O => \digit_location_8_V_3_reg_4813[7]_i_1_n_7\
    );
\digit_location_8_V_3_reg_4813_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4813[0]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4813(0),
      R => '0'
    );
\digit_location_8_V_3_reg_4813_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4813[1]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4813(1),
      R => '0'
    );
\digit_location_8_V_3_reg_4813_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4813[2]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4813(2),
      R => '0'
    );
\digit_location_8_V_3_reg_4813_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4813[3]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4813(3),
      R => '0'
    );
\digit_location_8_V_3_reg_4813_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4813[4]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4813(4),
      R => '0'
    );
\digit_location_8_V_3_reg_4813_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4813[5]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4813(5),
      R => '0'
    );
\digit_location_8_V_3_reg_4813_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4813[6]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4813(6),
      R => '0'
    );
\digit_location_8_V_3_reg_4813_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_8_V_3_reg_4813[7]_i_1_n_7\,
      Q => digit_location_8_V_3_reg_4813(7),
      R => '0'
    );
\digit_location_8_V_4_reg_5320[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_8_V_4_reg_5320[7]_i_2_n_7\,
      I3 => digit_location_8_V_4_reg_5320(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_8_V_3_reg_4813(0),
      O => \digit_location_8_V_4_reg_5320[0]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5320[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_8_V_4_reg_5320[7]_i_2_n_7\,
      I3 => digit_location_8_V_4_reg_5320(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_8_V_3_reg_4813(1),
      O => \digit_location_8_V_4_reg_5320[1]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5320[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_8_V_4_reg_5320[7]_i_2_n_7\,
      I3 => digit_location_8_V_4_reg_5320(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_8_V_3_reg_4813(2),
      O => \digit_location_8_V_4_reg_5320[2]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5320[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_8_V_4_reg_5320[7]_i_2_n_7\,
      I3 => digit_location_8_V_4_reg_5320(3),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_8_V_3_reg_4813(3),
      O => \digit_location_8_V_4_reg_5320[3]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5320[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_8_V_4_reg_5320[7]_i_2_n_7\,
      I3 => digit_location_8_V_4_reg_5320(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_8_V_3_reg_4813(4),
      O => \digit_location_8_V_4_reg_5320[4]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5320[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_8_V_4_reg_5320[7]_i_2_n_7\,
      I3 => digit_location_8_V_4_reg_5320(5),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_8_V_3_reg_4813(5),
      O => \digit_location_8_V_4_reg_5320[5]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5320[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_8_V_4_reg_5320[7]_i_2_n_7\,
      I3 => digit_location_8_V_3_reg_4813(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_8_V_4_reg_5320(6),
      O => \digit_location_8_V_4_reg_5320[6]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5320[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_8_V_4_reg_5320[7]_i_2_n_7\,
      I3 => digit_location_8_V_3_reg_4813(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_8_V_4_reg_5320(7),
      O => \digit_location_8_V_4_reg_5320[7]_i_1_n_7\
    );
\digit_location_8_V_4_reg_5320[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => \digit_location_8_V_4_reg_5320[7]_i_3_n_7\,
      I3 => \digit_location_11_V_4_reg_5155[7]_i_3_n_7\,
      I4 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      O => \digit_location_8_V_4_reg_5320[7]_i_2_n_7\
    );
\digit_location_8_V_4_reg_5320[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => digit_V_1_reg_7051(1),
      I1 => p_0149_0_i_i_reg_4923(1),
      I2 => digit_V_1_reg_7051(0),
      I3 => sorting_frequency_V_U_n_49,
      I4 => p_0149_0_i_i_reg_4923(0),
      O => \digit_location_8_V_4_reg_5320[7]_i_3_n_7\
    );
\digit_location_8_V_4_reg_5320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_8_V_4_reg_5320[0]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5320(0),
      R => '0'
    );
\digit_location_8_V_4_reg_5320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_8_V_4_reg_5320[1]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5320(1),
      R => '0'
    );
\digit_location_8_V_4_reg_5320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_8_V_4_reg_5320[2]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5320(2),
      R => '0'
    );
\digit_location_8_V_4_reg_5320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_8_V_4_reg_5320[3]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5320(3),
      R => '0'
    );
\digit_location_8_V_4_reg_5320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_8_V_4_reg_5320[4]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5320(4),
      R => '0'
    );
\digit_location_8_V_4_reg_5320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_8_V_4_reg_5320[5]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5320(5),
      R => '0'
    );
\digit_location_8_V_4_reg_5320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_8_V_4_reg_5320[6]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5320(6),
      R => '0'
    );
\digit_location_8_V_4_reg_5320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_8_V_4_reg_5320[7]_i_1_n_7\,
      Q => digit_location_8_V_4_reg_5320(7),
      R => '0'
    );
\digit_location_8_V_s_reg_396[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_8_V_s_reg_396[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4813(0),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(0)
    );
\digit_location_8_V_s_reg_396[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_8_V_s_reg_396[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4813(1),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(1)
    );
\digit_location_8_V_s_reg_396[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_8_V_s_reg_396[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4813(2),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(2)
    );
\digit_location_8_V_s_reg_396[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_8_V_s_reg_396[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4813(3),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(3)
    );
\digit_location_8_V_s_reg_396[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_8_V_s_reg_396[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4813(4),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(4)
    );
\digit_location_8_V_s_reg_396[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_8_V_s_reg_396[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4813(5),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(5)
    );
\digit_location_8_V_s_reg_396[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_8_V_s_reg_396[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4813(6),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(6)
    );
\digit_location_8_V_s_reg_396[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_8_V_s_reg_396[7]_i_2_n_7\,
      I2 => digit_location_8_V_3_reg_4813(7),
      O => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(7)
    );
\digit_location_8_V_s_reg_396[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => p_0149_0_i_i_reg_4923(2),
      I2 => ap_CS_fsm_state17,
      I3 => p_0149_0_i_i_reg_4923(3),
      I4 => p_0149_0_i_i_reg_4923(1),
      O => \digit_location_8_V_s_reg_396[7]_i_2_n_7\
    );
\digit_location_8_V_s_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(0),
      Q => digit_location_8_V_s_reg_396(0),
      R => '0'
    );
\digit_location_8_V_s_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(1),
      Q => digit_location_8_V_s_reg_396(1),
      R => '0'
    );
\digit_location_8_V_s_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(2),
      Q => digit_location_8_V_s_reg_396(2),
      R => '0'
    );
\digit_location_8_V_s_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(3),
      Q => digit_location_8_V_s_reg_396(3),
      R => '0'
    );
\digit_location_8_V_s_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(4),
      Q => digit_location_8_V_s_reg_396(4),
      R => '0'
    );
\digit_location_8_V_s_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(5),
      Q => digit_location_8_V_s_reg_396(5),
      R => '0'
    );
\digit_location_8_V_s_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(6),
      Q => digit_location_8_V_s_reg_396(6),
      R => '0'
    );
\digit_location_8_V_s_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_8_V_5_phi_fu_6204_p32(7),
      Q => digit_location_8_V_s_reg_396(7),
      R => '0'
    );
\digit_location_9_V_1_reg_3800[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_9_V_s_reg_384(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \digit_location_9_V_1_reg_3800[3]_i_2_n_7\
    );
\digit_location_9_V_1_reg_3800[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_9_V_s_reg_384(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \digit_location_9_V_1_reg_3800[3]_i_3_n_7\
    );
\digit_location_9_V_1_reg_3800[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_9_V_s_reg_384(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \digit_location_9_V_1_reg_3800[3]_i_4_n_7\
    );
\digit_location_9_V_1_reg_3800[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_9_V_s_reg_384(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \digit_location_9_V_1_reg_3800[3]_i_5_n_7\
    );
\digit_location_9_V_1_reg_3800[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899,
      I1 => i6_0_i_i_reg_3899_reg(3),
      I2 => i6_0_i_i_reg_3899_reg(2),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => ap_CS_fsm_state12,
      O => \digit_location_9_V_1_reg_3800[7]_i_1_n_7\
    );
\digit_location_9_V_1_reg_3800[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_9_V_s_reg_384(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \digit_location_9_V_1_reg_3800[7]_i_3_n_7\
    );
\digit_location_9_V_1_reg_3800[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_9_V_s_reg_384(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \digit_location_9_V_1_reg_3800[7]_i_4_n_7\
    );
\digit_location_9_V_1_reg_3800[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_9_V_s_reg_384(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \digit_location_9_V_1_reg_3800[7]_i_5_n_7\
    );
\digit_location_9_V_1_reg_3800[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_9_V_s_reg_384(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \digit_location_9_V_1_reg_3800[7]_i_6_n_7\
    );
\digit_location_9_V_1_reg_3800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_9_V_1_reg_3800[7]_i_1_n_7\,
      D => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_14\,
      Q => digit_location_9_V_1_reg_3800(0),
      R => '0'
    );
\digit_location_9_V_1_reg_3800_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_9_V_1_reg_3800[7]_i_1_n_7\,
      D => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_13\,
      Q => digit_location_9_V_1_reg_3800(1),
      R => '0'
    );
\digit_location_9_V_1_reg_3800_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_9_V_1_reg_3800[7]_i_1_n_7\,
      D => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_12\,
      Q => digit_location_9_V_1_reg_3800(2),
      R => '0'
    );
\digit_location_9_V_1_reg_3800_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_9_V_1_reg_3800[7]_i_1_n_7\,
      D => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_11\,
      Q => digit_location_9_V_1_reg_3800(3),
      R => '0'
    );
\digit_location_9_V_1_reg_3800_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_7\,
      CO(2) => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_8\,
      CO(1) => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_9\,
      CO(0) => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_11\,
      O(2) => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_12\,
      O(1) => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_13\,
      O(0) => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_14\,
      S(3) => \digit_location_9_V_1_reg_3800[3]_i_2_n_7\,
      S(2) => \digit_location_9_V_1_reg_3800[3]_i_3_n_7\,
      S(1) => \digit_location_9_V_1_reg_3800[3]_i_4_n_7\,
      S(0) => \digit_location_9_V_1_reg_3800[3]_i_5_n_7\
    );
\digit_location_9_V_1_reg_3800_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_9_V_1_reg_3800[7]_i_1_n_7\,
      D => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_14\,
      Q => digit_location_9_V_1_reg_3800(4),
      R => '0'
    );
\digit_location_9_V_1_reg_3800_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_9_V_1_reg_3800[7]_i_1_n_7\,
      D => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_13\,
      Q => digit_location_9_V_1_reg_3800(5),
      R => '0'
    );
\digit_location_9_V_1_reg_3800_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_9_V_1_reg_3800[7]_i_1_n_7\,
      D => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_12\,
      Q => digit_location_9_V_1_reg_3800(6),
      R => '0'
    );
\digit_location_9_V_1_reg_3800_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \digit_location_9_V_1_reg_3800[7]_i_1_n_7\,
      D => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_11\,
      Q => digit_location_9_V_1_reg_3800(7),
      R => '0'
    );
\digit_location_9_V_1_reg_3800_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \digit_location_9_V_1_reg_3800_reg[3]_i_1_n_7\,
      CO(3) => \NLW_digit_location_9_V_1_reg_3800_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_8\,
      CO(1) => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_9\,
      CO(0) => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_11\,
      O(2) => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_12\,
      O(1) => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_13\,
      O(0) => \digit_location_9_V_1_reg_3800_reg[7]_i_2_n_14\,
      S(3) => \digit_location_9_V_1_reg_3800[7]_i_3_n_7\,
      S(2) => \digit_location_9_V_1_reg_3800[7]_i_4_n_7\,
      S(1) => \digit_location_9_V_1_reg_3800[7]_i_5_n_7\,
      S(0) => \digit_location_9_V_1_reg_3800[7]_i_6_n_7\
    );
\digit_location_9_V_3_reg_4802[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_9_V_1_reg_3800(0),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_9_V_4_reg_5265(0),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_9_V_3_reg_4802(0),
      O => \digit_location_9_V_3_reg_4802[0]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4802[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_9_V_1_reg_3800(1),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_9_V_4_reg_5265(1),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_9_V_3_reg_4802(1),
      O => \digit_location_9_V_3_reg_4802[1]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4802[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_9_V_1_reg_3800(2),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_9_V_4_reg_5265(2),
      I3 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I4 => digit_location_9_V_3_reg_4802(2),
      O => \digit_location_9_V_3_reg_4802[2]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4802[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_9_V_1_reg_3800(3),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_9_V_4_reg_5265(3),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_9_V_3_reg_4802(3),
      O => \digit_location_9_V_3_reg_4802[3]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4802[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_9_V_1_reg_3800(4),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_9_V_4_reg_5265(4),
      I3 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I4 => digit_location_9_V_3_reg_4802(4),
      O => \digit_location_9_V_3_reg_4802[4]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4802[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => digit_location_9_V_1_reg_3800(5),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_9_V_4_reg_5265(5),
      I3 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I4 => digit_location_9_V_3_reg_4802(5),
      O => \digit_location_9_V_3_reg_4802[5]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4802[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_9_V_1_reg_3800(6),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_9_V_3_reg_4802(6),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_9_V_4_reg_5265(6),
      O => \digit_location_9_V_3_reg_4802[6]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4802[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => digit_location_9_V_1_reg_3800(7),
      I1 => ap_CS_fsm_state13,
      I2 => digit_location_9_V_3_reg_4802(7),
      I3 => sorting_frequency_V_U_n_49,
      I4 => digit_location_9_V_4_reg_5265(7),
      O => \digit_location_9_V_3_reg_4802[7]_i_1_n_7\
    );
\digit_location_9_V_3_reg_4802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4802[0]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4802(0),
      R => '0'
    );
\digit_location_9_V_3_reg_4802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4802[1]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4802(1),
      R => '0'
    );
\digit_location_9_V_3_reg_4802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4802[2]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4802(2),
      R => '0'
    );
\digit_location_9_V_3_reg_4802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4802[3]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4802(3),
      R => '0'
    );
\digit_location_9_V_3_reg_4802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4802[4]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4802(4),
      R => '0'
    );
\digit_location_9_V_3_reg_4802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4802[5]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4802(5),
      R => '0'
    );
\digit_location_9_V_3_reg_4802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4802[6]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4802(6),
      R => '0'
    );
\digit_location_9_V_3_reg_4802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \digit_location_9_V_3_reg_4802[7]_i_1_n_7\,
      Q => digit_location_9_V_3_reg_4802(7),
      R => '0'
    );
\digit_location_9_V_4_reg_5265[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => re_sort_location_las_1_reg_7071(0),
      I2 => \digit_location_9_V_4_reg_5265[7]_i_2_n_7\,
      I3 => digit_location_9_V_4_reg_5265(0),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_9_V_3_reg_4802(0),
      O => \digit_location_9_V_4_reg_5265[0]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5265[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => re_sort_location_las_1_reg_7071(1),
      I2 => \digit_location_9_V_4_reg_5265[7]_i_2_n_7\,
      I3 => digit_location_9_V_4_reg_5265(1),
      I4 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I5 => digit_location_9_V_3_reg_4802(1),
      O => \digit_location_9_V_4_reg_5265[1]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5265[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => re_sort_location_las_1_reg_7071(2),
      I2 => \digit_location_9_V_4_reg_5265[7]_i_2_n_7\,
      I3 => digit_location_9_V_4_reg_5265(2),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_9_V_3_reg_4802(2),
      O => \digit_location_9_V_4_reg_5265[2]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5265[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => re_sort_location_las_1_reg_7071(3),
      I2 => \digit_location_9_V_4_reg_5265[7]_i_2_n_7\,
      I3 => digit_location_9_V_4_reg_5265(3),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_9_V_3_reg_4802(3),
      O => \digit_location_9_V_4_reg_5265[3]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5265[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => re_sort_location_las_1_reg_7071(4),
      I2 => \digit_location_9_V_4_reg_5265[7]_i_2_n_7\,
      I3 => digit_location_9_V_4_reg_5265(4),
      I4 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I5 => digit_location_9_V_3_reg_4802(4),
      O => \digit_location_9_V_4_reg_5265[4]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5265[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => re_sort_location_las_1_reg_7071(5),
      I2 => \digit_location_9_V_4_reg_5265[7]_i_2_n_7\,
      I3 => digit_location_9_V_4_reg_5265(5),
      I4 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I5 => digit_location_9_V_3_reg_4802(5),
      O => \digit_location_9_V_4_reg_5265[5]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5265[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => re_sort_location_las_1_reg_7071(6),
      I2 => \digit_location_9_V_4_reg_5265[7]_i_2_n_7\,
      I3 => digit_location_9_V_3_reg_4802(6),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_9_V_4_reg_5265(6),
      O => \digit_location_9_V_4_reg_5265[6]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5265[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => re_sort_location_las_1_reg_7071(7),
      I2 => \digit_location_9_V_4_reg_5265[7]_i_2_n_7\,
      I3 => digit_location_9_V_3_reg_4802(7),
      I4 => sorting_frequency_V_U_n_49,
      I5 => digit_location_9_V_4_reg_5265(7),
      O => \digit_location_9_V_4_reg_5265[7]_i_1_n_7\
    );
\digit_location_9_V_4_reg_5265[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => \digit_location_9_V_4_reg_5265[7]_i_3_n_7\,
      I3 => \digit_location_11_V_4_reg_5155[7]_i_3_n_7\,
      I4 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      O => \digit_location_9_V_4_reg_5265[7]_i_2_n_7\
    );
\digit_location_9_V_4_reg_5265[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => digit_V_1_reg_7051(1),
      I1 => p_0149_0_i_i_reg_4923(1),
      I2 => digit_V_1_reg_7051(0),
      I3 => sorting_frequency_V_U_n_49,
      I4 => p_0149_0_i_i_reg_4923(0),
      O => \digit_location_9_V_4_reg_5265[7]_i_3_n_7\
    );
\digit_location_9_V_4_reg_5265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_9_V_4_reg_5265[0]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5265(0),
      R => '0'
    );
\digit_location_9_V_4_reg_5265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_9_V_4_reg_5265[1]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5265(1),
      R => '0'
    );
\digit_location_9_V_4_reg_5265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_9_V_4_reg_5265[2]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5265(2),
      R => '0'
    );
\digit_location_9_V_4_reg_5265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_9_V_4_reg_5265[3]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5265(3),
      R => '0'
    );
\digit_location_9_V_4_reg_5265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_9_V_4_reg_5265[4]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5265(4),
      R => '0'
    );
\digit_location_9_V_4_reg_5265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_9_V_4_reg_5265[5]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5265(5),
      R => '0'
    );
\digit_location_9_V_4_reg_5265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_9_V_4_reg_5265[6]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5265(6),
      R => '0'
    );
\digit_location_9_V_4_reg_5265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => \digit_location_9_V_4_reg_5265[7]_i_1_n_7\,
      Q => digit_location_9_V_4_reg_5265(7),
      R => '0'
    );
\digit_location_9_V_s_reg_384[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_9_V_s_reg_384[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4802(0),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(0)
    );
\digit_location_9_V_s_reg_384[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_9_V_s_reg_384[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4802(1),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(1)
    );
\digit_location_9_V_s_reg_384[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_9_V_s_reg_384[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4802(2),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(2)
    );
\digit_location_9_V_s_reg_384[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_9_V_s_reg_384[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4802(3),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(3)
    );
\digit_location_9_V_s_reg_384[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_9_V_s_reg_384[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4802(4),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(4)
    );
\digit_location_9_V_s_reg_384[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_9_V_s_reg_384[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4802(5),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(5)
    );
\digit_location_9_V_s_reg_384[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => \digit_location_9_V_s_reg_384[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4802(6),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(6)
    );
\digit_location_9_V_s_reg_384[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_9_V_s_reg_384[7]_i_2_n_7\,
      I2 => digit_location_9_V_3_reg_4802(7),
      O => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(7)
    );
\digit_location_9_V_s_reg_384[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => p_0149_0_i_i_reg_4923(2),
      I2 => ap_CS_fsm_state17,
      I3 => p_0149_0_i_i_reg_4923(3),
      I4 => p_0149_0_i_i_reg_4923(1),
      O => \digit_location_9_V_s_reg_384[7]_i_2_n_7\
    );
\digit_location_9_V_s_reg_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(0),
      Q => digit_location_9_V_s_reg_384(0),
      R => '0'
    );
\digit_location_9_V_s_reg_384_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(1),
      Q => digit_location_9_V_s_reg_384(1),
      R => '0'
    );
\digit_location_9_V_s_reg_384_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(2),
      Q => digit_location_9_V_s_reg_384(2),
      R => '0'
    );
\digit_location_9_V_s_reg_384_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(3),
      Q => digit_location_9_V_s_reg_384(3),
      R => '0'
    );
\digit_location_9_V_s_reg_384_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(4),
      Q => digit_location_9_V_s_reg_384(4),
      R => '0'
    );
\digit_location_9_V_s_reg_384_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(5),
      Q => digit_location_9_V_s_reg_384(5),
      R => '0'
    );
\digit_location_9_V_s_reg_384_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(6),
      Q => digit_location_9_V_s_reg_384(6),
      R => '0'
    );
\digit_location_9_V_s_reg_384_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => ap_phi_mux_digit_location_9_V_5_phi_fu_6149_p32(7),
      Q => digit_location_9_V_s_reg_384(7),
      R => '0'
    );
\i6_0_i_i_reg_3899[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(0),
      O => i_3_fu_6836_p2(0)
    );
\i6_0_i_i_reg_3899[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(0),
      I1 => i6_0_i_i_reg_3899_reg(1),
      O => i_3_fu_6836_p2(1)
    );
\i6_0_i_i_reg_3899[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(2),
      I1 => i6_0_i_i_reg_3899_reg(1),
      I2 => i6_0_i_i_reg_3899_reg(0),
      O => i_3_fu_6836_p2(2)
    );
\i6_0_i_i_reg_3899[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(1),
      I1 => i6_0_i_i_reg_3899_reg(0),
      I2 => i6_0_i_i_reg_3899_reg(2),
      I3 => i6_0_i_i_reg_3899_reg(3),
      O => i_3_fu_6836_p2(3)
    );
\i6_0_i_i_reg_3899[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_NS_fsm147_out,
      O => i6_0_i_i_reg_3899
    );
\i6_0_i_i_reg_3899[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => i6_0_i_i_reg_3899_reg(3),
      I2 => i6_0_i_i_reg_3899_reg(2),
      I3 => i6_0_i_i_reg_3899_reg(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => i6_0_i_i_reg_3899_reg(4),
      O => ap_NS_fsm147_out
    );
\i6_0_i_i_reg_3899[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(4),
      I1 => i6_0_i_i_reg_3899_reg(2),
      I2 => i6_0_i_i_reg_3899_reg(3),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      O => i_3_fu_6836_p2(4)
    );
\i6_0_i_i_reg_3899_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm147_out,
      D => i_3_fu_6836_p2(0),
      Q => i6_0_i_i_reg_3899_reg(0),
      S => i6_0_i_i_reg_3899
    );
\i6_0_i_i_reg_3899_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm147_out,
      D => i_3_fu_6836_p2(1),
      Q => i6_0_i_i_reg_3899_reg(1),
      R => i6_0_i_i_reg_3899
    );
\i6_0_i_i_reg_3899_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm147_out,
      D => i_3_fu_6836_p2(2),
      Q => i6_0_i_i_reg_3899_reg(2),
      R => i6_0_i_i_reg_3899
    );
\i6_0_i_i_reg_3899_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm147_out,
      D => i_3_fu_6836_p2(3),
      Q => i6_0_i_i_reg_3899_reg(3),
      R => i6_0_i_i_reg_3899
    );
\i6_0_i_i_reg_3899_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm147_out,
      D => i_3_fu_6836_p2(4),
      Q => i6_0_i_i_reg_3899_reg(4),
      R => i6_0_i_i_reg_3899
    );
\i_0_i_i_reg_872[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(0),
      O => i_fu_6675_p2(0)
    );
\i_0_i_i_reg_872[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(0),
      I1 => i_0_i_i_reg_872_reg(1),
      O => i_fu_6675_p2(1)
    );
\i_0_i_i_reg_872[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(2),
      I1 => i_0_i_i_reg_872_reg(1),
      I2 => i_0_i_i_reg_872_reg(0),
      O => i_fu_6675_p2(2)
    );
\i_0_i_i_reg_872[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(3),
      I1 => i_0_i_i_reg_872_reg(0),
      I2 => i_0_i_i_reg_872_reg(1),
      I3 => i_0_i_i_reg_872_reg(2),
      O => i_fu_6675_p2(3)
    );
\i_0_i_i_reg_872[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_0_i_i_reg_872_reg(4),
      I2 => i_0_i_i_reg_872_reg(2),
      I3 => i_0_i_i_reg_872_reg(1),
      I4 => i_0_i_i_reg_872_reg(0),
      I5 => i_0_i_i_reg_872_reg(3),
      O => ap_NS_fsm149_out
    );
\i_0_i_i_reg_872[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_0_i_i_reg_872_reg(4),
      I1 => i_0_i_i_reg_872_reg(3),
      I2 => i_0_i_i_reg_872_reg(2),
      I3 => i_0_i_i_reg_872_reg(1),
      I4 => i_0_i_i_reg_872_reg(0),
      O => i_fu_6675_p2(4)
    );
\i_0_i_i_reg_872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm149_out,
      D => i_fu_6675_p2(0),
      Q => i_0_i_i_reg_872_reg(0),
      R => i_0_i_i_reg_872
    );
\i_0_i_i_reg_872_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm149_out,
      D => i_fu_6675_p2(1),
      Q => i_0_i_i_reg_872_reg(1),
      R => i_0_i_i_reg_872
    );
\i_0_i_i_reg_872_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm149_out,
      D => i_fu_6675_p2(2),
      Q => i_0_i_i_reg_872_reg(2),
      R => i_0_i_i_reg_872
    );
\i_0_i_i_reg_872_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm149_out,
      D => i_fu_6675_p2(3),
      Q => i_0_i_i_reg_872_reg(3),
      R => i_0_i_i_reg_872
    );
\i_0_i_i_reg_872_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm149_out,
      D => i_fu_6675_p2(4),
      Q => i_0_i_i_reg_872_reg(4),
      R => i_0_i_i_reg_872
    );
\icmp_ln23_reg_6936[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln23_reg_6936,
      O => \icmp_ln23_reg_6936[0]_i_1_n_7\
    );
\icmp_ln23_reg_6936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln23_reg_6936[0]_i_1_n_7\,
      Q => icmp_ln23_reg_6936,
      R => '0'
    );
\icmp_ln40_reg_6981_pp2_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => icmp_ln40_reg_6981,
      Q => \icmp_ln40_reg_6981_pp2_iter1_reg_reg_n_7_[0]\,
      R => '0'
    );
\icmp_ln40_reg_6981_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => \icmp_ln40_reg_6981_reg[0]_0\(0),
      Q => icmp_ln40_reg_6981,
      R => '0'
    );
\icmp_ln67_reg_7031[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zext_ln69_reg_7040_reg[0]_0\(0),
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      O => \icmp_ln67_reg_7031[0]_i_1_n_7\
    );
\icmp_ln67_reg_7031_pp4_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => icmp_ln67_reg_7031_pp4_iter1_reg,
      O => \icmp_ln67_reg_7031_pp4_iter1_reg[0]_i_1_n_7\
    );
\icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln67_reg_7031_pp4_iter1_reg[0]_i_1_n_7\,
      Q => icmp_ln67_reg_7031_pp4_iter1_reg,
      R => '0'
    );
\icmp_ln67_reg_7031_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln67_reg_7031[0]_i_1_n_7\,
      Q => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      R => '0'
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I2 => extLd8_loc_channel_empty_n,
      I3 => internal_full_n_reg,
      I4 => ap_done_reg,
      I5 => Block_huffman_encodi_U0_ap_continue,
      O => mOutPtr110_out
    );
\iptr[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55400000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_sorted_0,
      I1 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I2 => \^q\(1),
      I3 => ap_done_reg_0,
      I4 => sorted_0_i_full_n,
      I5 => ADDRARDADDR(0),
      O => ap_sync_reg_channel_write_sorted_0_reg_1
    );
\iptr[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55400000"
    )
        port map (
      I0 => ap_sync_reg_channel_write_sorted_0_reg_2,
      I1 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I2 => \^q\(1),
      I3 => ap_done_reg_0,
      I4 => sorted_1_i_full_n,
      I5 => ADDRBWRADDR(0),
      O => ap_sync_reg_channel_write_sorted_1_reg
    );
\j5_0_i_i_reg_1763[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1763_reg[8]_0\(0),
      O => j_1_fu_6690_p2(0)
    );
\j5_0_i_i_reg_1763[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1763_reg[8]_0\(0),
      I1 => \^j5_0_i_i_reg_1763_reg[8]_0\(1),
      O => j_1_fu_6690_p2(1)
    );
\j5_0_i_i_reg_1763[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1763_reg[8]_0\(2),
      I1 => \^j5_0_i_i_reg_1763_reg[8]_0\(1),
      I2 => \^j5_0_i_i_reg_1763_reg[8]_0\(0),
      O => j_1_fu_6690_p2(2)
    );
\j5_0_i_i_reg_1763[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1763_reg[8]_0\(3),
      I1 => \^j5_0_i_i_reg_1763_reg[8]_0\(0),
      I2 => \^j5_0_i_i_reg_1763_reg[8]_0\(1),
      I3 => \^j5_0_i_i_reg_1763_reg[8]_0\(2),
      O => j_1_fu_6690_p2(3)
    );
\j5_0_i_i_reg_1763[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1763_reg[8]_0\(4),
      I1 => \^j5_0_i_i_reg_1763_reg[8]_0\(2),
      I2 => \^j5_0_i_i_reg_1763_reg[8]_0\(1),
      I3 => \^j5_0_i_i_reg_1763_reg[8]_0\(0),
      I4 => \^j5_0_i_i_reg_1763_reg[8]_0\(3),
      O => j_1_fu_6690_p2(4)
    );
\j5_0_i_i_reg_1763[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1763_reg[8]_0\(5),
      I1 => \^j5_0_i_i_reg_1763_reg[8]_0\(4),
      I2 => \^j5_0_i_i_reg_1763_reg[8]_0\(3),
      I3 => \^j5_0_i_i_reg_1763_reg[8]_0\(0),
      I4 => \^j5_0_i_i_reg_1763_reg[8]_0\(1),
      I5 => \^j5_0_i_i_reg_1763_reg[8]_0\(2),
      O => j_1_fu_6690_p2(5)
    );
\j5_0_i_i_reg_1763[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1763_reg[8]_0\(6),
      I1 => \j5_0_i_i_reg_1763[8]_i_3_n_7\,
      O => j_1_fu_6690_p2(6)
    );
\j5_0_i_i_reg_1763[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1763_reg[8]_0\(7),
      I1 => \^j5_0_i_i_reg_1763_reg[8]_0\(6),
      I2 => \j5_0_i_i_reg_1763[8]_i_3_n_7\,
      O => j_1_fu_6690_p2(7)
    );
\j5_0_i_i_reg_1763[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => \icmp_ln40_reg_6981_reg[0]_0\(0),
      I2 => ap_CS_fsm_pp2_stage0,
      O => j5_0_i_i_reg_17630
    );
\j5_0_i_i_reg_1763[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1763_reg[8]_0\(8),
      I1 => \j5_0_i_i_reg_1763[8]_i_3_n_7\,
      I2 => \^j5_0_i_i_reg_1763_reg[8]_0\(6),
      I3 => \^j5_0_i_i_reg_1763_reg[8]_0\(7),
      O => j_1_fu_6690_p2(8)
    );
\j5_0_i_i_reg_1763[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^j5_0_i_i_reg_1763_reg[8]_0\(5),
      I1 => \^j5_0_i_i_reg_1763_reg[8]_0\(4),
      I2 => \^j5_0_i_i_reg_1763_reg[8]_0\(3),
      I3 => \^j5_0_i_i_reg_1763_reg[8]_0\(0),
      I4 => \^j5_0_i_i_reg_1763_reg[8]_0\(1),
      I5 => \^j5_0_i_i_reg_1763_reg[8]_0\(2),
      O => \j5_0_i_i_reg_1763[8]_i_3_n_7\
    );
\j5_0_i_i_reg_1763_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17630,
      D => j_1_fu_6690_p2(0),
      Q => \^j5_0_i_i_reg_1763_reg[8]_0\(0),
      R => ap_CS_fsm_state7
    );
\j5_0_i_i_reg_1763_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17630,
      D => j_1_fu_6690_p2(1),
      Q => \^j5_0_i_i_reg_1763_reg[8]_0\(1),
      R => ap_CS_fsm_state7
    );
\j5_0_i_i_reg_1763_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17630,
      D => j_1_fu_6690_p2(2),
      Q => \^j5_0_i_i_reg_1763_reg[8]_0\(2),
      R => ap_CS_fsm_state7
    );
\j5_0_i_i_reg_1763_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17630,
      D => j_1_fu_6690_p2(3),
      Q => \^j5_0_i_i_reg_1763_reg[8]_0\(3),
      R => ap_CS_fsm_state7
    );
\j5_0_i_i_reg_1763_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17630,
      D => j_1_fu_6690_p2(4),
      Q => \^j5_0_i_i_reg_1763_reg[8]_0\(4),
      R => ap_CS_fsm_state7
    );
\j5_0_i_i_reg_1763_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17630,
      D => j_1_fu_6690_p2(5),
      Q => \^j5_0_i_i_reg_1763_reg[8]_0\(5),
      R => ap_CS_fsm_state7
    );
\j5_0_i_i_reg_1763_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17630,
      D => j_1_fu_6690_p2(6),
      Q => \^j5_0_i_i_reg_1763_reg[8]_0\(6),
      R => ap_CS_fsm_state7
    );
\j5_0_i_i_reg_1763_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17630,
      D => j_1_fu_6690_p2(7),
      Q => \^j5_0_i_i_reg_1763_reg[8]_0\(7),
      R => ap_CS_fsm_state7
    );
\j5_0_i_i_reg_1763_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j5_0_i_i_reg_17630,
      D => j_1_fu_6690_p2(8),
      Q => \^j5_0_i_i_reg_1763_reg[8]_0\(8),
      R => ap_CS_fsm_state7
    );
\j7_0_i_i_reg_4725[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j7_0_i_i_reg_4725_reg(0),
      O => j_2_fu_6847_p2(0)
    );
\j7_0_i_i_reg_4725[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j7_0_i_i_reg_4725_reg(0),
      I1 => j7_0_i_i_reg_4725_reg(1),
      O => j_2_fu_6847_p2(1)
    );
\j7_0_i_i_reg_4725[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j7_0_i_i_reg_4725_reg(2),
      I1 => j7_0_i_i_reg_4725_reg(1),
      I2 => j7_0_i_i_reg_4725_reg(0),
      O => j_2_fu_6847_p2(2)
    );
\j7_0_i_i_reg_4725[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4725_reg[8]_0\(0),
      I1 => j7_0_i_i_reg_4725_reg(0),
      I2 => j7_0_i_i_reg_4725_reg(1),
      I3 => j7_0_i_i_reg_4725_reg(2),
      O => j_2_fu_6847_p2(3)
    );
\j7_0_i_i_reg_4725[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4725_reg[8]_0\(1),
      I1 => j7_0_i_i_reg_4725_reg(2),
      I2 => j7_0_i_i_reg_4725_reg(1),
      I3 => j7_0_i_i_reg_4725_reg(0),
      I4 => \^j7_0_i_i_reg_4725_reg[8]_0\(0),
      O => j_2_fu_6847_p2(4)
    );
\j7_0_i_i_reg_4725[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4725_reg[8]_0\(2),
      I1 => \^j7_0_i_i_reg_4725_reg[8]_0\(1),
      I2 => \^j7_0_i_i_reg_4725_reg[8]_0\(0),
      I3 => j7_0_i_i_reg_4725_reg(0),
      I4 => j7_0_i_i_reg_4725_reg(1),
      I5 => j7_0_i_i_reg_4725_reg(2),
      O => j_2_fu_6847_p2(5)
    );
\j7_0_i_i_reg_4725[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4725_reg[8]_0\(3),
      I1 => \j7_0_i_i_reg_4725[8]_i_3_n_7\,
      O => j_2_fu_6847_p2(6)
    );
\j7_0_i_i_reg_4725[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4725_reg[8]_0\(4),
      I1 => \^j7_0_i_i_reg_4725_reg[8]_0\(3),
      I2 => \j7_0_i_i_reg_4725[8]_i_3_n_7\,
      O => j_2_fu_6847_p2(7)
    );
\j7_0_i_i_reg_4725[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter0,
      I1 => ap_CS_fsm_pp4_stage0,
      I2 => \zext_ln69_reg_7040_reg[0]_0\(0),
      O => j7_0_i_i_reg_47250
    );
\j7_0_i_i_reg_4725[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4725_reg[8]_0\(5),
      I1 => \j7_0_i_i_reg_4725[8]_i_3_n_7\,
      I2 => \^j7_0_i_i_reg_4725_reg[8]_0\(3),
      I3 => \^j7_0_i_i_reg_4725_reg[8]_0\(4),
      O => j_2_fu_6847_p2(8)
    );
\j7_0_i_i_reg_4725[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^j7_0_i_i_reg_4725_reg[8]_0\(2),
      I1 => \^j7_0_i_i_reg_4725_reg[8]_0\(1),
      I2 => \^j7_0_i_i_reg_4725_reg[8]_0\(0),
      I3 => j7_0_i_i_reg_4725_reg(0),
      I4 => j7_0_i_i_reg_4725_reg(1),
      I5 => j7_0_i_i_reg_4725_reg(2),
      O => \j7_0_i_i_reg_4725[8]_i_3_n_7\
    );
\j7_0_i_i_reg_4725_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47250,
      D => j_2_fu_6847_p2(0),
      Q => j7_0_i_i_reg_4725_reg(0),
      R => ap_CS_fsm_state13
    );
\j7_0_i_i_reg_4725_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47250,
      D => j_2_fu_6847_p2(1),
      Q => j7_0_i_i_reg_4725_reg(1),
      R => ap_CS_fsm_state13
    );
\j7_0_i_i_reg_4725_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47250,
      D => j_2_fu_6847_p2(2),
      Q => j7_0_i_i_reg_4725_reg(2),
      R => ap_CS_fsm_state13
    );
\j7_0_i_i_reg_4725_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47250,
      D => j_2_fu_6847_p2(3),
      Q => \^j7_0_i_i_reg_4725_reg[8]_0\(0),
      R => ap_CS_fsm_state13
    );
\j7_0_i_i_reg_4725_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47250,
      D => j_2_fu_6847_p2(4),
      Q => \^j7_0_i_i_reg_4725_reg[8]_0\(1),
      R => ap_CS_fsm_state13
    );
\j7_0_i_i_reg_4725_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47250,
      D => j_2_fu_6847_p2(5),
      Q => \^j7_0_i_i_reg_4725_reg[8]_0\(2),
      R => ap_CS_fsm_state13
    );
\j7_0_i_i_reg_4725_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47250,
      D => j_2_fu_6847_p2(6),
      Q => \^j7_0_i_i_reg_4725_reg[8]_0\(3),
      R => ap_CS_fsm_state13
    );
\j7_0_i_i_reg_4725_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47250,
      D => j_2_fu_6847_p2(7),
      Q => \^j7_0_i_i_reg_4725_reg[8]_0\(4),
      R => ap_CS_fsm_state13
    );
\j7_0_i_i_reg_4725_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j7_0_i_i_reg_47250,
      D => j_2_fu_6847_p2(8),
      Q => \^j7_0_i_i_reg_4725_reg[8]_0\(5),
      R => ap_CS_fsm_state13
    );
\j_0_i_i_reg_301[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \^sort_u0_in_value_v_address0\(0),
      I1 => CO(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      O => \j_0_i_i_reg_301[0]_i_1_n_7\
    );
\j_0_i_i_reg_301[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \^sort_u0_in_value_v_address0\(1),
      I1 => \^sort_u0_in_value_v_address0\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => CO(0),
      O => \j_0_i_i_reg_301[1]_i_1_n_7\
    );
\j_0_i_i_reg_301[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^sort_u0_in_value_v_address0\(2),
      I1 => \^sort_u0_in_value_v_address0\(1),
      I2 => CO(0),
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \^sort_u0_in_value_v_address0\(0),
      O => \j_0_i_i_reg_301[2]_i_1_n_7\
    );
\j_0_i_i_reg_301[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \^sort_u0_in_value_v_address0\(3),
      I1 => \^sort_u0_in_value_v_address0\(2),
      I2 => \^sort_u0_in_value_v_address0\(0),
      I3 => \^sort_u0_in_value_v_ce0\,
      I4 => CO(0),
      I5 => \^sort_u0_in_value_v_address0\(1),
      O => \j_0_i_i_reg_301[3]_i_1_n_7\
    );
\j_0_i_i_reg_301[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^sort_u0_in_value_v_address0\(4),
      I1 => \^sort_u0_in_value_v_address0\(3),
      I2 => \j_0_i_i_reg_301[6]_i_2_n_7\,
      O => \j_0_i_i_reg_301[4]_i_1_n_7\
    );
\j_0_i_i_reg_301[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^sort_u0_in_value_v_address0\(5),
      I1 => \^sort_u0_in_value_v_address0\(4),
      I2 => \j_0_i_i_reg_301[6]_i_2_n_7\,
      I3 => \^sort_u0_in_value_v_address0\(3),
      O => \j_0_i_i_reg_301[5]_i_1_n_7\
    );
\j_0_i_i_reg_301[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^sort_u0_in_value_v_address0\(6),
      I1 => \^sort_u0_in_value_v_address0\(5),
      I2 => \^sort_u0_in_value_v_address0\(3),
      I3 => \j_0_i_i_reg_301[6]_i_2_n_7\,
      I4 => \^sort_u0_in_value_v_address0\(4),
      O => \j_0_i_i_reg_301[6]_i_1_n_7\
    );
\j_0_i_i_reg_301[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \^sort_u0_in_value_v_address0\(1),
      I1 => CO(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \^sort_u0_in_value_v_address0\(0),
      I5 => \^sort_u0_in_value_v_address0\(2),
      O => \j_0_i_i_reg_301[6]_i_2_n_7\
    );
\j_0_i_i_reg_301[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \^sort_u0_in_value_v_address0\(5),
      I1 => \j_0_i_i_reg_301[7]_i_2_n_7\,
      I2 => \^sort_u0_in_value_v_address0\(4),
      I3 => \^sort_u0_in_value_v_address0\(6),
      I4 => \^sort_u0_in_value_v_address0\(7),
      I5 => ap_NS_fsm152_out,
      O => \j_0_i_i_reg_301[7]_i_1_n_7\
    );
\j_0_i_i_reg_301[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^sort_u0_in_value_v_address0\(2),
      I1 => \^sort_u0_in_value_v_address0\(0),
      I2 => \^sort_u0_in_value_v_ce0\,
      I3 => CO(0),
      I4 => \^sort_u0_in_value_v_address0\(1),
      I5 => \^sort_u0_in_value_v_address0\(3),
      O => \j_0_i_i_reg_301[7]_i_2_n_7\
    );
\j_0_i_i_reg_301[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^q\(0),
      I1 => filtered_value_V_t_empty_n,
      I2 => filtered_frequency_V_t_empty_n,
      I3 => extLd8_loc_channel_empty_n,
      I4 => ap_done_reg_0,
      O => ap_NS_fsm152_out
    );
\j_0_i_i_reg_301[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^j_0_i_i_reg_301_reg\(0),
      I1 => \^sort_u0_in_value_v_address0\(5),
      I2 => \j_0_i_i_reg_301[7]_i_2_n_7\,
      I3 => \^sort_u0_in_value_v_address0\(4),
      I4 => \^sort_u0_in_value_v_address0\(6),
      I5 => \^sort_u0_in_value_v_address0\(7),
      O => \j_0_i_i_reg_301[8]_i_2_n_7\
    );
\j_0_i_i_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_i_reg_301[0]_i_1_n_7\,
      Q => \^sort_u0_in_value_v_address0\(0),
      R => ap_NS_fsm152_out
    );
\j_0_i_i_reg_301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_i_reg_301[1]_i_1_n_7\,
      Q => \^sort_u0_in_value_v_address0\(1),
      R => ap_NS_fsm152_out
    );
\j_0_i_i_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_i_reg_301[2]_i_1_n_7\,
      Q => \^sort_u0_in_value_v_address0\(2),
      R => ap_NS_fsm152_out
    );
\j_0_i_i_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_i_reg_301[3]_i_1_n_7\,
      Q => \^sort_u0_in_value_v_address0\(3),
      R => ap_NS_fsm152_out
    );
\j_0_i_i_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_i_reg_301[4]_i_1_n_7\,
      Q => \^sort_u0_in_value_v_address0\(4),
      R => ap_NS_fsm152_out
    );
\j_0_i_i_reg_301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_i_reg_301[5]_i_1_n_7\,
      Q => \^sort_u0_in_value_v_address0\(5),
      R => ap_NS_fsm152_out
    );
\j_0_i_i_reg_301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_i_reg_301[6]_i_1_n_7\,
      Q => \^sort_u0_in_value_v_address0\(6),
      R => ap_NS_fsm152_out
    );
\j_0_i_i_reg_301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_i_reg_301[7]_i_1_n_7\,
      Q => \^sort_u0_in_value_v_address0\(7),
      R => '0'
    );
\j_0_i_i_reg_301_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_0_i_i_reg_301[8]_i_2_n_7\,
      Q => \^j_0_i_i_reg_301_reg\(0),
      R => ap_NS_fsm152_out
    );
\location_curr_V_reg_7056[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_2_V_3_reg_4879(3),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5650(3),
      O => \location_curr_V_reg_7056[3]_i_10_n_7\
    );
\location_curr_V_reg_7056[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_1_V_3_reg_4890(3),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5705(3),
      O => \location_curr_V_reg_7056[3]_i_11_n_7\
    );
\location_curr_V_reg_7056[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_0_V_s_reg_4901(3),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5760(3),
      O => \location_curr_V_reg_7056[3]_i_12_n_7\
    );
\location_curr_V_reg_7056[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_7_V_3_reg_4824(3),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5375(3),
      O => \location_curr_V_reg_7056[3]_i_13_n_7\
    );
\location_curr_V_reg_7056[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_6_V_3_reg_4835(3),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5430(3),
      O => \location_curr_V_reg_7056[3]_i_14_n_7\
    );
\location_curr_V_reg_7056[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_5_V_3_reg_4846(3),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5485(3),
      O => \location_curr_V_reg_7056[3]_i_15_n_7\
    );
\location_curr_V_reg_7056[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_4_V_3_reg_4857(3),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5540(3),
      O => \location_curr_V_reg_7056[3]_i_16_n_7\
    );
\location_curr_V_reg_7056[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_11_V_3_reg_4780(3),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5155(3),
      O => \location_curr_V_reg_7056[3]_i_17_n_7\
    );
\location_curr_V_reg_7056[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_10_V_3_reg_4791(3),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5210(3),
      O => \location_curr_V_reg_7056[3]_i_18_n_7\
    );
\location_curr_V_reg_7056[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_9_V_3_reg_4802(3),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5265(3),
      O => \location_curr_V_reg_7056[3]_i_19_n_7\
    );
\location_curr_V_reg_7056[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(3),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => re_sort_location_las_1_reg_7071(3),
      O => \location_curr_V_reg_7056[3]_i_2_n_7\
    );
\location_curr_V_reg_7056[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_8_V_3_reg_4813(3),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5320(3),
      O => \location_curr_V_reg_7056[3]_i_20_n_7\
    );
\location_curr_V_reg_7056[3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_15_V_2_reg_4736(3),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4935(3),
      O => \location_curr_V_reg_7056[3]_i_21_n_7\
    );
\location_curr_V_reg_7056[3]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_14_V_4_reg_4747(3),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4990(3),
      O => \location_curr_V_reg_7056[3]_i_22_n_7\
    );
\location_curr_V_reg_7056[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_13_V_3_reg_4758(3),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5045(3),
      O => \location_curr_V_reg_7056[3]_i_23_n_7\
    );
\location_curr_V_reg_7056[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_12_V_3_reg_4769(3),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5100(3),
      O => \location_curr_V_reg_7056[3]_i_24_n_7\
    );
\location_curr_V_reg_7056[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_3_V_3_reg_4868(3),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5595(3),
      O => \location_curr_V_reg_7056[3]_i_9_n_7\
    );
\location_curr_V_reg_7056[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_2_V_3_reg_4879(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5650(4),
      O => \location_curr_V_reg_7056[4]_i_10_n_7\
    );
\location_curr_V_reg_7056[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_1_V_3_reg_4890(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5705(4),
      O => \location_curr_V_reg_7056[4]_i_11_n_7\
    );
\location_curr_V_reg_7056[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_0_V_s_reg_4901(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5760(4),
      O => \location_curr_V_reg_7056[4]_i_12_n_7\
    );
\location_curr_V_reg_7056[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_7_V_3_reg_4824(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5375(4),
      O => \location_curr_V_reg_7056[4]_i_13_n_7\
    );
\location_curr_V_reg_7056[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_6_V_3_reg_4835(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5430(4),
      O => \location_curr_V_reg_7056[4]_i_14_n_7\
    );
\location_curr_V_reg_7056[4]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_5_V_3_reg_4846(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5485(4),
      O => \location_curr_V_reg_7056[4]_i_15_n_7\
    );
\location_curr_V_reg_7056[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_4_V_3_reg_4857(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5540(4),
      O => \location_curr_V_reg_7056[4]_i_16_n_7\
    );
\location_curr_V_reg_7056[4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_11_V_3_reg_4780(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5155(4),
      O => \location_curr_V_reg_7056[4]_i_17_n_7\
    );
\location_curr_V_reg_7056[4]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_10_V_3_reg_4791(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5210(4),
      O => \location_curr_V_reg_7056[4]_i_18_n_7\
    );
\location_curr_V_reg_7056[4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_9_V_3_reg_4802(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5265(4),
      O => \location_curr_V_reg_7056[4]_i_19_n_7\
    );
\location_curr_V_reg_7056[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => re_sort_location_las_1_reg_7071(4),
      O => \location_curr_V_reg_7056[4]_i_2_n_7\
    );
\location_curr_V_reg_7056[4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_8_V_3_reg_4813(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5320(4),
      O => \location_curr_V_reg_7056[4]_i_20_n_7\
    );
\location_curr_V_reg_7056[4]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_15_V_2_reg_4736(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4935(4),
      O => \location_curr_V_reg_7056[4]_i_21_n_7\
    );
\location_curr_V_reg_7056[4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_14_V_4_reg_4747(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4990(4),
      O => \location_curr_V_reg_7056[4]_i_22_n_7\
    );
\location_curr_V_reg_7056[4]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_13_V_3_reg_4758(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5045(4),
      O => \location_curr_V_reg_7056[4]_i_23_n_7\
    );
\location_curr_V_reg_7056[4]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_12_V_3_reg_4769(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5100(4),
      O => \location_curr_V_reg_7056[4]_i_24_n_7\
    );
\location_curr_V_reg_7056[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_3_V_3_reg_4868(4),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5595(4),
      O => \location_curr_V_reg_7056[4]_i_9_n_7\
    );
\location_curr_V_reg_7056[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_2_V_3_reg_4879(5),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5650(5),
      O => \location_curr_V_reg_7056[5]_i_10_n_7\
    );
\location_curr_V_reg_7056[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_1_V_3_reg_4890(5),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5705(5),
      O => \location_curr_V_reg_7056[5]_i_11_n_7\
    );
\location_curr_V_reg_7056[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_0_V_s_reg_4901(5),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5760(5),
      O => \location_curr_V_reg_7056[5]_i_12_n_7\
    );
\location_curr_V_reg_7056[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_7_V_3_reg_4824(5),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5375(5),
      O => \location_curr_V_reg_7056[5]_i_13_n_7\
    );
\location_curr_V_reg_7056[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_6_V_3_reg_4835(5),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5430(5),
      O => \location_curr_V_reg_7056[5]_i_14_n_7\
    );
\location_curr_V_reg_7056[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_5_V_3_reg_4846(5),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5485(5),
      O => \location_curr_V_reg_7056[5]_i_15_n_7\
    );
\location_curr_V_reg_7056[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_4_V_3_reg_4857(5),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5540(5),
      O => \location_curr_V_reg_7056[5]_i_16_n_7\
    );
\location_curr_V_reg_7056[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_11_V_3_reg_4780(5),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5155(5),
      O => \location_curr_V_reg_7056[5]_i_17_n_7\
    );
\location_curr_V_reg_7056[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_10_V_3_reg_4791(5),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5210(5),
      O => \location_curr_V_reg_7056[5]_i_18_n_7\
    );
\location_curr_V_reg_7056[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_9_V_3_reg_4802(5),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5265(5),
      O => \location_curr_V_reg_7056[5]_i_19_n_7\
    );
\location_curr_V_reg_7056[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(5),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => re_sort_location_las_1_reg_7071(5),
      O => \location_curr_V_reg_7056[5]_i_2_n_7\
    );
\location_curr_V_reg_7056[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_8_V_3_reg_4813(5),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5320(5),
      O => \location_curr_V_reg_7056[5]_i_20_n_7\
    );
\location_curr_V_reg_7056[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_15_V_2_reg_4736(5),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4935(5),
      O => \location_curr_V_reg_7056[5]_i_21_n_7\
    );
\location_curr_V_reg_7056[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_14_V_4_reg_4747(5),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4990(5),
      O => \location_curr_V_reg_7056[5]_i_22_n_7\
    );
\location_curr_V_reg_7056[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_13_V_3_reg_4758(5),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5045(5),
      O => \location_curr_V_reg_7056[5]_i_23_n_7\
    );
\location_curr_V_reg_7056[5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_12_V_3_reg_4769(5),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5100(5),
      O => \location_curr_V_reg_7056[5]_i_24_n_7\
    );
\location_curr_V_reg_7056[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_3_V_3_reg_4868(5),
      I1 => \digit_location_0_V_reg_4912[5]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5595(5),
      O => \location_curr_V_reg_7056[5]_i_9_n_7\
    );
\location_curr_V_reg_7056[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_10_V_3_reg_4791(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_10_V_4_reg_5210(6),
      O => \location_curr_V_reg_7056[6]_i_10_n_7\
    );
\location_curr_V_reg_7056[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_9_V_3_reg_4802(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_9_V_4_reg_5265(6),
      O => \location_curr_V_reg_7056[6]_i_11_n_7\
    );
\location_curr_V_reg_7056[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_8_V_3_reg_4813(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_8_V_4_reg_5320(6),
      O => \location_curr_V_reg_7056[6]_i_12_n_7\
    );
\location_curr_V_reg_7056[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_15_V_2_reg_4736(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_15_V_3_reg_4935(6),
      O => \location_curr_V_reg_7056[6]_i_13_n_7\
    );
\location_curr_V_reg_7056[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_14_V_4_reg_4747(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_14_V_5_reg_4990(6),
      O => \location_curr_V_reg_7056[6]_i_14_n_7\
    );
\location_curr_V_reg_7056[6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_13_V_3_reg_4758(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_13_V_4_reg_5045(6),
      O => \location_curr_V_reg_7056[6]_i_15_n_7\
    );
\location_curr_V_reg_7056[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_12_V_3_reg_4769(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_12_V_4_reg_5100(6),
      O => \location_curr_V_reg_7056[6]_i_16_n_7\
    );
\location_curr_V_reg_7056[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_3_V_3_reg_4868(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_3_V_4_reg_5595(6),
      O => \location_curr_V_reg_7056[6]_i_17_n_7\
    );
\location_curr_V_reg_7056[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_2_V_3_reg_4879(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_2_V_4_reg_5650(6),
      O => \location_curr_V_reg_7056[6]_i_18_n_7\
    );
\location_curr_V_reg_7056[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_1_V_3_reg_4890(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_1_V_4_reg_5705(6),
      O => \location_curr_V_reg_7056[6]_i_19_n_7\
    );
\location_curr_V_reg_7056[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => re_sort_location_las_1_reg_7071(6),
      O => \location_curr_V_reg_7056[6]_i_2_n_7\
    );
\location_curr_V_reg_7056[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_7_V_3_reg_4824(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_7_V_4_reg_5375(6),
      O => \location_curr_V_reg_7056[6]_i_20_n_7\
    );
\location_curr_V_reg_7056[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_6_V_3_reg_4835(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_6_V_4_reg_5430(6),
      O => \location_curr_V_reg_7056[6]_i_21_n_7\
    );
\location_curr_V_reg_7056[6]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_5_V_3_reg_4846(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_5_V_4_reg_5485(6),
      O => \location_curr_V_reg_7056[6]_i_22_n_7\
    );
\location_curr_V_reg_7056[6]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_4_V_3_reg_4857(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_4_V_4_reg_5540(6),
      O => \location_curr_V_reg_7056[6]_i_23_n_7\
    );
\location_curr_V_reg_7056[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_11_V_3_reg_4780(6),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_11_V_4_reg_5155(6),
      O => \location_curr_V_reg_7056[6]_i_9_n_7\
    );
\location_curr_V_reg_7056[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp4_stage0,
      I1 => \icmp_ln67_reg_7031_reg_n_7_[0]\,
      O => location_curr_V_reg_70560
    );
\location_curr_V_reg_7056[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_11_V_3_reg_4780(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_11_V_4_reg_5155(7),
      O => \location_curr_V_reg_7056[7]_i_11_n_7\
    );
\location_curr_V_reg_7056[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_10_V_3_reg_4791(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_10_V_4_reg_5210(7),
      O => \location_curr_V_reg_7056[7]_i_12_n_7\
    );
\location_curr_V_reg_7056[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_9_V_3_reg_4802(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_9_V_4_reg_5265(7),
      O => \location_curr_V_reg_7056[7]_i_13_n_7\
    );
\location_curr_V_reg_7056[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_8_V_3_reg_4813(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_8_V_4_reg_5320(7),
      O => \location_curr_V_reg_7056[7]_i_14_n_7\
    );
\location_curr_V_reg_7056[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_15_V_2_reg_4736(7),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4935(7),
      O => \location_curr_V_reg_7056[7]_i_15_n_7\
    );
\location_curr_V_reg_7056[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_14_V_4_reg_4747(7),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4990(7),
      O => \location_curr_V_reg_7056[7]_i_16_n_7\
    );
\location_curr_V_reg_7056[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_13_V_3_reg_4758(7),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5045(7),
      O => \location_curr_V_reg_7056[7]_i_17_n_7\
    );
\location_curr_V_reg_7056[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_12_V_3_reg_4769(7),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5100(7),
      O => \location_curr_V_reg_7056[7]_i_18_n_7\
    );
\location_curr_V_reg_7056[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_3_V_3_reg_4868(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_3_V_4_reg_5595(7),
      O => \location_curr_V_reg_7056[7]_i_19_n_7\
    );
\location_curr_V_reg_7056[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_2_V_3_reg_4879(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_2_V_4_reg_5650(7),
      O => \location_curr_V_reg_7056[7]_i_20_n_7\
    );
\location_curr_V_reg_7056[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_1_V_3_reg_4890(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_1_V_4_reg_5705(7),
      O => \location_curr_V_reg_7056[7]_i_21_n_7\
    );
\location_curr_V_reg_7056[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_7_V_3_reg_4824(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_7_V_4_reg_5375(7),
      O => \location_curr_V_reg_7056[7]_i_22_n_7\
    );
\location_curr_V_reg_7056[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_6_V_3_reg_4835(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_6_V_4_reg_5430(7),
      O => \location_curr_V_reg_7056[7]_i_23_n_7\
    );
\location_curr_V_reg_7056[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_5_V_3_reg_4846(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_5_V_4_reg_5485(7),
      O => \location_curr_V_reg_7056[7]_i_24_n_7\
    );
\location_curr_V_reg_7056[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_4_V_3_reg_4857(7),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_location_4_V_4_reg_5540(7),
      O => \location_curr_V_reg_7056[7]_i_25_n_7\
    );
\location_curr_V_reg_7056[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(7),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => re_sort_location_las_1_reg_7071(7),
      O => \location_curr_V_reg_7056[7]_i_3_n_7\
    );
\location_curr_V_reg_7056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => location_curr_V_reg_70560,
      D => current_digit_V_U_n_27,
      Q => \^location_curr_v_reg_7056_reg[7]_0\(0),
      R => '0'
    );
\location_curr_V_reg_7056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => location_curr_V_reg_70560,
      D => current_digit_V_U_n_26,
      Q => \^location_curr_v_reg_7056_reg[7]_0\(1),
      R => '0'
    );
\location_curr_V_reg_7056_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => location_curr_V_reg_70560,
      D => current_digit_V_U_n_25,
      Q => \^location_curr_v_reg_7056_reg[7]_0\(2),
      R => '0'
    );
\location_curr_V_reg_7056_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => location_curr_V_reg_70560,
      D => current_digit_V_U_n_24,
      Q => \^location_curr_v_reg_7056_reg[7]_0\(3),
      R => '0'
    );
\location_curr_V_reg_7056_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => location_curr_V_reg_70560,
      D => current_digit_V_U_n_23,
      Q => \^location_curr_v_reg_7056_reg[7]_0\(4),
      R => '0'
    );
\location_curr_V_reg_7056_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => location_curr_V_reg_70560,
      D => current_digit_V_U_n_22,
      Q => \^location_curr_v_reg_7056_reg[7]_0\(5),
      R => '0'
    );
\location_curr_V_reg_7056_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => location_curr_V_reg_70560,
      D => current_digit_V_U_n_21,
      Q => \^location_curr_v_reg_7056_reg[7]_0\(6),
      R => '0'
    );
\location_curr_V_reg_7056_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => location_curr_V_reg_70560,
      D => current_digit_V_U_n_20,
      Q => \^location_curr_v_reg_7056_reg[7]_0\(7),
      R => '0'
    );
\op2_assign_i_reg_684[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op2_assign_i_reg_684_reg(2),
      O => shift_fu_6923_p2(2)
    );
\op2_assign_i_reg_684[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => op2_assign_i_reg_684_reg(2),
      I1 => op2_assign_i_reg_684_reg(3),
      O => shift_fu_6923_p2(3)
    );
\op2_assign_i_reg_684[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => op2_assign_i_reg_684_reg(4),
      I1 => op2_assign_i_reg_684_reg(3),
      I2 => op2_assign_i_reg_684_reg(2),
      O => shift_fu_6923_p2(4)
    );
\op2_assign_i_reg_684[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I1 => op2_assign_i_reg_684_reg(2),
      I2 => op2_assign_i_reg_684_reg(3),
      I3 => op2_assign_i_reg_684_reg(4),
      O => shift_fu_6923_p2(5)
    );
\op2_assign_i_reg_684_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => shift_fu_6923_p2(2),
      Q => op2_assign_i_reg_684_reg(2),
      R => clear
    );
\op2_assign_i_reg_684_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => shift_fu_6923_p2(3),
      Q => op2_assign_i_reg_684_reg(3),
      R => clear
    );
\op2_assign_i_reg_684_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => shift_fu_6923_p2(4),
      Q => op2_assign_i_reg_684_reg(4),
      R => clear
    );
\op2_assign_i_reg_684_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => shift_fu_6923_p2(5),
      Q => \^op2_assign_i_reg_684_reg[5]_0\(0),
      R => clear
    );
\p_0149_0_i_i_reg_4923[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(0),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_V_1_reg_7051(0),
      O => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(0)
    );
\p_0149_0_i_i_reg_4923[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(1),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_V_1_reg_7051(1),
      O => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(1)
    );
\p_0149_0_i_i_reg_4923[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(2),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_V_1_reg_7051(2),
      O => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(2)
    );
\p_0149_0_i_i_reg_4923[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0149_0_i_i_reg_4923(3),
      I1 => sorting_frequency_V_U_n_49,
      I2 => digit_V_1_reg_7051(3),
      O => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(3)
    );
\p_0149_0_i_i_reg_4923_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(0),
      Q => p_0149_0_i_i_reg_4923(0),
      S => ap_CS_fsm_state13
    );
\p_0149_0_i_i_reg_4923_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(1),
      Q => p_0149_0_i_i_reg_4923(1),
      S => ap_CS_fsm_state13
    );
\p_0149_0_i_i_reg_4923_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(2),
      Q => p_0149_0_i_i_reg_4923(2),
      S => ap_CS_fsm_state13
    );
\p_0149_0_i_i_reg_4923_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_p_0149_0_i_i_phi_fu_4927_p4(3),
      Q => p_0149_0_i_i_reg_4923(3),
      S => ap_CS_fsm_state13
    );
\p_091_0_i_i_reg_1962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => digit_V_reg_7007(0),
      Q => p_091_0_i_i_reg_1962(0),
      R => ap_CS_fsm_state7
    );
\p_091_0_i_i_reg_1962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => digit_V_reg_7007(1),
      Q => p_091_0_i_i_reg_1962(1),
      R => ap_CS_fsm_state7
    );
\p_091_0_i_i_reg_1962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => digit_V_reg_7007(2),
      Q => p_091_0_i_i_reg_1962(2),
      R => ap_CS_fsm_state7
    );
\p_091_0_i_i_reg_1962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => current_digit_V_we0,
      D => digit_V_reg_7007(3),
      Q => p_091_0_i_i_reg_1962(3),
      R => ap_CS_fsm_state7
    );
previous_sorting_fre_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorcud
     port map (
      ADDRARDADDR(7 downto 0) => previous_sorting_fre_address0(7 downto 0),
      Q(1) => ap_CS_fsm_pp4_stage0,
      Q(0) => ap_CS_fsm_pp2_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp2_iter1 => ap_enable_reg_pp2_iter1,
      ap_enable_reg_pp4_iter1 => ap_enable_reg_pp4_iter1,
      filtered_frequency_V_t_q0(31 downto 0) => filtered_frequency_V_t_q0(31 downto 0),
      icmp_ln40_reg_6981 => icmp_ln40_reg_6981,
      previous_sorting_fre_ce0 => previous_sorting_fre_ce0,
      previous_sorting_fre_we0 => previous_sorting_fre_we0,
      ram_reg(7 downto 0) => zext_ln69_reg_7040_reg(7 downto 0),
      ram_reg_0(7 downto 0) => zext_ln43_reg_6990_reg(7 downto 0),
      ram_reg_1 => \^sort_u0_out_value_v_ce0\,
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sorting_frequency_V_d0(31 downto 0) => sorting_frequency_V_d0(31 downto 0),
      sorting_frequency_V_q0(31 downto 0) => sorting_frequency_V_q0(31 downto 0)
    );
previous_sorting_val_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorbkb
     port map (
      ADDRARDADDR(7 downto 0) => previous_sorting_fre_address0(7 downto 0),
      DIADI(8 downto 0) => sorting_value_V_d0(8 downto 0),
      DOADO(8 downto 0) => DOADO(8 downto 0),
      DOBDO(8 downto 0) => DOBDO(8 downto 0),
      ap_clk => ap_clk,
      previous_sorting_fre_ce0 => previous_sorting_fre_ce0,
      previous_sorting_fre_we0 => previous_sorting_fre_we0,
      ram_reg(8 downto 0) => sorting_value_V_q0(8 downto 0),
      ram_reg_0 => \^sort_u0_out_value_v_ce0\
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sort_u0_out_value_v_ce0\,
      I1 => icmp_ln67_reg_7031_pp4_iter1_reg,
      O => sort_U0_out_value_V_we0
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      O => \^sort_u0_in_value_v_ce0\
    );
\re_sort_location_las_1_reg_7071[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_11_V_3_reg_4780(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5155(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_11_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_10_V_3_reg_4791(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5210(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_12_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_9_V_3_reg_4802(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5265(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_13_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_8_V_3_reg_4813(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5320(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_14_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_15_V_2_reg_4736(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4935(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_15_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_14_V_4_reg_4747(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4990(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_16_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_13_V_3_reg_4758(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5045(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_17_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_12_V_3_reg_4769(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5100(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_18_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_3_V_3_reg_4868(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5595(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_19_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => re_sort_location_las_1_reg_7071(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_2_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_2_V_3_reg_4879(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5650(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_20_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_1_V_3_reg_4890(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5705(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_21_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_0_V_s_reg_4901(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5760(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_22_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_7_V_3_reg_4824(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5375(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_23_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_6_V_3_reg_4835(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5430(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_24_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_5_V_3_reg_4846(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5485(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_25_n_7\
    );
\re_sort_location_las_1_reg_7071[0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_4_V_3_reg_4857(0),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5540(0),
      O => \re_sort_location_las_1_reg_7071[0]_i_26_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_11_V_3_reg_4780(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5155(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_18_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_10_V_3_reg_4791(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5210(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_19_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_9_V_3_reg_4802(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5265(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_20_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_8_V_3_reg_4813(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5320(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_21_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_15_V_2_reg_4736(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4935(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_22_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_14_V_4_reg_4747(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4990(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_23_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_13_V_3_reg_4758(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5045(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_24_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_12_V_3_reg_4769(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5100(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_25_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_3_V_3_reg_4868(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5595(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_26_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_2_V_3_reg_4879(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5650(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_27_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_1_V_3_reg_4890(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5705(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_28_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_0_V_s_reg_4901(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5760(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_29_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_7_V_3_reg_4824(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5375(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_30_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_6_V_3_reg_4835(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5430(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_31_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_5_V_3_reg_4846(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5485(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_32_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_4_V_3_reg_4857(2),
      I1 => \digit_location_0_V_reg_4912[0]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5540(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_33_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_11_V_3_reg_4780(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_11_V_4_reg_5155(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_34_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_10_V_3_reg_4791(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_10_V_4_reg_5210(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_35_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_9_V_3_reg_4802(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_9_V_4_reg_5265(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_36_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_8_V_3_reg_4813(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_8_V_4_reg_5320(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_37_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_15_V_2_reg_4736(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_15_V_3_reg_4935(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_38_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_14_V_4_reg_4747(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_14_V_5_reg_4990(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_39_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_13_V_3_reg_4758(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_13_V_4_reg_5045(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_40_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_12_V_3_reg_4769(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_12_V_4_reg_5100(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_41_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_3_V_3_reg_4868(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_3_V_4_reg_5595(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_42_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_2_V_3_reg_4879(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_2_V_4_reg_5650(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_43_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_1_V_3_reg_4890(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_1_V_4_reg_5705(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_44_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_0_V_s_reg_4901(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_0_V_1_reg_5760(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_45_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_7_V_3_reg_4824(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_7_V_4_reg_5375(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_46_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_6_V_3_reg_4835(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_6_V_4_reg_5430(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_47_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_5_V_3_reg_4846(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_5_V_4_reg_5485(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_48_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => digit_location_4_V_3_reg_4857(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => digit_location_4_V_4_reg_5540(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_49_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(2),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => re_sort_location_las_1_reg_7071(2),
      O => \re_sort_location_las_1_reg_7071[5]_i_6_n_7\
    );
\re_sort_location_las_1_reg_7071[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => digit_location_0_V_reg_4912(1),
      I1 => \digit_location_0_V_reg_4912[3]_i_2_n_7\,
      I2 => re_sort_location_las_1_reg_7071(1),
      O => \re_sort_location_las_1_reg_7071[5]_i_7_n_7\
    );
\re_sort_location_las_1_reg_7071_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => re_sort_location_las_1_fu_6910_p2(0),
      Q => re_sort_location_las_1_reg_7071(0),
      R => '0'
    );
\re_sort_location_las_1_reg_7071_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => re_sort_location_las_1_fu_6910_p2(1),
      Q => re_sort_location_las_1_reg_7071(1),
      R => '0'
    );
\re_sort_location_las_1_reg_7071_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => re_sort_location_las_1_fu_6910_p2(2),
      Q => re_sort_location_las_1_reg_7071(2),
      R => '0'
    );
\re_sort_location_las_1_reg_7071_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => re_sort_location_las_1_fu_6910_p2(3),
      Q => re_sort_location_las_1_reg_7071(3),
      R => '0'
    );
\re_sort_location_las_1_reg_7071_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => re_sort_location_las_1_fu_6910_p2(4),
      Q => re_sort_location_las_1_reg_7071(4),
      R => '0'
    );
\re_sort_location_las_1_reg_7071_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => re_sort_location_las_1_fu_6910_p2(5),
      Q => re_sort_location_las_1_reg_7071(5),
      R => '0'
    );
\re_sort_location_las_1_reg_7071_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => re_sort_location_las_1_fu_6910_p2(6),
      Q => re_sort_location_las_1_reg_7071(6),
      R => '0'
    );
\re_sort_location_las_1_reg_7071_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => digit_V_1_reg_70510,
      D => re_sort_location_las_1_fu_6910_p2(7),
      Q => re_sort_location_las_1_reg_7071(7),
      R => '0'
    );
\re_sort_location_las_reg_3734[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0F0A000C000A"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(3),
      I1 => digit_location_9_V_1_reg_3800(3),
      I2 => \re_sort_location_las_reg_3734[7]_i_29_n_7\,
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_8_V_1_reg_3811(3),
      O => \re_sort_location_las_reg_3734[3]_i_10_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFABEAFF"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_26_n_7\,
      I1 => i6_0_i_i_reg_3899_reg(1),
      I2 => i6_0_i_i_reg_3899_reg(0),
      I3 => i6_0_i_i_reg_3899_reg(3),
      I4 => i6_0_i_i_reg_3899_reg(2),
      I5 => \re_sort_location_las_reg_3734[3]_i_27_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_11_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF404"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_30_n_7\,
      I1 => digit_location_13_V_1_reg_3756(3),
      I2 => \re_sort_location_las_reg_3734[7]_i_31_n_7\,
      I3 => digit_location_14_V_2_reg_3745(3),
      I4 => \re_sort_location_las_reg_3734[3]_i_28_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_12_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00A82A00"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_29_n_7\,
      I1 => i6_0_i_i_reg_3899_reg(1),
      I2 => i6_0_i_i_reg_3899_reg(0),
      I3 => i6_0_i_i_reg_3899_reg(3),
      I4 => i6_0_i_i_reg_3899_reg(2),
      I5 => \re_sort_location_las_reg_3734[3]_i_30_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_13_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0A0F000C0A00"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(2),
      I1 => digit_location_9_V_1_reg_3800(2),
      I2 => \re_sort_location_las_reg_3734[7]_i_29_n_7\,
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_7_V_1_reg_3822(2),
      O => \re_sort_location_las_reg_3734[3]_i_14_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_31_n_7\,
      I1 => digit_location_13_V_1_reg_3756(2),
      I2 => \re_sort_location_las_reg_3734[7]_i_30_n_7\,
      I3 => digit_location_14_V_2_reg_3745(2),
      I4 => \re_sort_location_las_reg_3734[7]_i_31_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_15_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00A82A00"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_32_n_7\,
      I1 => i6_0_i_i_reg_3899_reg(1),
      I2 => i6_0_i_i_reg_3899_reg(0),
      I3 => i6_0_i_i_reg_3899_reg(3),
      I4 => i6_0_i_i_reg_3899_reg(2),
      I5 => \re_sort_location_las_reg_3734[3]_i_33_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_16_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CFA00000C0A"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(1),
      I1 => digit_location_8_V_1_reg_3811(1),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => \re_sort_location_las_reg_3734[7]_i_29_n_7\,
      I5 => digit_location_9_V_1_reg_3800(1),
      O => \re_sort_location_las_reg_3734[3]_i_17_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_34_n_7\,
      I1 => digit_location_13_V_1_reg_3756(1),
      I2 => \re_sort_location_las_reg_3734[7]_i_30_n_7\,
      I3 => digit_location_14_V_2_reg_3745(1),
      I4 => \re_sort_location_las_reg_3734[7]_i_31_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_18_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CAF00000CA0"
    )
        port map (
      I0 => digit_location_9_V_1_reg_3800(0),
      I1 => digit_location_8_V_1_reg_3811(0),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => \re_sort_location_las_reg_3734[7]_i_29_n_7\,
      I5 => digit_location_7_V_1_reg_3822(0),
      O => \re_sort_location_las_reg_3734[3]_i_19_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0E0000"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_10_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_11_n_7\,
      I2 => \re_sort_location_las_reg_3734[7]_i_13_n_7\,
      I3 => \re_sort_location_las_reg_3734[3]_i_12_n_7\,
      I4 => ap_NS_fsm147_out,
      O => \re_sort_location_las_reg_3734[3]_i_2_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFABEAFF"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_35_n_7\,
      I1 => i6_0_i_i_reg_3899_reg(1),
      I2 => i6_0_i_i_reg_3899_reg(0),
      I3 => i6_0_i_i_reg_3899_reg(3),
      I4 => i6_0_i_i_reg_3899_reg(2),
      I5 => \re_sort_location_las_reg_3734[3]_i_36_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_20_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF404"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_30_n_7\,
      I1 => digit_location_13_V_1_reg_3756(0),
      I2 => \re_sort_location_las_reg_3734[7]_i_31_n_7\,
      I3 => digit_location_14_V_2_reg_3745(0),
      I4 => \re_sort_location_las_reg_3734[3]_i_37_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_21_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0F000A0C00000"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(3),
      I1 => digit_location_5_V_1_reg_3844(3),
      I2 => \re_sort_location_las_reg_3734[7]_i_50_n_7\,
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_4_V_1_reg_3855(3),
      O => \re_sort_location_las_reg_3734[3]_i_26_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D001DDD"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(3),
      I1 => \digit_location_3_V_1_reg_3866[7]_i_3_n_7\,
      I2 => digit_location_1_V_1_reg_3888(3),
      I3 => \re_sort_location_las_reg_3734[7]_i_28_n_7\,
      I4 => digit_location_3_V_1_reg_3866(3),
      O => \re_sort_location_las_reg_3734[3]_i_27_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_53_n_7\,
      I1 => digit_location_12_V_1_reg_3767(3),
      I2 => digit_location_11_V_1_reg_3778(3),
      I3 => \re_sort_location_las_reg_3734[7]_i_52_n_7\,
      I4 => digit_location_10_V_1_reg_3789(3),
      I5 => \re_sort_location_las_reg_3734[7]_i_51_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_28_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F0FFF5F3FFFFF"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(2),
      I1 => digit_location_4_V_1_reg_3855(2),
      I2 => \re_sort_location_las_reg_3734[7]_i_50_n_7\,
      I3 => i6_0_i_i_reg_3899_reg(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_location_5_V_1_reg_3844(2),
      O => \re_sort_location_las_reg_3734[3]_i_29_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0D0000"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_13_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_14_n_7\,
      I2 => \re_sort_location_las_reg_3734[7]_i_13_n_7\,
      I3 => \re_sort_location_las_reg_3734[3]_i_15_n_7\,
      I4 => ap_NS_fsm147_out,
      O => \re_sort_location_las_reg_3734[3]_i_3_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D001DDD"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(2),
      I1 => \digit_location_3_V_1_reg_3866[7]_i_3_n_7\,
      I2 => digit_location_1_V_1_reg_3888(2),
      I3 => \re_sort_location_las_reg_3734[7]_i_28_n_7\,
      I4 => digit_location_3_V_1_reg_3866(2),
      O => \re_sort_location_las_reg_3734[3]_i_30_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_53_n_7\,
      I1 => digit_location_12_V_1_reg_3767(2),
      I2 => digit_location_11_V_1_reg_3778(2),
      I3 => \re_sort_location_las_reg_3734[7]_i_52_n_7\,
      I4 => digit_location_10_V_1_reg_3789(2),
      I5 => \re_sort_location_las_reg_3734[7]_i_51_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_31_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F0FFF5F3FFFFF"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(1),
      I1 => digit_location_4_V_1_reg_3855(1),
      I2 => \re_sort_location_las_reg_3734[7]_i_50_n_7\,
      I3 => i6_0_i_i_reg_3899_reg(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_location_5_V_1_reg_3844(1),
      O => \re_sort_location_las_reg_3734[3]_i_32_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D001DDD"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(1),
      I1 => \digit_location_3_V_1_reg_3866[7]_i_3_n_7\,
      I2 => digit_location_1_V_1_reg_3888(1),
      I3 => \re_sort_location_las_reg_3734[7]_i_28_n_7\,
      I4 => digit_location_3_V_1_reg_3866(1),
      O => \re_sort_location_las_reg_3734[3]_i_33_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_51_n_7\,
      I1 => digit_location_10_V_1_reg_3789(1),
      I2 => digit_location_12_V_1_reg_3767(1),
      I3 => \re_sort_location_las_reg_3734[7]_i_53_n_7\,
      I4 => digit_location_11_V_1_reg_3778(1),
      I5 => \re_sort_location_las_reg_3734[7]_i_52_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_34_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0F000A0C00000"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(0),
      I1 => digit_location_4_V_1_reg_3855(0),
      I2 => \re_sort_location_las_reg_3734[7]_i_50_n_7\,
      I3 => i6_0_i_i_reg_3899_reg(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_location_5_V_1_reg_3844(0),
      O => \re_sort_location_las_reg_3734[3]_i_35_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D001DDD"
    )
        port map (
      I0 => digit_location_2_V_1_reg_3877(0),
      I1 => \digit_location_3_V_1_reg_3866[7]_i_3_n_7\,
      I2 => digit_location_1_V_1_reg_3888(0),
      I3 => \re_sort_location_las_reg_3734[7]_i_28_n_7\,
      I4 => digit_location_3_V_1_reg_3866(0),
      O => \re_sort_location_las_reg_3734[3]_i_36_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_53_n_7\,
      I1 => digit_location_12_V_1_reg_3767(0),
      I2 => digit_location_11_V_1_reg_3778(0),
      I3 => \re_sort_location_las_reg_3734[7]_i_52_n_7\,
      I4 => digit_location_10_V_1_reg_3789(0),
      I5 => \re_sort_location_las_reg_3734[7]_i_51_n_7\,
      O => \re_sort_location_las_reg_3734[3]_i_37_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0D0000"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_16_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_17_n_7\,
      I2 => \re_sort_location_las_reg_3734[7]_i_13_n_7\,
      I3 => \re_sort_location_las_reg_3734[3]_i_18_n_7\,
      I4 => ap_NS_fsm147_out,
      O => \re_sort_location_las_reg_3734[3]_i_4_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_2_V_5_reg_3569(3),
      I1 => digit_histogram_1_V_5_reg_3624(3),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_0_V_6_reg_3679(3),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_14_5_reg_2909(3),
      O => \re_sort_location_las_reg_3734[3]_i_46_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_6_V_5_reg_3349(3),
      I1 => digit_histogram_5_V_5_reg_3404(3),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_4_V_5_reg_3459(3),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_3_V_5_reg_3514(3),
      O => \re_sort_location_las_reg_3734[3]_i_47_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_10_5_reg_3129(3),
      I1 => digit_histogram_9_V_5_reg_3184(3),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_8_V_5_reg_3239(3),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_7_V_5_reg_3294(3),
      O => \re_sort_location_las_reg_3734[3]_i_48_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_14_5_reg_2909(3),
      I1 => digit_histogram_13_5_reg_2964(3),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_12_5_reg_3019(3),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_11_5_reg_3074(3),
      O => \re_sort_location_las_reg_3734[3]_i_49_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0E0000"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_19_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_20_n_7\,
      I2 => \re_sort_location_las_reg_3734[7]_i_13_n_7\,
      I3 => \re_sort_location_las_reg_3734[3]_i_21_n_7\,
      I4 => ap_NS_fsm147_out,
      O => \re_sort_location_las_reg_3734[3]_i_5_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_2_V_5_reg_3569(2),
      I1 => digit_histogram_1_V_5_reg_3624(2),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_0_V_6_reg_3679(2),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_14_5_reg_2909(2),
      O => \re_sort_location_las_reg_3734[3]_i_50_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_6_V_5_reg_3349(2),
      I1 => digit_histogram_5_V_5_reg_3404(2),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_4_V_5_reg_3459(2),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_3_V_5_reg_3514(2),
      O => \re_sort_location_las_reg_3734[3]_i_51_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_10_5_reg_3129(2),
      I1 => digit_histogram_9_V_5_reg_3184(2),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_8_V_5_reg_3239(2),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_7_V_5_reg_3294(2),
      O => \re_sort_location_las_reg_3734[3]_i_52_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_14_5_reg_2909(2),
      I1 => digit_histogram_13_5_reg_2964(2),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_12_5_reg_3019(2),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_11_5_reg_3074(2),
      O => \re_sort_location_las_reg_3734[3]_i_53_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_2_V_5_reg_3569(1),
      I1 => digit_histogram_1_V_5_reg_3624(1),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_0_V_6_reg_3679(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_14_5_reg_2909(1),
      O => \re_sort_location_las_reg_3734[3]_i_54_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_6_V_5_reg_3349(1),
      I1 => digit_histogram_5_V_5_reg_3404(1),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_4_V_5_reg_3459(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_3_V_5_reg_3514(1),
      O => \re_sort_location_las_reg_3734[3]_i_55_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_10_5_reg_3129(1),
      I1 => digit_histogram_9_V_5_reg_3184(1),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_8_V_5_reg_3239(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_7_V_5_reg_3294(1),
      O => \re_sort_location_las_reg_3734[3]_i_56_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_14_5_reg_2909(1),
      I1 => digit_histogram_13_5_reg_2964(1),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_12_5_reg_3019(1),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_11_5_reg_3074(1),
      O => \re_sort_location_las_reg_3734[3]_i_57_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_2_V_5_reg_3569(0),
      I1 => digit_histogram_1_V_5_reg_3624(0),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_0_V_6_reg_3679(0),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_14_5_reg_2909(0),
      O => \re_sort_location_las_reg_3734[3]_i_58_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_6_V_5_reg_3349(0),
      I1 => digit_histogram_5_V_5_reg_3404(0),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_4_V_5_reg_3459(0),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_3_V_5_reg_3514(0),
      O => \re_sort_location_las_reg_3734[3]_i_59_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      I1 => digit_location_15_V_reg_312(3),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(3),
      O => \re_sort_location_las_reg_3734[3]_i_6_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_10_5_reg_3129(0),
      I1 => digit_histogram_9_V_5_reg_3184(0),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_8_V_5_reg_3239(0),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_7_V_5_reg_3294(0),
      O => \re_sort_location_las_reg_3734[3]_i_60_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_14_5_reg_2909(0),
      I1 => digit_histogram_13_5_reg_2964(0),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_12_5_reg_3019(0),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_11_5_reg_3074(0),
      O => \re_sort_location_las_reg_3734[3]_i_61_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      I1 => digit_location_15_V_reg_312(2),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(2),
      O => \re_sort_location_las_reg_3734[3]_i_7_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      I1 => digit_location_15_V_reg_312(1),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(1),
      O => \re_sort_location_las_reg_3734[3]_i_8_n_7\
    );
\re_sort_location_las_reg_3734[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      I1 => digit_location_15_V_reg_312(0),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(0),
      O => \re_sort_location_las_reg_3734[3]_i_9_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5555557"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => i6_0_i_i_reg_3899_reg(2),
      I2 => i6_0_i_i_reg_3899_reg(3),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => \re_sort_location_las_reg_3734[7]_i_3_n_7\,
      O => \re_sort_location_las_reg_3734[7]_i_1_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      I1 => digit_location_15_V_reg_312(4),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(4),
      O => \re_sort_location_las_reg_3734[7]_i_10_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_26_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_27_n_7\,
      I2 => \digit_location_3_V_1_reg_3866[7]_i_3_n_7\,
      I3 => digit_location_2_V_1_reg_3877(6),
      I4 => \re_sort_location_las_reg_3734[7]_i_28_n_7\,
      I5 => digit_location_3_V_1_reg_3866(6),
      O => \re_sort_location_las_reg_3734[7]_i_11_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003001100033311"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(6),
      I1 => \re_sort_location_las_reg_3734[7]_i_29_n_7\,
      I2 => digit_location_9_V_1_reg_3800(6),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_8_V_1_reg_3811(6),
      O => \re_sort_location_las_reg_3734[7]_i_12_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCCC0301"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(4),
      I1 => i6_0_i_i_reg_3899_reg(2),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(3),
      O => \re_sort_location_las_reg_3734[7]_i_13_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF404"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_30_n_7\,
      I1 => digit_location_13_V_1_reg_3756(6),
      I2 => \re_sort_location_las_reg_3734[7]_i_31_n_7\,
      I3 => digit_location_14_V_2_reg_3745(6),
      I4 => \re_sort_location_las_reg_3734[7]_i_32_n_7\,
      O => \re_sort_location_las_reg_3734[7]_i_14_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_33_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_34_n_7\,
      I2 => \digit_location_3_V_1_reg_3866[7]_i_3_n_7\,
      I3 => digit_location_2_V_1_reg_3877(5),
      I4 => \re_sort_location_las_reg_3734[7]_i_28_n_7\,
      I5 => digit_location_3_V_1_reg_3866(5),
      O => \re_sort_location_las_reg_3734[7]_i_15_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003110000031133"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(5),
      I1 => \re_sort_location_las_reg_3734[7]_i_29_n_7\,
      I2 => digit_location_9_V_1_reg_3800(5),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_7_V_1_reg_3822(5),
      O => \re_sort_location_las_reg_3734[7]_i_16_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF404"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_30_n_7\,
      I1 => digit_location_13_V_1_reg_3756(5),
      I2 => \re_sort_location_las_reg_3734[7]_i_31_n_7\,
      I3 => digit_location_14_V_2_reg_3745(5),
      I4 => \re_sort_location_las_reg_3734[7]_i_35_n_7\,
      O => \re_sort_location_las_reg_3734[7]_i_17_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_36_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_37_n_7\,
      I2 => \digit_location_3_V_1_reg_3866[7]_i_3_n_7\,
      I3 => digit_location_2_V_1_reg_3877(4),
      I4 => \re_sort_location_las_reg_3734[7]_i_28_n_7\,
      I5 => digit_location_3_V_1_reg_3866(4),
      O => \re_sort_location_las_reg_3734[7]_i_18_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003001100033311"
    )
        port map (
      I0 => digit_location_7_V_1_reg_3822(4),
      I1 => \re_sort_location_las_reg_3734[7]_i_29_n_7\,
      I2 => digit_location_9_V_1_reg_3800(4),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_8_V_1_reg_3811(4),
      O => \re_sort_location_las_reg_3734[7]_i_19_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF404"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_30_n_7\,
      I1 => digit_location_13_V_1_reg_3756(4),
      I2 => \re_sort_location_las_reg_3734[7]_i_31_n_7\,
      I3 => digit_location_14_V_2_reg_3745(4),
      I4 => \re_sort_location_las_reg_3734[7]_i_38_n_7\,
      O => \re_sort_location_las_reg_3734[7]_i_20_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020000"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_39_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_40_n_7\,
      I2 => \re_sort_location_las_reg_3734[7]_i_13_n_7\,
      I3 => \re_sort_location_las_reg_3734[7]_i_41_n_7\,
      I4 => ap_NS_fsm147_out,
      O => \re_sort_location_las_reg_3734[7]_i_21_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0F000A0C00000"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(6),
      I1 => digit_location_5_V_1_reg_3844(6),
      I2 => \re_sort_location_las_reg_3734[7]_i_50_n_7\,
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_4_V_1_reg_3855(6),
      O => \re_sort_location_las_reg_3734[7]_i_26_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F70070"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(1),
      I1 => i6_0_i_i_reg_3899_reg(0),
      I2 => i6_0_i_i_reg_3899_reg(3),
      I3 => i6_0_i_i_reg_3899_reg(2),
      I4 => digit_location_1_V_1_reg_3888(6),
      O => \re_sort_location_las_reg_3734[7]_i_27_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(1),
      I1 => i6_0_i_i_reg_3899_reg(0),
      I2 => i6_0_i_i_reg_3899_reg(3),
      I3 => i6_0_i_i_reg_3899_reg(2),
      O => \re_sort_location_las_reg_3734[7]_i_28_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(2),
      I1 => i6_0_i_i_reg_3899_reg(3),
      O => \re_sort_location_las_reg_3734[7]_i_29_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_NS_fsm147_out,
      O => \re_sort_location_las_reg_3734[7]_i_3_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(3),
      I1 => i6_0_i_i_reg_3899_reg(2),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => i6_0_i_i_reg_3899_reg(0),
      O => \re_sort_location_las_reg_3734[7]_i_30_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008001"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(1),
      I1 => i6_0_i_i_reg_3899_reg(0),
      I2 => i6_0_i_i_reg_3899_reg(3),
      I3 => i6_0_i_i_reg_3899_reg(2),
      I4 => i6_0_i_i_reg_3899_reg(4),
      O => \re_sort_location_las_reg_3734[7]_i_31_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_51_n_7\,
      I1 => digit_location_10_V_1_reg_3789(6),
      I2 => digit_location_11_V_1_reg_3778(6),
      I3 => \re_sort_location_las_reg_3734[7]_i_52_n_7\,
      I4 => digit_location_12_V_1_reg_3767(6),
      I5 => \re_sort_location_las_reg_3734[7]_i_53_n_7\,
      O => \re_sort_location_las_reg_3734[7]_i_32_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0F000A0C00000"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(5),
      I1 => digit_location_5_V_1_reg_3844(5),
      I2 => \re_sort_location_las_reg_3734[7]_i_50_n_7\,
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_4_V_1_reg_3855(5),
      O => \re_sort_location_las_reg_3734[7]_i_33_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F70070"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(1),
      I1 => i6_0_i_i_reg_3899_reg(0),
      I2 => i6_0_i_i_reg_3899_reg(3),
      I3 => i6_0_i_i_reg_3899_reg(2),
      I4 => digit_location_1_V_1_reg_3888(5),
      O => \re_sort_location_las_reg_3734[7]_i_34_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_53_n_7\,
      I1 => digit_location_12_V_1_reg_3767(5),
      I2 => digit_location_11_V_1_reg_3778(5),
      I3 => \re_sort_location_las_reg_3734[7]_i_52_n_7\,
      I4 => digit_location_10_V_1_reg_3789(5),
      I5 => \re_sort_location_las_reg_3734[7]_i_51_n_7\,
      O => \re_sort_location_las_reg_3734[7]_i_35_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0F000A0C00000"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(4),
      I1 => digit_location_5_V_1_reg_3844(4),
      I2 => \re_sort_location_las_reg_3734[7]_i_50_n_7\,
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_4_V_1_reg_3855(4),
      O => \re_sort_location_las_reg_3734[7]_i_36_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F70070"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(1),
      I1 => i6_0_i_i_reg_3899_reg(0),
      I2 => i6_0_i_i_reg_3899_reg(3),
      I3 => i6_0_i_i_reg_3899_reg(2),
      I4 => digit_location_1_V_1_reg_3888(4),
      O => \re_sort_location_las_reg_3734[7]_i_37_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_53_n_7\,
      I1 => digit_location_12_V_1_reg_3767(4),
      I2 => digit_location_11_V_1_reg_3778(4),
      I3 => \re_sort_location_las_reg_3734[7]_i_52_n_7\,
      I4 => digit_location_10_V_1_reg_3789(4),
      I5 => \re_sort_location_las_reg_3734[7]_i_51_n_7\,
      O => \re_sort_location_las_reg_3734[7]_i_38_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_54_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_55_n_7\,
      I2 => \digit_location_3_V_1_reg_3866[7]_i_3_n_7\,
      I3 => digit_location_2_V_1_reg_3877(7),
      I4 => \re_sort_location_las_reg_3734[7]_i_28_n_7\,
      I5 => digit_location_3_V_1_reg_3866(7),
      O => \re_sort_location_las_reg_3734[7]_i_39_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020000"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_11_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_12_n_7\,
      I2 => \re_sort_location_las_reg_3734[7]_i_13_n_7\,
      I3 => \re_sort_location_las_reg_3734[7]_i_14_n_7\,
      I4 => ap_NS_fsm147_out,
      O => \re_sort_location_las_reg_3734[7]_i_4_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003110000031133"
    )
        port map (
      I0 => digit_location_8_V_1_reg_3811(7),
      I1 => \re_sort_location_las_reg_3734[7]_i_29_n_7\,
      I2 => digit_location_9_V_1_reg_3800(7),
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_7_V_1_reg_3822(7),
      O => \re_sort_location_las_reg_3734[7]_i_40_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF404"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_30_n_7\,
      I1 => digit_location_13_V_1_reg_3756(7),
      I2 => \re_sort_location_las_reg_3734[7]_i_31_n_7\,
      I3 => digit_location_14_V_2_reg_3745(7),
      I4 => \re_sort_location_las_reg_3734[7]_i_56_n_7\,
      O => \re_sort_location_las_reg_3734[7]_i_41_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020000"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_15_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_16_n_7\,
      I2 => \re_sort_location_las_reg_3734[7]_i_13_n_7\,
      I3 => \re_sort_location_las_reg_3734[7]_i_17_n_7\,
      I4 => ap_NS_fsm147_out,
      O => \re_sort_location_las_reg_3734[7]_i_5_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(2),
      I1 => i6_0_i_i_reg_3899_reg(3),
      O => \re_sort_location_las_reg_3734[7]_i_50_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(3),
      I1 => i6_0_i_i_reg_3899_reg(2),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => i6_0_i_i_reg_3899_reg(0),
      O => \re_sort_location_las_reg_3734[7]_i_51_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(3),
      I1 => i6_0_i_i_reg_3899_reg(2),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => i6_0_i_i_reg_3899_reg(0),
      O => \re_sort_location_las_reg_3734[7]_i_52_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(3),
      I1 => i6_0_i_i_reg_3899_reg(2),
      I2 => i6_0_i_i_reg_3899_reg(0),
      I3 => i6_0_i_i_reg_3899_reg(1),
      O => \re_sort_location_las_reg_3734[7]_i_53_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0F000A0C00000"
    )
        port map (
      I0 => digit_location_6_V_1_reg_3833(7),
      I1 => digit_location_5_V_1_reg_3844(7),
      I2 => \re_sort_location_las_reg_3734[7]_i_50_n_7\,
      I3 => i6_0_i_i_reg_3899_reg(0),
      I4 => i6_0_i_i_reg_3899_reg(1),
      I5 => digit_location_4_V_1_reg_3855(7),
      O => \re_sort_location_las_reg_3734[7]_i_54_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F70070"
    )
        port map (
      I0 => i6_0_i_i_reg_3899_reg(1),
      I1 => i6_0_i_i_reg_3899_reg(0),
      I2 => i6_0_i_i_reg_3899_reg(3),
      I3 => i6_0_i_i_reg_3899_reg(2),
      I4 => digit_location_1_V_1_reg_3888(7),
      O => \re_sort_location_las_reg_3734[7]_i_55_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_51_n_7\,
      I1 => digit_location_10_V_1_reg_3789(7),
      I2 => digit_location_11_V_1_reg_3778(7),
      I3 => \re_sort_location_las_reg_3734[7]_i_52_n_7\,
      I4 => digit_location_12_V_1_reg_3767(7),
      I5 => \re_sort_location_las_reg_3734[7]_i_53_n_7\,
      O => \re_sort_location_las_reg_3734[7]_i_56_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_2_V_5_reg_3569(7),
      I1 => digit_histogram_1_V_5_reg_3624(7),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_0_V_6_reg_3679(7),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_14_5_reg_2909(7),
      O => \re_sort_location_las_reg_3734[7]_i_57_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_6_V_5_reg_3349(7),
      I1 => digit_histogram_5_V_5_reg_3404(7),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_4_V_5_reg_3459(7),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_3_V_5_reg_3514(7),
      O => \re_sort_location_las_reg_3734[7]_i_58_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_10_5_reg_3129(7),
      I1 => digit_histogram_9_V_5_reg_3184(7),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_8_V_5_reg_3239(7),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_7_V_5_reg_3294(7),
      O => \re_sort_location_las_reg_3734[7]_i_59_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020000"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_18_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_19_n_7\,
      I2 => \re_sort_location_las_reg_3734[7]_i_13_n_7\,
      I3 => \re_sort_location_las_reg_3734[7]_i_20_n_7\,
      I4 => ap_NS_fsm147_out,
      O => \re_sort_location_las_reg_3734[7]_i_6_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_14_5_reg_2909(7),
      I1 => digit_histogram_13_5_reg_2964(7),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_12_5_reg_3019(7),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_11_5_reg_3074(7),
      O => \re_sort_location_las_reg_3734[7]_i_60_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_2_V_5_reg_3569(6),
      I1 => digit_histogram_1_V_5_reg_3624(6),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_0_V_6_reg_3679(6),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_14_5_reg_2909(6),
      O => \re_sort_location_las_reg_3734[7]_i_61_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_6_V_5_reg_3349(6),
      I1 => digit_histogram_5_V_5_reg_3404(6),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_4_V_5_reg_3459(6),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_3_V_5_reg_3514(6),
      O => \re_sort_location_las_reg_3734[7]_i_62_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_10_5_reg_3129(6),
      I1 => digit_histogram_9_V_5_reg_3184(6),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_8_V_5_reg_3239(6),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_7_V_5_reg_3294(6),
      O => \re_sort_location_las_reg_3734[7]_i_63_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_14_5_reg_2909(6),
      I1 => digit_histogram_13_5_reg_2964(6),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_12_5_reg_3019(6),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_11_5_reg_3074(6),
      O => \re_sort_location_las_reg_3734[7]_i_64_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_2_V_5_reg_3569(5),
      I1 => digit_histogram_1_V_5_reg_3624(5),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_0_V_6_reg_3679(5),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_14_5_reg_2909(5),
      O => \re_sort_location_las_reg_3734[7]_i_65_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_6_V_5_reg_3349(5),
      I1 => digit_histogram_5_V_5_reg_3404(5),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_4_V_5_reg_3459(5),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_3_V_5_reg_3514(5),
      O => \re_sort_location_las_reg_3734[7]_i_66_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_10_5_reg_3129(5),
      I1 => digit_histogram_9_V_5_reg_3184(5),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_8_V_5_reg_3239(5),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_7_V_5_reg_3294(5),
      O => \re_sort_location_las_reg_3734[7]_i_67_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_14_5_reg_2909(5),
      I1 => digit_histogram_13_5_reg_2964(5),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_12_5_reg_3019(5),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_11_5_reg_3074(5),
      O => \re_sort_location_las_reg_3734[7]_i_68_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_2_V_5_reg_3569(4),
      I1 => digit_histogram_1_V_5_reg_3624(4),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_0_V_6_reg_3679(4),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_14_5_reg_2909(4),
      O => \re_sort_location_las_reg_3734[7]_i_69_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_21_n_7\,
      I1 => digit_location_15_V_reg_312(7),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(7),
      O => \re_sort_location_las_reg_3734[7]_i_7_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_6_V_5_reg_3349(4),
      I1 => digit_histogram_5_V_5_reg_3404(4),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_4_V_5_reg_3459(4),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_3_V_5_reg_3514(4),
      O => \re_sort_location_las_reg_3734[7]_i_70_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_10_5_reg_3129(4),
      I1 => digit_histogram_9_V_5_reg_3184(4),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_8_V_5_reg_3239(4),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_7_V_5_reg_3294(4),
      O => \re_sort_location_las_reg_3734[7]_i_71_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => digit_histogram_14_5_reg_2909(4),
      I1 => digit_histogram_13_5_reg_2964(4),
      I2 => i6_0_i_i_reg_3899_reg(1),
      I3 => digit_histogram_12_5_reg_3019(4),
      I4 => i6_0_i_i_reg_3899_reg(0),
      I5 => digit_histogram_11_5_reg_3074(4),
      O => \re_sort_location_las_reg_3734[7]_i_72_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      I1 => digit_location_15_V_reg_312(6),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(6),
      O => \re_sort_location_las_reg_3734[7]_i_8_n_7\
    );
\re_sort_location_las_reg_3734[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      I1 => digit_location_15_V_reg_312(5),
      I2 => ap_NS_fsm147_out,
      I3 => phi_ln215_1_i_fu_6777_p18(5),
      O => \re_sort_location_las_reg_3734[7]_i_9_n_7\
    );
\re_sort_location_las_reg_3734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3734[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3734_reg[3]_i_1_n_14\,
      Q => re_sort_location_las_reg_3734(0),
      R => '0'
    );
\re_sort_location_las_reg_3734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3734[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3734_reg[3]_i_1_n_13\,
      Q => re_sort_location_las_reg_3734(1),
      R => '0'
    );
\re_sort_location_las_reg_3734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3734[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3734_reg[3]_i_1_n_12\,
      Q => re_sort_location_las_reg_3734(2),
      R => '0'
    );
\re_sort_location_las_reg_3734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3734[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3734_reg[3]_i_1_n_11\,
      Q => re_sort_location_las_reg_3734(3),
      R => '0'
    );
\re_sort_location_las_reg_3734_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \re_sort_location_las_reg_3734_reg[3]_i_1_n_7\,
      CO(2) => \re_sort_location_las_reg_3734_reg[3]_i_1_n_8\,
      CO(1) => \re_sort_location_las_reg_3734_reg[3]_i_1_n_9\,
      CO(0) => \re_sort_location_las_reg_3734_reg[3]_i_1_n_10\,
      CYINIT => '0',
      DI(3) => \re_sort_location_las_reg_3734[3]_i_2_n_7\,
      DI(2) => \re_sort_location_las_reg_3734[3]_i_3_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[3]_i_4_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[3]_i_5_n_7\,
      O(3) => \re_sort_location_las_reg_3734_reg[3]_i_1_n_11\,
      O(2) => \re_sort_location_las_reg_3734_reg[3]_i_1_n_12\,
      O(1) => \re_sort_location_las_reg_3734_reg[3]_i_1_n_13\,
      O(0) => \re_sort_location_las_reg_3734_reg[3]_i_1_n_14\,
      S(3) => \re_sort_location_las_reg_3734[3]_i_6_n_7\,
      S(2) => \re_sort_location_las_reg_3734[3]_i_7_n_7\,
      S(1) => \re_sort_location_las_reg_3734[3]_i_8_n_7\,
      S(0) => \re_sort_location_las_reg_3734[3]_i_9_n_7\
    );
\re_sort_location_las_reg_3734_reg[3]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \re_sort_location_las_reg_3734_reg[3]_i_38_n_7\,
      I1 => \re_sort_location_las_reg_3734_reg[3]_i_39_n_7\,
      O => phi_ln215_1_i_fu_6777_p18(3),
      S => i6_0_i_i_reg_3899_reg(3)
    );
\re_sort_location_las_reg_3734_reg[3]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \re_sort_location_las_reg_3734_reg[3]_i_40_n_7\,
      I1 => \re_sort_location_las_reg_3734_reg[3]_i_41_n_7\,
      O => phi_ln215_1_i_fu_6777_p18(2),
      S => i6_0_i_i_reg_3899_reg(3)
    );
\re_sort_location_las_reg_3734_reg[3]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \re_sort_location_las_reg_3734_reg[3]_i_42_n_7\,
      I1 => \re_sort_location_las_reg_3734_reg[3]_i_43_n_7\,
      O => phi_ln215_1_i_fu_6777_p18(1),
      S => i6_0_i_i_reg_3899_reg(3)
    );
\re_sort_location_las_reg_3734_reg[3]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \re_sort_location_las_reg_3734_reg[3]_i_44_n_7\,
      I1 => \re_sort_location_las_reg_3734_reg[3]_i_45_n_7\,
      O => phi_ln215_1_i_fu_6777_p18(0),
      S => i6_0_i_i_reg_3899_reg(3)
    );
\re_sort_location_las_reg_3734_reg[3]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_46_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_47_n_7\,
      O => \re_sort_location_las_reg_3734_reg[3]_i_38_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[3]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_48_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_49_n_7\,
      O => \re_sort_location_las_reg_3734_reg[3]_i_39_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[3]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_50_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_51_n_7\,
      O => \re_sort_location_las_reg_3734_reg[3]_i_40_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[3]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_52_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_53_n_7\,
      O => \re_sort_location_las_reg_3734_reg[3]_i_41_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[3]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_54_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_55_n_7\,
      O => \re_sort_location_las_reg_3734_reg[3]_i_42_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[3]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_56_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_57_n_7\,
      O => \re_sort_location_las_reg_3734_reg[3]_i_43_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[3]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_58_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_59_n_7\,
      O => \re_sort_location_las_reg_3734_reg[3]_i_44_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[3]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[3]_i_60_n_7\,
      I1 => \re_sort_location_las_reg_3734[3]_i_61_n_7\,
      O => \re_sort_location_las_reg_3734_reg[3]_i_45_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3734[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3734_reg[7]_i_2_n_14\,
      Q => re_sort_location_las_reg_3734(4),
      R => '0'
    );
\re_sort_location_las_reg_3734_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3734[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3734_reg[7]_i_2_n_13\,
      Q => re_sort_location_las_reg_3734(5),
      R => '0'
    );
\re_sort_location_las_reg_3734_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3734[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3734_reg[7]_i_2_n_12\,
      Q => re_sort_location_las_reg_3734(6),
      R => '0'
    );
\re_sort_location_las_reg_3734_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \re_sort_location_las_reg_3734[7]_i_1_n_7\,
      D => \re_sort_location_las_reg_3734_reg[7]_i_2_n_11\,
      Q => re_sort_location_las_reg_3734(7),
      R => '0'
    );
\re_sort_location_las_reg_3734_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \re_sort_location_las_reg_3734_reg[3]_i_1_n_7\,
      CO(3) => \NLW_re_sort_location_las_reg_3734_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \re_sort_location_las_reg_3734_reg[7]_i_2_n_8\,
      CO(1) => \re_sort_location_las_reg_3734_reg[7]_i_2_n_9\,
      CO(0) => \re_sort_location_las_reg_3734_reg[7]_i_2_n_10\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \re_sort_location_las_reg_3734[7]_i_4_n_7\,
      DI(1) => \re_sort_location_las_reg_3734[7]_i_5_n_7\,
      DI(0) => \re_sort_location_las_reg_3734[7]_i_6_n_7\,
      O(3) => \re_sort_location_las_reg_3734_reg[7]_i_2_n_11\,
      O(2) => \re_sort_location_las_reg_3734_reg[7]_i_2_n_12\,
      O(1) => \re_sort_location_las_reg_3734_reg[7]_i_2_n_13\,
      O(0) => \re_sort_location_las_reg_3734_reg[7]_i_2_n_14\,
      S(3) => \re_sort_location_las_reg_3734[7]_i_7_n_7\,
      S(2) => \re_sort_location_las_reg_3734[7]_i_8_n_7\,
      S(1) => \re_sort_location_las_reg_3734[7]_i_9_n_7\,
      S(0) => \re_sort_location_las_reg_3734[7]_i_10_n_7\
    );
\re_sort_location_las_reg_3734_reg[7]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \re_sort_location_las_reg_3734_reg[7]_i_42_n_7\,
      I1 => \re_sort_location_las_reg_3734_reg[7]_i_43_n_7\,
      O => phi_ln215_1_i_fu_6777_p18(7),
      S => i6_0_i_i_reg_3899_reg(3)
    );
\re_sort_location_las_reg_3734_reg[7]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \re_sort_location_las_reg_3734_reg[7]_i_44_n_7\,
      I1 => \re_sort_location_las_reg_3734_reg[7]_i_45_n_7\,
      O => phi_ln215_1_i_fu_6777_p18(6),
      S => i6_0_i_i_reg_3899_reg(3)
    );
\re_sort_location_las_reg_3734_reg[7]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \re_sort_location_las_reg_3734_reg[7]_i_46_n_7\,
      I1 => \re_sort_location_las_reg_3734_reg[7]_i_47_n_7\,
      O => phi_ln215_1_i_fu_6777_p18(5),
      S => i6_0_i_i_reg_3899_reg(3)
    );
\re_sort_location_las_reg_3734_reg[7]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \re_sort_location_las_reg_3734_reg[7]_i_48_n_7\,
      I1 => \re_sort_location_las_reg_3734_reg[7]_i_49_n_7\,
      O => phi_ln215_1_i_fu_6777_p18(4),
      S => i6_0_i_i_reg_3899_reg(3)
    );
\re_sort_location_las_reg_3734_reg[7]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_57_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_58_n_7\,
      O => \re_sort_location_las_reg_3734_reg[7]_i_42_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[7]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_59_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_60_n_7\,
      O => \re_sort_location_las_reg_3734_reg[7]_i_43_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[7]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_61_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_62_n_7\,
      O => \re_sort_location_las_reg_3734_reg[7]_i_44_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[7]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_63_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_64_n_7\,
      O => \re_sort_location_las_reg_3734_reg[7]_i_45_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[7]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_65_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_66_n_7\,
      O => \re_sort_location_las_reg_3734_reg[7]_i_46_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[7]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_67_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_68_n_7\,
      O => \re_sort_location_las_reg_3734_reg[7]_i_47_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[7]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_69_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_70_n_7\,
      O => \re_sort_location_las_reg_3734_reg[7]_i_48_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
\re_sort_location_las_reg_3734_reg[7]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \re_sort_location_las_reg_3734[7]_i_71_n_7\,
      I1 => \re_sort_location_las_reg_3734[7]_i_72_n_7\,
      O => \re_sort_location_las_reg_3734_reg[7]_i_49_n_7\,
      S => i6_0_i_i_reg_3899_reg(2)
    );
sorting_frequency_V_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorcud_20
     port map (
      ADDRARDADDR(7 downto 0) => sorting_frequency_V_address0(7 downto 0),
      Q(1) => ap_CS_fsm_pp2_stage0,
      Q(0) => ap_CS_fsm_pp0_stage0,
      WEA(0) => sorting_frequency_V_U_n_48,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      icmp_ln23_reg_6936 => icmp_ln23_reg_6936,
      icmp_ln67_reg_7031_pp4_iter1_reg => icmp_ln67_reg_7031_pp4_iter1_reg,
      \icmp_ln67_reg_7031_pp4_iter1_reg_reg[0]\ => sorting_frequency_V_U_n_49,
      ram_reg => \^sort_u0_out_value_v_ce0\,
      ram_reg_0(7 downto 0) => \^location_curr_v_reg_7056_reg[7]_0\(7 downto 0),
      ram_reg_1(7 downto 0) => \^j5_0_i_i_reg_1763_reg[8]_0\(7 downto 0),
      ram_reg_2(7 downto 0) => zext_ln25_reg_6945_reg(7 downto 0),
      sorting_frequency_V_ce0 => sorting_frequency_V_ce0,
      sorting_frequency_V_d0(31 downto 0) => sorting_frequency_V_d0(31 downto 0),
      sorting_frequency_V_q0(31 downto 0) => sorting_frequency_V_q0(31 downto 0)
    );
sorting_value_V_U: entity work.design_1_huffman_encoding_0_1_sort_previous_sorbkb_21
     port map (
      ADDRARDADDR(7 downto 0) => sorting_frequency_V_address0(7 downto 0),
      DIADI(8 downto 0) => sorting_value_V_d0(8 downto 0),
      WEA(0) => sorting_frequency_V_U_n_48,
      ap_clk => ap_clk,
      ram_reg(8 downto 0) => sorting_value_V_q0(8 downto 0),
      sorting_frequency_V_ce0 => sorting_frequency_V_ce0
    );
\tptr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I1 => \^q\(1),
      I2 => filtered_value_V_t_empty_n,
      I3 => \tptr_reg[0]\(0),
      O => \op2_assign_i_reg_684_reg[5]_1\
    );
\tptr[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      I1 => \^q\(1),
      I2 => filtered_frequency_V_t_empty_n,
      I3 => \tptr_reg[0]_0\(0),
      O => \op2_assign_i_reg_684_reg[5]_2\
    );
\zext_ln25_reg_6945[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => CO(0),
      O => zext_ln25_reg_6945_reg0
    );
\zext_ln25_reg_6945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6945_reg0,
      D => \^sort_u0_in_value_v_address0\(0),
      Q => zext_ln25_reg_6945_reg(0),
      R => '0'
    );
\zext_ln25_reg_6945_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6945_reg0,
      D => \^sort_u0_in_value_v_address0\(1),
      Q => zext_ln25_reg_6945_reg(1),
      R => '0'
    );
\zext_ln25_reg_6945_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6945_reg0,
      D => \^sort_u0_in_value_v_address0\(2),
      Q => zext_ln25_reg_6945_reg(2),
      R => '0'
    );
\zext_ln25_reg_6945_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6945_reg0,
      D => \^sort_u0_in_value_v_address0\(3),
      Q => zext_ln25_reg_6945_reg(3),
      R => '0'
    );
\zext_ln25_reg_6945_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6945_reg0,
      D => \^sort_u0_in_value_v_address0\(4),
      Q => zext_ln25_reg_6945_reg(4),
      R => '0'
    );
\zext_ln25_reg_6945_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6945_reg0,
      D => \^sort_u0_in_value_v_address0\(5),
      Q => zext_ln25_reg_6945_reg(5),
      R => '0'
    );
\zext_ln25_reg_6945_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6945_reg0,
      D => \^sort_u0_in_value_v_address0\(6),
      Q => zext_ln25_reg_6945_reg(6),
      R => '0'
    );
\zext_ln25_reg_6945_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln25_reg_6945_reg0,
      D => \^sort_u0_in_value_v_address0\(7),
      Q => zext_ln25_reg_6945_reg(7),
      R => '0'
    );
\zext_ln29_reg_6965[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^op2_assign_i_reg_684_reg[5]_0\(0),
      O => \zext_ln29_reg_6965[5]_i_1_n_7\
    );
\zext_ln29_reg_6965_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln29_reg_6965[5]_i_1_n_7\,
      D => op2_assign_i_reg_684_reg(2),
      Q => zext_ln29_reg_6965(2),
      R => '0'
    );
\zext_ln29_reg_6965_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln29_reg_6965[5]_i_1_n_7\,
      D => op2_assign_i_reg_684_reg(3),
      Q => zext_ln29_reg_6965(3),
      R => '0'
    );
\zext_ln29_reg_6965_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln29_reg_6965[5]_i_1_n_7\,
      D => op2_assign_i_reg_684_reg(4),
      Q => zext_ln29_reg_6965(4),
      R => '0'
    );
\zext_ln29_reg_6965_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \zext_ln29_reg_6965[5]_i_1_n_7\,
      D => \^op2_assign_i_reg_684_reg[5]_0\(0),
      Q => zext_ln29_reg_6965(5),
      R => '0'
    );
\zext_ln43_reg_6990[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \icmp_ln40_reg_6981_reg[0]_0\(0),
      O => zext_ln43_reg_6990_reg0
    );
\zext_ln43_reg_6990_pp2_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6990_reg(0),
      Q => zext_ln43_reg_6990_pp2_iter1_reg_reg(0),
      R => '0'
    );
\zext_ln43_reg_6990_pp2_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6990_reg(1),
      Q => zext_ln43_reg_6990_pp2_iter1_reg_reg(1),
      R => '0'
    );
\zext_ln43_reg_6990_pp2_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6990_reg(2),
      Q => zext_ln43_reg_6990_pp2_iter1_reg_reg(2),
      R => '0'
    );
\zext_ln43_reg_6990_pp2_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6990_reg(3),
      Q => zext_ln43_reg_6990_pp2_iter1_reg_reg(3),
      R => '0'
    );
\zext_ln43_reg_6990_pp2_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6990_reg(4),
      Q => zext_ln43_reg_6990_pp2_iter1_reg_reg(4),
      R => '0'
    );
\zext_ln43_reg_6990_pp2_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6990_reg(5),
      Q => zext_ln43_reg_6990_pp2_iter1_reg_reg(5),
      R => '0'
    );
\zext_ln43_reg_6990_pp2_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6990_reg(6),
      Q => zext_ln43_reg_6990_pp2_iter1_reg_reg(6),
      R => '0'
    );
\zext_ln43_reg_6990_pp2_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp2_stage0,
      D => zext_ln43_reg_6990_reg(7),
      Q => zext_ln43_reg_6990_pp2_iter1_reg_reg(7),
      R => '0'
    );
\zext_ln43_reg_6990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6990_reg0,
      D => \^j5_0_i_i_reg_1763_reg[8]_0\(0),
      Q => zext_ln43_reg_6990_reg(0),
      R => '0'
    );
\zext_ln43_reg_6990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6990_reg0,
      D => \^j5_0_i_i_reg_1763_reg[8]_0\(1),
      Q => zext_ln43_reg_6990_reg(1),
      R => '0'
    );
\zext_ln43_reg_6990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6990_reg0,
      D => \^j5_0_i_i_reg_1763_reg[8]_0\(2),
      Q => zext_ln43_reg_6990_reg(2),
      R => '0'
    );
\zext_ln43_reg_6990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6990_reg0,
      D => \^j5_0_i_i_reg_1763_reg[8]_0\(3),
      Q => zext_ln43_reg_6990_reg(3),
      R => '0'
    );
\zext_ln43_reg_6990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6990_reg0,
      D => \^j5_0_i_i_reg_1763_reg[8]_0\(4),
      Q => zext_ln43_reg_6990_reg(4),
      R => '0'
    );
\zext_ln43_reg_6990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6990_reg0,
      D => \^j5_0_i_i_reg_1763_reg[8]_0\(5),
      Q => zext_ln43_reg_6990_reg(5),
      R => '0'
    );
\zext_ln43_reg_6990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6990_reg0,
      D => \^j5_0_i_i_reg_1763_reg[8]_0\(6),
      Q => zext_ln43_reg_6990_reg(6),
      R => '0'
    );
\zext_ln43_reg_6990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln43_reg_6990_reg0,
      D => \^j5_0_i_i_reg_1763_reg[8]_0\(7),
      Q => zext_ln43_reg_6990_reg(7),
      R => '0'
    );
\zext_ln69_reg_7040[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp4_stage0,
      I1 => \zext_ln69_reg_7040_reg[0]_0\(0),
      O => zext_ln69_reg_7040_reg0
    );
\zext_ln69_reg_7040[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j7_0_i_i_reg_4725_reg(2),
      I1 => \zext_ln69_reg_7040_reg[7]_i_2\(2),
      I2 => j7_0_i_i_reg_4725_reg(0),
      I3 => \zext_ln69_reg_7040_reg[7]_i_2\(0),
      I4 => \zext_ln69_reg_7040_reg[7]_i_2\(1),
      I5 => j7_0_i_i_reg_4725_reg(1),
      O => S(0)
    );
\zext_ln69_reg_7040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7040_reg0,
      D => j7_0_i_i_reg_4725_reg(0),
      Q => zext_ln69_reg_7040_reg(0),
      R => '0'
    );
\zext_ln69_reg_7040_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7040_reg0,
      D => j7_0_i_i_reg_4725_reg(1),
      Q => zext_ln69_reg_7040_reg(1),
      R => '0'
    );
\zext_ln69_reg_7040_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7040_reg0,
      D => j7_0_i_i_reg_4725_reg(2),
      Q => zext_ln69_reg_7040_reg(2),
      R => '0'
    );
\zext_ln69_reg_7040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7040_reg0,
      D => \^j7_0_i_i_reg_4725_reg[8]_0\(0),
      Q => zext_ln69_reg_7040_reg(3),
      R => '0'
    );
\zext_ln69_reg_7040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7040_reg0,
      D => \^j7_0_i_i_reg_4725_reg[8]_0\(1),
      Q => zext_ln69_reg_7040_reg(4),
      R => '0'
    );
\zext_ln69_reg_7040_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7040_reg0,
      D => \^j7_0_i_i_reg_4725_reg[8]_0\(2),
      Q => zext_ln69_reg_7040_reg(5),
      R => '0'
    );
\zext_ln69_reg_7040_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7040_reg0,
      D => \^j7_0_i_i_reg_4725_reg[8]_0\(3),
      Q => zext_ln69_reg_7040_reg(6),
      R => '0'
    );
\zext_ln69_reg_7040_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln69_reg_7040_reg0,
      D => \^j7_0_i_i_reg_4725_reg[8]_0\(4),
      Q => zext_ln69_reg_7040_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1_huffman_encoding is
  port (
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    symbol_histogram_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    symbol_histogram_TKEEP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    symbol_histogram_TSTRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    symbol_histogram_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    encoding_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    encoding_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    encoding_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TVALID : in STD_LOGIC;
    symbol_histogram_TREADY : out STD_LOGIC;
    encoding_TVALID : out STD_LOGIC;
    encoding_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 32;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_huffman_encoding_0_1_huffman_encoding : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_huffman_encoding_0_1_huffman_encoding : entity is "huffman_encoding";
  attribute hls_module : string;
  attribute hls_module of design_1_huffman_encoding_0_1_huffman_encoding : entity is "yes";
end design_1_huffman_encoding_0_1_huffman_encoding;

architecture STRUCTURE of design_1_huffman_encoding_0_1_huffman_encoding is
  signal \<const0>\ : STD_LOGIC;
  signal Block_huffman_encodi_U0_ap_continue : STD_LOGIC;
  signal Block_huffman_encodi_U0_ap_ready : STD_LOGIC;
  signal Block_huffman_encodi_U0_ap_return : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Block_huffman_encodi_U0_ap_start : STD_LOGIC;
  signal Block_proc_U0_ap_start : STD_LOGIC;
  signal Block_proc_U0_num_nonzero_symbols : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Block_proc_U0_num_nonzero_symbols_ap_vld : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_ap_continue : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_extLd_out_out1_din : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Loop_copy_sorted_pro_U0_extLd_out_out1_write : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_12 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_35 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_36 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_37 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_38 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_39 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_40 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_41 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_n_read : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_sorted_0_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_copy_sorted_pro_U0_sorted_0_ce0 : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_sorted_copy1_0_write : STD_LOGIC;
  signal Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_read_stream_pro_U0_ap_done : STD_LOGIC;
  signal Loop_read_stream_pro_U0_ap_ready : STD_LOGIC;
  signal Loop_read_stream_pro_U0_ap_start : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_20 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_22 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_23 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_25 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_27 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_28 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_29 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_30 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_31 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_32 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_33 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_34 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_35 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_36 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_n_37 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_stream_buffer_0_din : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal Loop_read_stream_pro_U0_stream_buffer_0_write : STD_LOGIC;
  signal Loop_read_stream_pro_U0_stream_buffer_3_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal Loop_read_stream_pro_U0_stream_buffer_3_d0 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_stream_buffer_5_d0 : STD_LOGIC;
  signal Loop_read_stream_pro_U0_stream_buffer_6_d0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state3_9 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state4_24 : STD_LOGIC;
  signal ap_CS_fsm_state4_28 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state6_19 : STD_LOGIC;
  signal ap_CS_fsm_state6_48 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 to 5 );
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_done_reg_1 : STD_LOGIC;
  signal ap_done_reg_11 : STD_LOGIC;
  signal ap_done_reg_17 : STD_LOGIC;
  signal ap_done_reg_6 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_done : STD_LOGIC;
  signal ap_sync_reg_channel_write_filtered_frequency_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_filtered_value_V_reg_n_7 : STD_LOGIC;
  signal ap_sync_reg_channel_write_left_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_parent_V : STD_LOGIC;
  signal ap_sync_reg_channel_write_right_V_reg_n_7 : STD_LOGIC;
  signal ap_sync_reg_channel_write_sorted_0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_sorted_1_reg_n_7 : STD_LOGIC;
  signal ap_sync_reg_channel_write_stream_buffer_3 : STD_LOGIC;
  signal ap_sync_reg_channel_write_stream_buffer_5 : STD_LOGIC;
  signal ap_sync_reg_channel_write_stream_buffer_6 : STD_LOGIC;
  signal ap_sync_reg_channel_write_stream_buffer_6_reg_n_7 : STD_LOGIC;
  signal ap_sync_reg_channel_write_truncated_length_his : STD_LOGIC;
  signal ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7 : STD_LOGIC;
  signal \buf_a0[0]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[0]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[0]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[0]_7\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \buf_a0[1]_10\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \buf_a0[1]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[1]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_a0[1]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buf_q0[0]_35\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \buf_q0[1]_34\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \buf_we0[0]_23\ : STD_LOGIC;
  signal \buf_we0[0]_25\ : STD_LOGIC;
  signal \buf_we0[1]_22\ : STD_LOGIC;
  signal canonize_tree_U0_ap_continue : STD_LOGIC;
  signal canonize_tree_U0_ap_ready : STD_LOGIC;
  signal canonize_tree_U0_codeword_length_histogram_V_address0 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal canonize_tree_U0_codeword_length_histogram_V_ce0 : STD_LOGIC;
  signal canonize_tree_U0_n_12 : STD_LOGIC;
  signal canonize_tree_U0_n_18 : STD_LOGIC;
  signal canonize_tree_U0_n_19 : STD_LOGIC;
  signal canonize_tree_U0_n_20 : STD_LOGIC;
  signal canonize_tree_U0_n_53 : STD_LOGIC;
  signal canonize_tree_U0_n_54 : STD_LOGIC;
  signal canonize_tree_U0_n_55 : STD_LOGIC;
  signal canonize_tree_U0_n_56 : STD_LOGIC;
  signal canonize_tree_U0_n_57 : STD_LOGIC;
  signal canonize_tree_U0_n_58 : STD_LOGIC;
  signal canonize_tree_U0_n_59 : STD_LOGIC;
  signal canonize_tree_U0_sorted_value_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal canonize_tree_U0_sorted_value_V_ce0 : STD_LOGIC;
  signal canonize_tree_U0_symbol_bits_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal canonize_tree_U0_symbol_bits_V_ce0 : STD_LOGIC;
  signal canonize_tree_U0_symbol_bits_V_we0 : STD_LOGIC;
  signal canonize_tree_U0_val_assign6_loc_read : STD_LOGIC;
  signal child_depth_V_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal child_depth_V_address1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal compute_bit_length_U0_ap_continue : STD_LOGIC;
  signal compute_bit_length_U0_ap_ready : STD_LOGIC;
  signal compute_bit_length_U0_ap_start : STD_LOGIC;
  signal compute_bit_length_U0_extLd_loc_read : STD_LOGIC;
  signal compute_bit_length_U0_length_histogram_V_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal compute_bit_length_U0_length_histogram_V_ce0 : STD_LOGIC;
  signal compute_bit_length_U0_length_histogram_V_d0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal compute_bit_length_U0_length_histogram_V_we0 : STD_LOGIC;
  signal compute_bit_length_U0_n_12 : STD_LOGIC;
  signal compute_bit_length_U0_n_55 : STD_LOGIC;
  signal compute_bit_length_U0_n_56 : STD_LOGIC;
  signal compute_bit_length_U0_n_57 : STD_LOGIC;
  signal compute_bit_length_U0_n_58 : STD_LOGIC;
  signal compute_bit_length_U0_n_59 : STD_LOGIC;
  signal compute_bit_length_U0_n_60 : STD_LOGIC;
  signal compute_bit_length_U0_n_61 : STD_LOGIC;
  signal compute_bit_length_U0_n_62 : STD_LOGIC;
  signal compute_bit_length_U0_n_63 : STD_LOGIC;
  signal compute_bit_length_U0_n_64 : STD_LOGIC;
  signal compute_bit_length_U0_n_65 : STD_LOGIC;
  signal compute_bit_length_U0_n_66 : STD_LOGIC;
  signal compute_bit_length_U0_n_67 : STD_LOGIC;
  signal compute_bit_length_U0_n_68 : STD_LOGIC;
  signal compute_bit_length_U0_n_69 : STD_LOGIC;
  signal compute_bit_length_U0_n_70 : STD_LOGIC;
  signal compute_bit_length_U0_n_71 : STD_LOGIC;
  signal compute_bit_length_U0_n_72 : STD_LOGIC;
  signal compute_bit_length_U0_n_73 : STD_LOGIC;
  signal compute_bit_length_U0_n_74 : STD_LOGIC;
  signal compute_bit_length_U0_n_75 : STD_LOGIC;
  signal compute_bit_length_U0_n_76 : STD_LOGIC;
  signal compute_bit_length_U0_n_77 : STD_LOGIC;
  signal compute_bit_length_U0_n_78 : STD_LOGIC;
  signal compute_bit_length_U0_n_79 : STD_LOGIC;
  signal compute_bit_length_U0_n_80 : STD_LOGIC;
  signal compute_bit_length_U0_n_81 : STD_LOGIC;
  signal compute_bit_length_U0_n_82 : STD_LOGIC;
  signal compute_bit_length_U0_n_83 : STD_LOGIC;
  signal compute_bit_length_U0_n_84 : STD_LOGIC;
  signal compute_bit_length_U0_n_85 : STD_LOGIC;
  signal compute_bit_length_U0_n_86 : STD_LOGIC;
  signal compute_bit_length_U0_n_87 : STD_LOGIC;
  signal compute_bit_length_U0_n_88 : STD_LOGIC;
  signal compute_bit_length_U0_n_89 : STD_LOGIC;
  signal compute_bit_length_U0_n_90 : STD_LOGIC;
  signal compute_bit_length_U0_n_91 : STD_LOGIC;
  signal compute_bit_length_U0_n_92 : STD_LOGIC;
  signal compute_bit_length_U0_n_93 : STD_LOGIC;
  signal compute_bit_length_U0_n_94 : STD_LOGIC;
  signal compute_bit_length_U0_n_95 : STD_LOGIC;
  signal compute_bit_length_U0_n_96 : STD_LOGIC;
  signal compute_bit_length_U0_n_97 : STD_LOGIC;
  signal compute_bit_length_U0_n_98 : STD_LOGIC;
  signal compute_bit_length_U0_right_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal compute_bit_length_U0_right_V_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal compute_bit_length_U0_right_V_ce1 : STD_LOGIC;
  signal count0 : STD_LOGIC;
  signal create_codeword_U0_ap_ready : STD_LOGIC;
  signal create_codeword_U0_ap_start : STD_LOGIC;
  signal create_codeword_U0_codeword_length_histogram_V_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal create_codeword_U0_codeword_length_histogram_V_ce0 : STD_LOGIC;
  signal create_codeword_U0_n_53 : STD_LOGIC;
  signal create_codeword_U0_n_55 : STD_LOGIC;
  signal create_codeword_U0_n_56 : STD_LOGIC;
  signal create_codeword_U0_n_57 : STD_LOGIC;
  signal create_codeword_U0_n_58 : STD_LOGIC;
  signal create_codeword_U0_n_59 : STD_LOGIC;
  signal create_codeword_U0_n_61 : STD_LOGIC;
  signal create_codeword_U0_n_62 : STD_LOGIC;
  signal create_codeword_U0_n_63 : STD_LOGIC;
  signal create_codeword_U0_n_64 : STD_LOGIC;
  signal create_codeword_U0_n_65 : STD_LOGIC;
  signal create_codeword_U0_n_9 : STD_LOGIC;
  signal create_codeword_U0_stream_buffer_user_V_address0 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal create_codeword_U0_stream_buffer_user_V_ce0 : STD_LOGIC;
  signal create_codeword_U0_symbol_bits_V_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal create_tree_U0_ap_done : STD_LOGIC;
  signal create_tree_U0_ap_ready : STD_LOGIC;
  signal create_tree_U0_ap_start : STD_LOGIC;
  signal create_tree_U0_extLd_loc_read : STD_LOGIC;
  signal create_tree_U0_in_frequency_V_read : STD_LOGIC;
  signal create_tree_U0_left_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal create_tree_U0_n_100 : STD_LOGIC;
  signal create_tree_U0_n_101 : STD_LOGIC;
  signal create_tree_U0_n_102 : STD_LOGIC;
  signal create_tree_U0_n_103 : STD_LOGIC;
  signal create_tree_U0_n_104 : STD_LOGIC;
  signal create_tree_U0_n_105 : STD_LOGIC;
  signal create_tree_U0_n_106 : STD_LOGIC;
  signal create_tree_U0_n_107 : STD_LOGIC;
  signal create_tree_U0_n_108 : STD_LOGIC;
  signal create_tree_U0_n_109 : STD_LOGIC;
  signal create_tree_U0_n_27 : STD_LOGIC;
  signal create_tree_U0_n_28 : STD_LOGIC;
  signal create_tree_U0_n_44 : STD_LOGIC;
  signal create_tree_U0_n_46 : STD_LOGIC;
  signal create_tree_U0_n_48 : STD_LOGIC;
  signal create_tree_U0_n_49 : STD_LOGIC;
  signal create_tree_U0_n_51 : STD_LOGIC;
  signal create_tree_U0_n_52 : STD_LOGIC;
  signal create_tree_U0_n_53 : STD_LOGIC;
  signal create_tree_U0_n_54 : STD_LOGIC;
  signal create_tree_U0_n_55 : STD_LOGIC;
  signal create_tree_U0_n_56 : STD_LOGIC;
  signal create_tree_U0_n_57 : STD_LOGIC;
  signal create_tree_U0_n_58 : STD_LOGIC;
  signal create_tree_U0_n_59 : STD_LOGIC;
  signal create_tree_U0_n_60 : STD_LOGIC;
  signal create_tree_U0_n_61 : STD_LOGIC;
  signal create_tree_U0_n_62 : STD_LOGIC;
  signal create_tree_U0_n_63 : STD_LOGIC;
  signal create_tree_U0_n_64 : STD_LOGIC;
  signal create_tree_U0_n_65 : STD_LOGIC;
  signal create_tree_U0_n_66 : STD_LOGIC;
  signal create_tree_U0_n_67 : STD_LOGIC;
  signal create_tree_U0_n_68 : STD_LOGIC;
  signal create_tree_U0_n_69 : STD_LOGIC;
  signal create_tree_U0_n_70 : STD_LOGIC;
  signal create_tree_U0_n_71 : STD_LOGIC;
  signal create_tree_U0_n_72 : STD_LOGIC;
  signal create_tree_U0_n_73 : STD_LOGIC;
  signal create_tree_U0_n_74 : STD_LOGIC;
  signal create_tree_U0_n_75 : STD_LOGIC;
  signal create_tree_U0_n_76 : STD_LOGIC;
  signal create_tree_U0_n_77 : STD_LOGIC;
  signal create_tree_U0_n_78 : STD_LOGIC;
  signal create_tree_U0_n_79 : STD_LOGIC;
  signal create_tree_U0_n_80 : STD_LOGIC;
  signal create_tree_U0_n_81 : STD_LOGIC;
  signal create_tree_U0_n_82 : STD_LOGIC;
  signal create_tree_U0_n_83 : STD_LOGIC;
  signal create_tree_U0_n_84 : STD_LOGIC;
  signal create_tree_U0_n_85 : STD_LOGIC;
  signal create_tree_U0_n_86 : STD_LOGIC;
  signal create_tree_U0_n_87 : STD_LOGIC;
  signal create_tree_U0_n_88 : STD_LOGIC;
  signal create_tree_U0_n_89 : STD_LOGIC;
  signal create_tree_U0_n_9 : STD_LOGIC;
  signal create_tree_U0_n_90 : STD_LOGIC;
  signal create_tree_U0_n_91 : STD_LOGIC;
  signal create_tree_U0_n_92 : STD_LOGIC;
  signal create_tree_U0_n_93 : STD_LOGIC;
  signal create_tree_U0_n_94 : STD_LOGIC;
  signal create_tree_U0_n_95 : STD_LOGIC;
  signal create_tree_U0_n_96 : STD_LOGIC;
  signal create_tree_U0_n_97 : STD_LOGIC;
  signal create_tree_U0_n_98 : STD_LOGIC;
  signal create_tree_U0_n_99 : STD_LOGIC;
  signal create_tree_U0_parent_V_ce0 : STD_LOGIC;
  signal create_tree_U0_right_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^encoding_tdata\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^encoding_tkeep\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal extLd8_loc_channel_dout : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal extLd8_loc_channel_empty_n : STD_LOGIC;
  signal extLd_loc_c19_U_n_9 : STD_LOGIC;
  signal extLd_loc_c19_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal extLd_loc_c19_empty_n : STD_LOGIC;
  signal extLd_loc_c19_full_n : STD_LOGIC;
  signal extLd_loc_c20_U_n_9 : STD_LOGIC;
  signal extLd_loc_c20_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal extLd_loc_c20_empty_n : STD_LOGIC;
  signal extLd_loc_c20_full_n : STD_LOGIC;
  signal extLd_loc_c_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal extLd_loc_c_empty_n : STD_LOGIC;
  signal extLd_loc_c_full_n : STD_LOGIC;
  signal filter_U0_ap_done : STD_LOGIC;
  signal filter_U0_ap_ready : STD_LOGIC;
  signal filter_U0_ap_start : STD_LOGIC;
  signal filter_U0_in_data_V_read : STD_LOGIC;
  signal filter_U0_n_12 : STD_LOGIC;
  signal filter_U0_n_24 : STD_LOGIC;
  signal filter_U0_n_25 : STD_LOGIC;
  signal filter_U0_n_26 : STD_LOGIC;
  signal filter_U0_n_27 : STD_LOGIC;
  signal filter_U0_n_28 : STD_LOGIC;
  signal filter_U0_n_29 : STD_LOGIC;
  signal filter_U0_n_30 : STD_LOGIC;
  signal filter_U0_n_8 : STD_LOGIC;
  signal filter_U0_n_out_din : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal filter_U0_out_value_V_we0 : STD_LOGIC;
  signal filtered_frequency_V_U_n_43 : STD_LOGIC;
  signal filtered_frequency_V_i_full_n : STD_LOGIC;
  signal filtered_frequency_V_t_empty_n : STD_LOGIC;
  signal filtered_frequency_V_t_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal filtered_value_V_i_full_n : STD_LOGIC;
  signal filtered_value_V_t_empty_n : STD_LOGIC;
  signal filtered_value_V_t_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal first_codeword_V_add_1_reg_5020 : STD_LOGIC;
  signal full_n : STD_LOGIC;
  signal full_n_14 : STD_LOGIC;
  signal full_n_18 : STD_LOGIC;
  signal full_n_2 : STD_LOGIC;
  signal full_n_3 : STD_LOGIC;
  signal full_n_4 : STD_LOGIC;
  signal full_n_8 : STD_LOGIC;
  signal grp_fu_199_p2 : STD_LOGIC;
  signal icmp_ln21_fu_190_p2 : STD_LOGIC;
  signal icmp_ln40_fu_148_p2 : STD_LOGIC;
  signal icmp_ln40_fu_6685_p2 : STD_LOGIC;
  signal icmp_ln67_fu_6842_p2 : STD_LOGIC;
  signal icmp_ln879_reg_273 : STD_LOGIC;
  signal icmp_ln883_fu_317_p2 : STD_LOGIC;
  signal iptr : STD_LOGIC;
  signal iptr_33 : STD_LOGIC;
  signal iptr_36 : STD_LOGIC;
  signal iptr_50 : STD_LOGIC;
  signal j5_0_i_i_reg_1763_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \j5_0_i_i_reg_1763_reg__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal j7_0_i_i_reg_4725_reg : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \j7_0_i_i_reg_4725_reg__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal j_0_i_i_reg_301_reg : STD_LOGIC_VECTOR ( 8 to 8 );
  signal left_V_i_full_n : STD_LOGIC;
  signal left_V_t_empty_n : STD_LOGIC;
  signal left_V_t_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal left_V_t_q1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal length_histogram_V_t_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal memcore_iaddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_31 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_32 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_37 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_38 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_39 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_41 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_43 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_45 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_iaddr_47 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr_30 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr_40 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr_42 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr_44 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr_46 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal memcore_taddr_49 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_c18_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal n_c18_empty_n : STD_LOGIC;
  signal n_c18_full_n : STD_LOGIC;
  signal n_c_U_n_19 : STD_LOGIC;
  signal n_c_U_n_20 : STD_LOGIC;
  signal n_c_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal n_c_empty_n : STD_LOGIC;
  signal n_c_full_n : STD_LOGIC;
  signal num_nonzero_symbols_preg_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal op2_assign_reg_360_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_066_0_i_i_reg_127 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal parent_V_i_full_n : STD_LOGIC;
  signal parent_V_t_empty_n : STD_LOGIC;
  signal parent_V_t_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal parent_V_t_q1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal prev_tptr : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_buf : STD_LOGIC;
  signal push_buf_26 : STD_LOGIC;
  signal push_buf_27 : STD_LOGIC;
  signal right_V_i_full_n : STD_LOGIC;
  signal right_V_t_empty_n : STD_LOGIC;
  signal right_V_t_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal right_V_t_q1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^s_axi_axilites_rdata\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sort_U0_ap_done : STD_LOGIC;
  signal sort_U0_ap_ready : STD_LOGIC;
  signal sort_U0_ap_start : STD_LOGIC;
  signal sort_U0_in_value_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sort_U0_in_value_V_ce0 : STD_LOGIC;
  signal sort_U0_n_60 : STD_LOGIC;
  signal sort_U0_n_79 : STD_LOGIC;
  signal sort_U0_n_90 : STD_LOGIC;
  signal sort_U0_n_91 : STD_LOGIC;
  signal sort_U0_n_92 : STD_LOGIC;
  signal sort_U0_n_93 : STD_LOGIC;
  signal sort_U0_n_94 : STD_LOGIC;
  signal sort_U0_n_95 : STD_LOGIC;
  signal sort_U0_n_96 : STD_LOGIC;
  signal sort_U0_n_97 : STD_LOGIC;
  signal sort_U0_out_frequency_V_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sort_U0_out_value_V_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sort_U0_out_value_V_ce0 : STD_LOGIC;
  signal sort_U0_out_value_V_d0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sort_U0_out_value_V_we0 : STD_LOGIC;
  signal sorted_0_U_n_19 : STD_LOGIC;
  signal sorted_0_i_full_n : STD_LOGIC;
  signal sorted_0_t_empty_n : STD_LOGIC;
  signal sorted_0_t_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sorted_1_U_n_42 : STD_LOGIC;
  signal sorted_1_U_n_43 : STD_LOGIC;
  signal sorted_1_i_full_n : STD_LOGIC;
  signal sorted_1_t_empty_n : STD_LOGIC;
  signal sorted_1_t_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sorted_copy1_0_chann_U_n_8 : STD_LOGIC;
  signal sorted_copy1_0_chann_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sorted_copy1_0_chann_empty_n : STD_LOGIC;
  signal sorted_copy1_0_chann_full_n : STD_LOGIC;
  signal sorted_copy1_1_chann_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sorted_copy1_1_chann_empty_n : STD_LOGIC;
  signal sorted_copy1_1_chann_full_n : STD_LOGIC;
  signal sorted_copy2_value_V_t_empty_n : STD_LOGIC;
  signal sorted_copy2_value_V_t_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal start_for_Block_hEe0_U_n_10 : STD_LOGIC;
  signal start_for_Block_hEe0_U_n_11 : STD_LOGIC;
  signal start_for_Block_hEe0_U_n_12 : STD_LOGIC;
  signal start_for_Block_hEe0_U_n_13 : STD_LOGIC;
  signal start_for_Block_hEe0_U_n_9 : STD_LOGIC;
  signal start_for_Block_huffman_encodi_U0_full_n : STD_LOGIC;
  signal start_for_Block_proc_U0_full_n : STD_LOGIC;
  signal start_for_create_tree_U0_full_n : STD_LOGIC;
  signal start_for_filter_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_29 : STD_LOGIC;
  signal start_once_reg_5 : STD_LOGIC;
  signal stream_buffer_0_chan_dout : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal stream_buffer_0_chan_empty_n : STD_LOGIC;
  signal stream_buffer_0_chan_full_n : STD_LOGIC;
  signal stream_buffer_3_i_full_n : STD_LOGIC;
  signal stream_buffer_3_t_empty_n : STD_LOGIC;
  signal stream_buffer_3_t_q0 : STD_LOGIC;
  signal stream_buffer_5_i_full_n : STD_LOGIC;
  signal stream_buffer_5_t_empty_n : STD_LOGIC;
  signal stream_buffer_5_t_q0 : STD_LOGIC;
  signal stream_buffer_6_U_n_11 : STD_LOGIC;
  signal stream_buffer_6_i_full_n : STD_LOGIC;
  signal stream_buffer_6_t_empty_n : STD_LOGIC;
  signal stream_buffer_6_t_q0 : STD_LOGIC;
  signal symbol_bits_V_t_empty_n : STD_LOGIC;
  signal symbol_bits_V_t_q0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_fu_6657_p3 : STD_LOGIC;
  signal tptr : STD_LOGIC;
  signal truncate_tree_U0_ap_done : STD_LOGIC;
  signal truncate_tree_U0_ap_ready : STD_LOGIC;
  signal truncate_tree_U0_ap_start : STD_LOGIC;
  signal truncate_tree_U0_input_length_histogram_V_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal truncate_tree_U0_input_length_histogram_V_ce0 : STD_LOGIC;
  signal truncate_tree_U0_n_21 : STD_LOGIC;
  signal truncate_tree_U0_n_31 : STD_LOGIC;
  signal truncate_tree_U0_n_32 : STD_LOGIC;
  signal truncate_tree_U0_n_33 : STD_LOGIC;
  signal truncate_tree_U0_n_34 : STD_LOGIC;
  signal truncate_tree_U0_n_35 : STD_LOGIC;
  signal truncate_tree_U0_n_36 : STD_LOGIC;
  signal truncate_tree_U0_n_37 : STD_LOGIC;
  signal truncate_tree_U0_n_38 : STD_LOGIC;
  signal truncate_tree_U0_n_39 : STD_LOGIC;
  signal truncate_tree_U0_n_40 : STD_LOGIC;
  signal truncate_tree_U0_n_41 : STD_LOGIC;
  signal truncate_tree_U0_n_42 : STD_LOGIC;
  signal truncate_tree_U0_n_43 : STD_LOGIC;
  signal truncate_tree_U0_n_44 : STD_LOGIC;
  signal truncate_tree_U0_n_45 : STD_LOGIC;
  signal truncate_tree_U0_n_46 : STD_LOGIC;
  signal truncate_tree_U0_n_47 : STD_LOGIC;
  signal truncate_tree_U0_n_48 : STD_LOGIC;
  signal truncate_tree_U0_n_49 : STD_LOGIC;
  signal truncate_tree_U0_n_50 : STD_LOGIC;
  signal truncate_tree_U0_output_length_histogram1_V_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal truncate_tree_U0_output_length_histogram1_V_ce0 : STD_LOGIC;
  signal truncate_tree_U0_output_length_histogram2_V_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal truncate_tree_U0_output_length_histogram2_V_ce0 : STD_LOGIC;
  signal truncated_length_his_1_U_n_19 : STD_LOGIC;
  signal truncated_length_his_1_U_n_20 : STD_LOGIC;
  signal truncated_length_his_1_i_full_n : STD_LOGIC;
  signal truncated_length_his_1_t_empty_n : STD_LOGIC;
  signal truncated_length_his_1_t_q0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal truncated_length_his_U_n_22 : STD_LOGIC;
  signal truncated_length_his_U_n_32 : STD_LOGIC;
  signal truncated_length_his_U_n_33 : STD_LOGIC;
  signal truncated_length_his_U_n_35 : STD_LOGIC;
  signal truncated_length_his_i_full_n : STD_LOGIC;
  signal truncated_length_his_i_q1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal truncated_length_his_t_empty_n : STD_LOGIC;
  signal val_assign6_loc_c_U_n_7 : STD_LOGIC;
  signal val_assign6_loc_c_U_n_9 : STD_LOGIC;
  signal val_assign6_loc_c_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal val_assign6_loc_c_empty_n : STD_LOGIC;
  signal val_assign6_loc_c_full_n : STD_LOGIC;
  signal zext_ln13_reg_543 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
  encoding_TDATA(31) <= \<const0>\;
  encoding_TDATA(30) <= \<const0>\;
  encoding_TDATA(29) <= \<const0>\;
  encoding_TDATA(28) <= \<const0>\;
  encoding_TDATA(27) <= \<const0>\;
  encoding_TDATA(26 downto 0) <= \^encoding_tdata\(26 downto 0);
  encoding_TKEEP(3) <= \^encoding_tkeep\(3);
  encoding_TKEEP(2) <= \^encoding_tkeep\(3);
  encoding_TKEEP(1) <= \^encoding_tkeep\(3);
  encoding_TKEEP(0) <= \^encoding_tkeep\(3);
  encoding_TSTRB(3) <= \^encoding_tkeep\(3);
  encoding_TSTRB(2) <= \^encoding_tkeep\(3);
  encoding_TSTRB(1) <= \^encoding_tkeep\(3);
  encoding_TSTRB(0) <= \^encoding_tkeep\(3);
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RDATA(31) <= \<const0>\;
  s_axi_AXILiteS_RDATA(30) <= \<const0>\;
  s_axi_AXILiteS_RDATA(29) <= \<const0>\;
  s_axi_AXILiteS_RDATA(28) <= \<const0>\;
  s_axi_AXILiteS_RDATA(27) <= \<const0>\;
  s_axi_AXILiteS_RDATA(26) <= \<const0>\;
  s_axi_AXILiteS_RDATA(25) <= \<const0>\;
  s_axi_AXILiteS_RDATA(24) <= \<const0>\;
  s_axi_AXILiteS_RDATA(23) <= \<const0>\;
  s_axi_AXILiteS_RDATA(22) <= \<const0>\;
  s_axi_AXILiteS_RDATA(21) <= \<const0>\;
  s_axi_AXILiteS_RDATA(20) <= \<const0>\;
  s_axi_AXILiteS_RDATA(19) <= \<const0>\;
  s_axi_AXILiteS_RDATA(18) <= \<const0>\;
  s_axi_AXILiteS_RDATA(17) <= \<const0>\;
  s_axi_AXILiteS_RDATA(16) <= \<const0>\;
  s_axi_AXILiteS_RDATA(15) <= \<const0>\;
  s_axi_AXILiteS_RDATA(14) <= \<const0>\;
  s_axi_AXILiteS_RDATA(13) <= \<const0>\;
  s_axi_AXILiteS_RDATA(12) <= \<const0>\;
  s_axi_AXILiteS_RDATA(11) <= \<const0>\;
  s_axi_AXILiteS_RDATA(10) <= \<const0>\;
  s_axi_AXILiteS_RDATA(9) <= \<const0>\;
  s_axi_AXILiteS_RDATA(8 downto 0) <= \^s_axi_axilites_rdata\(8 downto 0);
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
Block_huffman_encodi_U0: entity work.design_1_huffman_encoding_0_1_Block_huffman_encodi
     port map (
      Block_huffman_encodi_U0_ap_ready => Block_huffman_encodi_U0_ap_ready,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => start_for_Block_hEe0_U_n_11,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(8 downto 0) => n_c_dout(8 downto 0)
    );
Block_proc_U0: entity work.design_1_huffman_encoding_0_1_Block_proc
     port map (
      D(8 downto 0) => extLd_loc_c19_dout(8 downto 0),
      E(0) => Block_proc_U0_num_nonzero_symbols_ap_vld,
      Q(8 downto 0) => num_nonzero_symbols_preg_reg(8 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_done_reg_reg_0 => create_codeword_U0_n_53
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Loop_copy_sorted_pro_U0: entity work.design_1_huffman_encoding_0_1_Loop_copy_sorted_pro
     port map (
      ADDRARDADDR(0) => memcore_iaddr_39(0),
      CO(0) => icmp_ln40_fu_148_p2,
      Loop_copy_sorted_pro_U0_ap_continue => Loop_copy_sorted_pro_U0_ap_continue,
      Loop_copy_sorted_pro_U0_extLd_out_out1_write => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      Loop_copy_sorted_pro_U0_n_read => Loop_copy_sorted_pro_U0_n_read,
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => Loop_copy_sorted_pro_U0_n_12,
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => Loop_copy_sorted_pro_U0_sorted_copy1_0_write,
      \ap_CS_fsm_reg[1]_0\ => sorted_0_U_n_19,
      \ap_CS_fsm_reg[2]_0\ => Loop_copy_sorted_pro_U0_n_40,
      \ap_CS_fsm_reg[2]_1\ => Loop_copy_sorted_pro_U0_n_41,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_1,
      ap_done_reg_reg_0 => Loop_copy_sorted_pro_U0_n_35,
      ap_done_reg_reg_1 => Loop_copy_sorted_pro_U0_n_39,
      ap_rst_n => ap_rst_n,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      full_n => full_n,
      full_n_reg => Loop_copy_sorted_pro_U0_n_36,
      full_n_reg_0(0) => icmp_ln21_fu_190_p2,
      full_n_reg_1(0) => ap_CS_fsm_state3_9,
      \i12_0_i_reg_137_reg[7]_0\(7 downto 0) => Loop_copy_sorted_pro_U0_sorted_0_address0(7 downto 0),
      n_c18_empty_n => n_c18_empty_n,
      \n_read_reg_165_reg[8]_0\(8 downto 0) => Loop_copy_sorted_pro_U0_extLd_out_out1_din(8 downto 0),
      \out\(8 downto 0) => n_c18_dout(8 downto 0),
      sorted_0_t_empty_n => sorted_0_t_empty_n,
      sorted_1_t_empty_n => sorted_1_t_empty_n,
      sorted_copy1_0_chann_full_n => sorted_copy1_0_chann_full_n,
      sorted_copy1_1_chann_full_n => sorted_copy1_1_chann_full_n,
      sorted_copy2_value_V_t_empty_n => sorted_copy2_value_V_t_empty_n,
      start_for_Block_proc_U0_full_n => start_for_Block_proc_U0_full_n,
      start_for_create_tree_U0_full_n => start_for_create_tree_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => Loop_copy_sorted_pro_U0_n_37,
      start_once_reg_reg_1 => Loop_copy_sorted_pro_U0_n_38,
      val_assign6_loc_c_full_n => val_assign6_loc_c_full_n,
      \zext_ln41_reg_181_reg[7]_0\(7 downto 0) => Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0(7 downto 0)
    );
Loop_read_stream_pro_U0: entity work.design_1_huffman_encoding_0_1_Loop_read_stream_pro
     port map (
      A(0) => memcore_iaddr_41(0),
      E(0) => push,
      Loop_read_stream_pro_U0_ap_done => Loop_read_stream_pro_U0_ap_done,
      Loop_read_stream_pro_U0_ap_start => Loop_read_stream_pro_U0_ap_start,
      Loop_read_stream_pro_U0_stream_buffer_0_write => Loop_read_stream_pro_U0_stream_buffer_0_write,
      Loop_read_stream_pro_U0_stream_buffer_3_d0 => Loop_read_stream_pro_U0_stream_buffer_3_d0,
      Loop_read_stream_pro_U0_stream_buffer_5_d0 => Loop_read_stream_pro_U0_stream_buffer_5_d0,
      Loop_read_stream_pro_U0_stream_buffer_6_d0 => Loop_read_stream_pro_U0_stream_buffer_6_d0,
      Q(5 downto 0) => Loop_read_stream_pro_U0_stream_buffer_3_address0(5 downto 0),
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]_0\ => Loop_read_stream_pro_U0_n_20,
      \ap_CS_fsm_reg[2]_0\(0) => Loop_read_stream_pro_U0_ap_ready,
      \ap_CS_fsm_reg[2]_1\ => Loop_read_stream_pro_U0_n_23,
      \ap_CS_fsm_reg[2]_2\ => Loop_read_stream_pro_U0_n_28,
      \ap_CS_fsm_reg[2]_3\ => Loop_read_stream_pro_U0_n_29,
      \ap_CS_fsm_reg[2]_4\ => Loop_read_stream_pro_U0_n_30,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_6,
      ap_done_reg_reg_0 => stream_buffer_6_U_n_11,
      ap_enable_reg_pp0_iter0_reg_0 => Loop_read_stream_pro_U0_n_34,
      ap_enable_reg_pp0_iter0_reg_1 => Loop_read_stream_pro_U0_n_35,
      ap_enable_reg_pp0_iter0_reg_2 => Loop_read_stream_pro_U0_n_36,
      ap_enable_reg_pp0_iter0_reg_3 => Loop_read_stream_pro_U0_n_37,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_stream_buffer_3 => ap_sync_reg_channel_write_stream_buffer_3,
      ap_sync_reg_channel_write_stream_buffer_3_reg => Loop_read_stream_pro_U0_n_22,
      ap_sync_reg_channel_write_stream_buffer_3_reg_0 => Loop_read_stream_pro_U0_n_31,
      ap_sync_reg_channel_write_stream_buffer_5 => ap_sync_reg_channel_write_stream_buffer_5,
      ap_sync_reg_channel_write_stream_buffer_5_reg => Loop_read_stream_pro_U0_n_25,
      ap_sync_reg_channel_write_stream_buffer_5_reg_0 => Loop_read_stream_pro_U0_n_32,
      ap_sync_reg_channel_write_stream_buffer_6 => ap_sync_reg_channel_write_stream_buffer_6,
      ap_sync_reg_channel_write_stream_buffer_6_reg => Loop_read_stream_pro_U0_n_27,
      ap_sync_reg_channel_write_stream_buffer_6_reg_0 => Loop_read_stream_pro_U0_n_33,
      ap_sync_reg_channel_write_stream_buffer_6_reg_1 => ap_sync_reg_channel_write_stream_buffer_6_reg_n_7,
      create_codeword_U0_ap_ready => create_codeword_U0_ap_ready,
      full_n => full_n_4,
      full_n_0 => full_n_3,
      full_n_1 => full_n_2,
      int_ap_idle_i_2 => sorted_0_U_n_19,
      int_ap_idle_i_2_0(0) => Loop_copy_sorted_pro_U0_n_12,
      \iptr_reg[0]\(0) => memcore_iaddr_43(0),
      \iptr_reg[0]_0\(0) => memcore_iaddr_45(0),
      start_for_filter_U0_full_n => start_for_filter_U0_full_n,
      start_once_reg => start_once_reg_5,
      stream_buffer_0_chan_full_n => stream_buffer_0_chan_full_n,
      stream_buffer_3_i_full_n => stream_buffer_3_i_full_n,
      stream_buffer_3_t_empty_n => stream_buffer_3_t_empty_n,
      stream_buffer_5_i_full_n => stream_buffer_5_i_full_n,
      stream_buffer_5_t_empty_n => stream_buffer_5_t_empty_n,
      stream_buffer_6_i_full_n => stream_buffer_6_i_full_n,
      stream_buffer_6_t_empty_n => stream_buffer_6_t_empty_n,
      symbol_histogram_TDATA(40 downto 0) => symbol_histogram_TDATA(40 downto 0),
      symbol_histogram_TDEST(0) => symbol_histogram_TDEST(0),
      symbol_histogram_TID(0) => symbol_histogram_TID(0),
      symbol_histogram_TREADY => symbol_histogram_TREADY,
      symbol_histogram_TUSER(0) => symbol_histogram_TUSER(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID,
      \tmp_data_V_reg_257_reg[40]_0\(40 downto 0) => Loop_read_stream_pro_U0_stream_buffer_0_din(40 downto 0)
    );
ap_sync_reg_channel_write_filtered_frequency_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => filter_U0_n_28,
      Q => ap_sync_reg_channel_write_filtered_frequency_V,
      R => '0'
    );
ap_sync_reg_channel_write_filtered_value_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => filter_U0_n_27,
      Q => ap_sync_reg_channel_write_filtered_value_V_reg_n_7,
      R => '0'
    );
ap_sync_reg_channel_write_left_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => create_tree_U0_n_53,
      Q => ap_sync_reg_channel_write_left_V,
      R => '0'
    );
ap_sync_reg_channel_write_parent_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => create_tree_U0_n_51,
      Q => ap_sync_reg_channel_write_parent_V,
      R => '0'
    );
ap_sync_reg_channel_write_right_V_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => create_tree_U0_n_52,
      Q => ap_sync_reg_channel_write_right_V_reg_n_7,
      R => '0'
    );
ap_sync_reg_channel_write_sorted_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sort_U0_n_92,
      Q => ap_sync_reg_channel_write_sorted_0,
      R => '0'
    );
ap_sync_reg_channel_write_sorted_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sort_U0_n_93,
      Q => ap_sync_reg_channel_write_sorted_1_reg_n_7,
      R => '0'
    );
ap_sync_reg_channel_write_stream_buffer_3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Loop_read_stream_pro_U0_n_28,
      Q => ap_sync_reg_channel_write_stream_buffer_3,
      R => '0'
    );
ap_sync_reg_channel_write_stream_buffer_5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Loop_read_stream_pro_U0_n_30,
      Q => ap_sync_reg_channel_write_stream_buffer_5,
      R => '0'
    );
ap_sync_reg_channel_write_stream_buffer_6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Loop_read_stream_pro_U0_n_29,
      Q => ap_sync_reg_channel_write_stream_buffer_6_reg_n_7,
      R => '0'
    );
ap_sync_reg_channel_write_truncated_length_his_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => truncate_tree_U0_n_31,
      Q => ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7,
      R => '0'
    );
ap_sync_reg_channel_write_truncated_length_his_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => truncate_tree_U0_n_32,
      Q => ap_sync_reg_channel_write_truncated_length_his,
      R => '0'
    );
canonize_tree_U0: entity work.design_1_huffman_encoding_0_1_canonize_tree
     port map (
      ADDRARDADDR(7 downto 0) => canonize_tree_U0_symbol_bits_V_address0(7 downto 0),
      ADDRBWRADDR(2 downto 0) => \buf_a0[1]_10\(3 downto 1),
      D(0) => ap_NS_fsm(5),
      DIADI(4) => canonize_tree_U0_n_55,
      DIADI(3) => canonize_tree_U0_n_56,
      DIADI(2) => canonize_tree_U0_n_57,
      DIADI(1) => canonize_tree_U0_n_58,
      DIADI(0) => canonize_tree_U0_n_59,
      DOBDO(7 downto 0) => sorted_copy2_value_V_t_q0(7 downto 0),
      Q(0) => canonize_tree_U0_n_12,
      SS(0) => ap_rst_n_inv,
      WEA(0) => canonize_tree_U0_symbol_bits_V_ce0,
      \ap_CS_fsm_reg[2]_0\ => canonize_tree_U0_n_19,
      \ap_CS_fsm_reg[2]_1\ => canonize_tree_U0_n_53,
      \ap_CS_fsm_reg[2]_2\ => canonize_tree_U0_n_54,
      \ap_CS_fsm_reg[3]_0\ => truncated_length_his_U_n_33,
      \ap_CS_fsm_reg[3]_1\ => truncated_length_his_U_n_32,
      \ap_CS_fsm_reg[4]_0\(3) => canonize_tree_U0_sorted_value_V_ce0,
      \ap_CS_fsm_reg[4]_0\(2) => canonize_tree_U0_codeword_length_histogram_V_ce0,
      \ap_CS_fsm_reg[4]_0\(1) => ap_CS_fsm_state3_9,
      \ap_CS_fsm_reg[4]_0\(0) => canonize_tree_U0_n_18,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_11,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_truncated_length_his => ap_sync_reg_channel_write_truncated_length_his,
      canonize_tree_U0_ap_continue => canonize_tree_U0_ap_continue,
      canonize_tree_U0_ap_ready => canonize_tree_U0_ap_ready,
      canonize_tree_U0_symbol_bits_V_we0 => canonize_tree_U0_symbol_bits_V_we0,
      canonize_tree_U0_val_assign6_loc_read => canonize_tree_U0_val_assign6_loc_read,
      count0 => count0,
      create_codeword_U0_ap_ready => create_codeword_U0_ap_ready,
      full_n => full_n_8,
      \i_op_assign_reg_139_reg[7]_0\(7 downto 0) => canonize_tree_U0_sorted_value_V_address0(7 downto 0),
      icmp_ln879_reg_273 => icmp_ln879_reg_273,
      \icmp_ln879_reg_273_reg[0]_0\ => canonize_tree_U0_n_20,
      if_dout(8 downto 0) => val_assign6_loc_c_dout(8 downto 0),
      iptr => iptr_50,
      \iptr_reg[0]\(5 downto 0) => \buf_a0[0]_7\(5 downto 0),
      \iptr_reg[0]_0\(0) => memcore_iaddr_47(0),
      \length_V_1_fu_58_reg[4]_0\(1 downto 0) => canonize_tree_U0_codeword_length_histogram_V_address0(5 downto 4),
      \p_066_0_i_i_reg_127_reg[8]_0\(8 downto 0) => p_066_0_i_i_reg_127(8 downto 0),
      sorted_copy2_value_V_t_empty_n => sorted_copy2_value_V_t_empty_n,
      symbol_bits_V_t_empty_n => symbol_bits_V_t_empty_n,
      \t_V_5_reg_151_reg[8]_0\(8 downto 0) => p_1_in(8 downto 0),
      tptr => tptr,
      truncate_tree_U0_ap_done => truncate_tree_U0_ap_done,
      truncate_tree_U0_output_length_histogram1_V_address0(5 downto 0) => truncate_tree_U0_output_length_histogram1_V_address0(5 downto 0),
      truncated_length_his_i_full_n => truncated_length_his_i_full_n,
      truncated_length_his_t_empty_n => truncated_length_his_t_empty_n,
      val_assign6_loc_c_empty_n => val_assign6_loc_c_empty_n,
      \val_assign6_loc_read_reg_245_reg[8]_0\(0) => icmp_ln21_fu_190_p2
    );
compute_bit_length_U0: entity work.design_1_huffman_encoding_0_1_compute_bit_length
     port map (
      ADDRARDADDR(7 downto 0) => child_depth_V_address1(7 downto 0),
      ADDRBWRADDR(1 downto 0) => child_depth_V_address0(1 downto 0),
      D(8 downto 0) => parent_V_t_q0(8 downto 0),
      DOADO(3) => \buf_q0[1]_34\(7),
      DOADO(2 downto 1) => \buf_q0[1]_34\(5 downto 4),
      DOADO(0) => \buf_q0[1]_34\(2),
      Q(5) => compute_bit_length_U0_ap_ready,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => compute_bit_length_U0_right_V_ce1,
      Q(0) => compute_bit_length_U0_n_12,
      SS(0) => ap_rst_n_inv,
      WEA(0) => compute_bit_length_U0_length_histogram_V_ce0,
      \ap_CS_fsm_reg[0]_0\ => extLd_loc_c20_U_n_9,
      \ap_CS_fsm_reg[8]_0\ => compute_bit_length_U0_n_55,
      \ap_CS_fsm_reg[8]_1\ => compute_bit_length_U0_n_56,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_17,
      ap_rst_n => ap_rst_n,
      compute_bit_length_U0_ap_continue => compute_bit_length_U0_ap_continue,
      compute_bit_length_U0_extLd_loc_read => compute_bit_length_U0_extLd_loc_read,
      compute_bit_length_U0_length_histogram_V_we0 => compute_bit_length_U0_length_histogram_V_we0,
      compute_bit_length_U0_right_V_address0(7 downto 0) => compute_bit_length_U0_right_V_address0(7 downto 0),
      extLd_loc_c20_empty_n => extLd_loc_c20_empty_n,
      full_n => full_n_14,
      iptr => iptr,
      iptr_0 => iptr_36,
      iptr_1 => iptr_33,
      \iptr_reg[0]\(6) => compute_bit_length_U0_n_57,
      \iptr_reg[0]\(5) => compute_bit_length_U0_n_58,
      \iptr_reg[0]\(4) => compute_bit_length_U0_n_59,
      \iptr_reg[0]\(3) => compute_bit_length_U0_n_60,
      \iptr_reg[0]\(2) => compute_bit_length_U0_n_61,
      \iptr_reg[0]\(1) => compute_bit_length_U0_n_62,
      \iptr_reg[0]\(0) => compute_bit_length_U0_n_63,
      \iptr_reg[0]_0\(6) => compute_bit_length_U0_n_64,
      \iptr_reg[0]_0\(5) => compute_bit_length_U0_n_65,
      \iptr_reg[0]_0\(4) => compute_bit_length_U0_n_66,
      \iptr_reg[0]_0\(3) => compute_bit_length_U0_n_67,
      \iptr_reg[0]_0\(2) => compute_bit_length_U0_n_68,
      \iptr_reg[0]_0\(1) => compute_bit_length_U0_n_69,
      \iptr_reg[0]_0\(0) => compute_bit_length_U0_n_70,
      \iptr_reg[0]_1\(6) => compute_bit_length_U0_n_71,
      \iptr_reg[0]_1\(5) => compute_bit_length_U0_n_72,
      \iptr_reg[0]_1\(4) => compute_bit_length_U0_n_73,
      \iptr_reg[0]_1\(3) => compute_bit_length_U0_n_74,
      \iptr_reg[0]_1\(2) => compute_bit_length_U0_n_75,
      \iptr_reg[0]_1\(1) => compute_bit_length_U0_n_76,
      \iptr_reg[0]_1\(0) => compute_bit_length_U0_n_77,
      \iptr_reg[0]_2\(6) => compute_bit_length_U0_n_78,
      \iptr_reg[0]_2\(5) => compute_bit_length_U0_n_79,
      \iptr_reg[0]_2\(4) => compute_bit_length_U0_n_80,
      \iptr_reg[0]_2\(3) => compute_bit_length_U0_n_81,
      \iptr_reg[0]_2\(2) => compute_bit_length_U0_n_82,
      \iptr_reg[0]_2\(1) => compute_bit_length_U0_n_83,
      \iptr_reg[0]_2\(0) => compute_bit_length_U0_n_84,
      \iptr_reg[0]_3\(6) => compute_bit_length_U0_n_85,
      \iptr_reg[0]_3\(5) => compute_bit_length_U0_n_86,
      \iptr_reg[0]_3\(4) => compute_bit_length_U0_n_87,
      \iptr_reg[0]_3\(3) => compute_bit_length_U0_n_88,
      \iptr_reg[0]_3\(2) => compute_bit_length_U0_n_89,
      \iptr_reg[0]_3\(1) => compute_bit_length_U0_n_90,
      \iptr_reg[0]_3\(0) => compute_bit_length_U0_n_91,
      \iptr_reg[0]_4\(6) => compute_bit_length_U0_n_92,
      \iptr_reg[0]_4\(5) => compute_bit_length_U0_n_93,
      \iptr_reg[0]_4\(4) => compute_bit_length_U0_n_94,
      \iptr_reg[0]_4\(3) => compute_bit_length_U0_n_95,
      \iptr_reg[0]_4\(2) => compute_bit_length_U0_n_96,
      \iptr_reg[0]_4\(1) => compute_bit_length_U0_n_97,
      \iptr_reg[0]_4\(0) => compute_bit_length_U0_n_98,
      \iptr_reg[0]_5\(0) => memcore_iaddr_32(0),
      left_V_t_empty_n => left_V_t_empty_n,
      \left_curr_V_reg_598_reg[8]_0\(8 downto 0) => left_V_t_q0(8 downto 0),
      \left_next_V_reg_603_reg[8]_0\(8 downto 0) => left_V_t_q1(8 downto 0),
      length_histogram_V_d0(8 downto 0) => compute_bit_length_U0_length_histogram_V_d0(8 downto 0),
      \op2_assign_reg_360_reg[7]_0\(7 downto 0) => op2_assign_reg_360_reg(7 downto 0),
      \op_assign_reg_310_reg[1]\(1 downto 0) => \buf_a0[1]_16\(1 downto 0),
      \op_assign_reg_310_reg[7]\(7 downto 0) => \buf_a0[0]_13\(7 downto 0),
      parent_V_t_empty_n => parent_V_t_empty_n,
      \parent_next_V_reg_593_reg[8]_0\(8 downto 0) => parent_V_t_q1(8 downto 0),
      prev_tptr => prev_tptr,
      ram_reg(7 downto 0) => create_tree_U0_left_V_address0(7 downto 0),
      ram_reg_0(7 downto 0) => create_tree_U0_right_V_address0(7 downto 0),
      ram_reg_1(3) => \buf_q0[0]_35\(7),
      ram_reg_1(2 downto 1) => \buf_q0[0]_35\(5 downto 4),
      ram_reg_1(0) => \buf_q0[0]_35\(2),
      \right_V_addr_reg_835_reg[1]\(1 downto 0) => \buf_a0[1]_15\(1 downto 0),
      \right_V_addr_reg_835_reg[7]\(7 downto 0) => \buf_a0[0]_12\(7 downto 0),
      right_V_t_empty_n => right_V_t_empty_n,
      \right_curr_V_reg_608_reg[8]_0\(8 downto 0) => right_V_t_q0(8 downto 0),
      \right_next_V_reg_613_reg[8]_0\(8 downto 0) => right_V_t_q1(8 downto 0),
      truncate_tree_U0_ap_ready => truncate_tree_U0_ap_ready,
      truncate_tree_U0_ap_start => truncate_tree_U0_ap_start,
      \zext_ln13_reg_543_reg[2]_0\(2) => zext_ln13_reg_543(2),
      \zext_ln13_reg_543_reg[2]_0\(1 downto 0) => compute_bit_length_U0_right_V_address1(1 downto 0),
      \zext_ln13_reg_543_reg[8]_0\(8 downto 0) => extLd_loc_c20_dout(8 downto 0),
      \zext_ln544_7_reg_655_reg[5]_0\(5 downto 0) => compute_bit_length_U0_length_histogram_V_address0(5 downto 0)
    );
create_codeword_U0: entity work.design_1_huffman_encoding_0_1_create_codeword
     port map (
      ADDRBWRADDR(0) => memcore_taddr_49(0),
      Block_proc_U0_ap_start => Block_proc_U0_ap_start,
      DOBDO(4 downto 0) => symbol_bits_V_t_q0(4 downto 0),
      DPRA(0) => memcore_taddr_40(0),
      E(0) => first_codeword_V_add_1_reg_5020,
      Q(2) => ap_CS_fsm_state6_19,
      Q(1) => create_codeword_U0_stream_buffer_user_V_ce0,
      Q(0) => create_codeword_U0_n_9,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => create_codeword_U0_n_53,
      ap_sync_done => ap_sync_done,
      \count_reg[0]\ => create_codeword_U0_n_55,
      \count_reg[0]_0\ => create_codeword_U0_n_61,
      \count_reg[0]_1\ => create_codeword_U0_n_62,
      \count_reg[0]_2\ => create_codeword_U0_n_63,
      \count_reg[0]_3\ => create_codeword_U0_n_64,
      \count_reg[0]_4\ => create_codeword_U0_n_65,
      create_codeword_U0_ap_ready => create_codeword_U0_ap_ready,
      create_codeword_U0_ap_start => create_codeword_U0_ap_start,
      create_codeword_U0_codeword_length_histogram_V_ce0 => create_codeword_U0_codeword_length_histogram_V_ce0,
      empty_n_reg => create_codeword_U0_n_56,
      empty_n_reg_0 => create_codeword_U0_n_57,
      empty_n_reg_1 => create_codeword_U0_n_58,
      empty_n_reg_2 => create_codeword_U0_n_59,
      empty_n_reg_3 => truncated_length_his_1_U_n_20,
      encoding_TDEST(0) => encoding_TDEST(0),
      encoding_TID(0) => encoding_TID(0),
      encoding_TKEEP(0) => \^encoding_tkeep\(3),
      encoding_TLAST(0) => encoding_TLAST(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TUSER(0) => encoding_TUSER(0),
      extLd_loc_c19_empty_n => extLd_loc_c19_empty_n,
      full_n => full_n_18,
      \i1_0_reg_241_reg[7]_0\(7 downto 6) => create_codeword_U0_stream_buffer_user_V_address0(7 downto 6),
      \i1_0_reg_241_reg[7]_0\(5 downto 0) => create_codeword_U0_symbol_bits_V_address0(5 downto 0),
      \i_0_reg_230_reg[4]_0\(4 downto 0) => create_codeword_U0_codeword_length_histogram_V_address0(4 downto 0),
      icmp_ln883_fu_317_p2 => icmp_ln883_fu_317_p2,
      \odata_reg[32]\(27) => encoding_TVALID,
      \odata_reg[32]\(26 downto 0) => \^encoding_tdata\(26 downto 0),
      \p_0199_0_reg_217_reg[9]_0\(8 downto 0) => truncated_length_his_1_t_q0(8 downto 0),
      stream_buffer_3_t_empty_n => stream_buffer_3_t_empty_n,
      stream_buffer_3_t_q0 => stream_buffer_3_t_q0,
      stream_buffer_5_t_empty_n => stream_buffer_5_t_empty_n,
      stream_buffer_5_t_q0 => stream_buffer_5_t_q0,
      stream_buffer_6_t_empty_n => stream_buffer_6_t_empty_n,
      stream_buffer_6_t_q0 => stream_buffer_6_t_q0,
      symbol_bits_V_t_empty_n => symbol_bits_V_t_empty_n,
      \tptr_reg[0]\(0) => memcore_taddr_42(0),
      \tptr_reg[0]_0\(0) => memcore_taddr_44(0),
      \tptr_reg[0]_1\(0) => memcore_taddr_46(0),
      truncated_length_his_1_t_empty_n => truncated_length_his_1_t_empty_n
    );
create_tree_U0: entity work.design_1_huffman_encoding_0_1_create_tree
     port map (
      ADDRARDADDR(5 downto 0) => \buf_a0[1]_16\(7 downto 2),
      D(8 downto 0) => extLd_loc_c_dout(8 downto 0),
      DIADI(8) => create_tree_U0_n_56,
      DIADI(7) => create_tree_U0_n_57,
      DIADI(6) => create_tree_U0_n_58,
      DIADI(5) => create_tree_U0_n_59,
      DIADI(4) => create_tree_U0_n_60,
      DIADI(3) => create_tree_U0_n_61,
      DIADI(2) => create_tree_U0_n_62,
      DIADI(1) => create_tree_U0_n_63,
      DIADI(0) => create_tree_U0_n_64,
      Q(1) => ap_CS_fsm_state4_24,
      Q(0) => create_tree_U0_n_27,
      SS(0) => ap_rst_n_inv,
      WEA(0) => \buf_we0[0]_25\,
      \ap_CS_fsm_reg[3]_0\(0) => create_tree_U0_n_54,
      \ap_CS_fsm_reg[3]_1\(0) => create_tree_U0_n_55,
      \ap_CS_fsm_reg[5]_0\(0) => \buf_we0[0]_23\,
      \ap_CS_fsm_reg[5]_1\ => create_tree_U0_n_46,
      \ap_CS_fsm_reg[7]_0\(8) => create_tree_U0_n_92,
      \ap_CS_fsm_reg[7]_0\(7) => create_tree_U0_n_93,
      \ap_CS_fsm_reg[7]_0\(6) => create_tree_U0_n_94,
      \ap_CS_fsm_reg[7]_0\(5) => create_tree_U0_n_95,
      \ap_CS_fsm_reg[7]_0\(4) => create_tree_U0_n_96,
      \ap_CS_fsm_reg[7]_0\(3) => create_tree_U0_n_97,
      \ap_CS_fsm_reg[7]_0\(2) => create_tree_U0_n_98,
      \ap_CS_fsm_reg[7]_0\(1) => create_tree_U0_n_99,
      \ap_CS_fsm_reg[7]_0\(0) => create_tree_U0_n_100,
      \ap_CS_fsm_reg[7]_1\(8) => create_tree_U0_n_101,
      \ap_CS_fsm_reg[7]_1\(7) => create_tree_U0_n_102,
      \ap_CS_fsm_reg[7]_1\(6) => create_tree_U0_n_103,
      \ap_CS_fsm_reg[7]_1\(5) => create_tree_U0_n_104,
      \ap_CS_fsm_reg[7]_1\(4) => create_tree_U0_n_105,
      \ap_CS_fsm_reg[7]_1\(3) => create_tree_U0_n_106,
      \ap_CS_fsm_reg[7]_1\(2) => create_tree_U0_n_107,
      \ap_CS_fsm_reg[7]_1\(1) => create_tree_U0_n_108,
      \ap_CS_fsm_reg[7]_1\(0) => create_tree_U0_n_109,
      \ap_CS_fsm_reg[7]_2\(7 downto 0) => \buf_a0[1]_21\(7 downto 0),
      \ap_CS_fsm_reg[7]_3\(7 downto 0) => \buf_a0[0]_20\(7 downto 0),
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => create_tree_U0_n_9,
      ap_done_reg_reg_1 => create_tree_U0_n_28,
      ap_done_reg_reg_2 => create_tree_U0_n_48,
      ap_ready => create_tree_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_left_V => ap_sync_reg_channel_write_left_V,
      ap_sync_reg_channel_write_left_V_reg => create_tree_U0_n_53,
      ap_sync_reg_channel_write_parent_V => ap_sync_reg_channel_write_parent_V,
      ap_sync_reg_channel_write_parent_V_reg => create_tree_U0_n_51,
      ap_sync_reg_channel_write_right_V_reg => create_tree_U0_n_52,
      compute_bit_length_U0_right_V_address0(7 downto 0) => compute_bit_length_U0_right_V_address0(7 downto 0),
      create_tree_U0_ap_done => create_tree_U0_ap_done,
      create_tree_U0_ap_start => create_tree_U0_ap_start,
      create_tree_U0_extLd_loc_read => create_tree_U0_extLd_loc_read,
      create_tree_U0_in_frequency_V_read => create_tree_U0_in_frequency_V_read,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      extLd_loc_c20_full_n => extLd_loc_c20_full_n,
      extLd_loc_c_empty_n => extLd_loc_c_empty_n,
      internal_full_n_reg => create_tree_U0_n_49,
      iptr => iptr_33,
      iptr_2 => iptr,
      iptr_3 => iptr_36,
      \iptr_reg[0]\ => create_tree_U0_n_44,
      \iptr_reg[0]_0\(0) => \buf_we0[1]_22\,
      \iptr_reg[0]_1\ => ap_sync_reg_channel_write_right_V_reg_n_7,
      left_V_address0(7 downto 0) => create_tree_U0_left_V_address0(7 downto 0),
      left_V_i_full_n => left_V_i_full_n,
      parent_V_i_full_n => parent_V_i_full_n,
      push_buf => push_buf_27,
      push_buf_0 => push_buf_26,
      push_buf_1 => push_buf,
      \right_V_addr_reg_835_reg[7]_0\(5 downto 0) => \buf_a0[1]_15\(7 downto 2),
      right_V_address0(7 downto 0) => create_tree_U0_right_V_address0(7 downto 0),
      right_V_i_full_n => right_V_i_full_n,
      \s_0_0_i_i_reg_275_reg[8]_0\(8) => create_tree_U0_n_65,
      \s_0_0_i_i_reg_275_reg[8]_0\(7) => create_tree_U0_n_66,
      \s_0_0_i_i_reg_275_reg[8]_0\(6) => create_tree_U0_n_67,
      \s_0_0_i_i_reg_275_reg[8]_0\(5) => create_tree_U0_n_68,
      \s_0_0_i_i_reg_275_reg[8]_0\(4) => create_tree_U0_n_69,
      \s_0_0_i_i_reg_275_reg[8]_0\(3) => create_tree_U0_n_70,
      \s_0_0_i_i_reg_275_reg[8]_0\(2) => create_tree_U0_n_71,
      \s_0_0_i_i_reg_275_reg[8]_0\(1) => create_tree_U0_n_72,
      \s_0_0_i_i_reg_275_reg[8]_0\(0) => create_tree_U0_n_73,
      \s_0_1_i_i_reg_357_reg[8]_0\(8) => create_tree_U0_n_74,
      \s_0_1_i_i_reg_357_reg[8]_0\(7) => create_tree_U0_n_75,
      \s_0_1_i_i_reg_357_reg[8]_0\(6) => create_tree_U0_n_76,
      \s_0_1_i_i_reg_357_reg[8]_0\(5) => create_tree_U0_n_77,
      \s_0_1_i_i_reg_357_reg[8]_0\(4) => create_tree_U0_n_78,
      \s_0_1_i_i_reg_357_reg[8]_0\(3) => create_tree_U0_n_79,
      \s_0_1_i_i_reg_357_reg[8]_0\(2) => create_tree_U0_n_80,
      \s_0_1_i_i_reg_357_reg[8]_0\(1) => create_tree_U0_n_81,
      \s_0_1_i_i_reg_357_reg[8]_0\(0) => create_tree_U0_n_82,
      \s_0_1_i_i_reg_357_reg[8]_1\(8) => create_tree_U0_n_83,
      \s_0_1_i_i_reg_357_reg[8]_1\(7) => create_tree_U0_n_84,
      \s_0_1_i_i_reg_357_reg[8]_1\(6) => create_tree_U0_n_85,
      \s_0_1_i_i_reg_357_reg[8]_1\(5) => create_tree_U0_n_86,
      \s_0_1_i_i_reg_357_reg[8]_1\(4) => create_tree_U0_n_87,
      \s_0_1_i_i_reg_357_reg[8]_1\(3) => create_tree_U0_n_88,
      \s_0_1_i_i_reg_357_reg[8]_1\(2) => create_tree_U0_n_89,
      \s_0_1_i_i_reg_357_reg[8]_1\(1) => create_tree_U0_n_90,
      \s_0_1_i_i_reg_357_reg[8]_1\(0) => create_tree_U0_n_91,
      \s_frequency_V_reg_746_reg[31]_0\(31 downto 0) => sorted_copy1_1_chann_dout(31 downto 0),
      \s_value_V_reg_741_reg[0]_0\ => sorted_copy1_0_chann_U_n_8,
      \s_value_V_reg_741_reg[8]_0\(8 downto 0) => sorted_copy1_0_chann_dout(8 downto 0),
      sorted_copy1_0_chann_empty_n => sorted_copy1_0_chann_empty_n,
      sorted_copy1_1_chann_empty_n => sorted_copy1_1_chann_empty_n
    );
extLd8_loc_channel_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A
     port map (
      Block_huffman_encodi_U0_ap_continue => Block_huffman_encodi_U0_ap_continue,
      Block_huffman_encodi_U0_ap_start => Block_huffman_encodi_U0_ap_start,
      CO(0) => ap_condition_pp0_exit_iter0_state2,
      D(8 downto 0) => Block_huffman_encodi_U0_ap_return(8 downto 0),
      Q(8) => \j5_0_i_i_reg_1763_reg__0\(8),
      Q(7 downto 0) => j5_0_i_i_reg_1763_reg(7 downto 0),
      S(0) => sort_U0_n_79,
      \SRL_SIG_reg[1][2]\(2 downto 0) => extLd8_loc_channel_dout(2 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      extLd8_loc_channel_empty_n => extLd8_loc_channel_empty_n,
      \j5_0_i_i_reg_1763_reg[6]\(0) => icmp_ln40_fu_6685_p2,
      \j7_0_i_i_reg_4725_reg[6]\(0) => icmp_ln67_fu_6842_p2,
      j_0_i_i_reg_301_reg(0) => j_0_i_i_reg_301_reg(8),
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]_0\ => start_for_Block_hEe0_U_n_10,
      \mOutPtr_reg[1]_0\ => start_for_Block_hEe0_U_n_12,
      \mOutPtr_reg[1]_1\(0) => tmp_fu_6657_p3,
      \mOutPtr_reg[1]_2\(0) => ap_CS_fsm_state5,
      n_c18_full_n => n_c18_full_n,
      n_c_empty_n => n_c_empty_n,
      sort_U0_ap_ready => sort_U0_ap_ready,
      sort_U0_in_value_V_address0(7 downto 0) => sort_U0_in_value_V_address0(7 downto 0),
      \zext_ln69_reg_7040_reg[7]_i_2\(5) => \j7_0_i_i_reg_4725_reg__0\(8),
      \zext_ln69_reg_7040_reg[7]_i_2\(4 downto 0) => j7_0_i_i_reg_4725_reg(7 downto 3)
    );
extLd_loc_c19_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_0
     port map (
      Block_proc_U0_ap_start => Block_proc_U0_ap_start,
      CO(0) => icmp_ln40_fu_148_p2,
      D(8 downto 0) => extLd_loc_c19_dout(8 downto 0),
      Loop_copy_sorted_pro_U0_extLd_out_out1_write => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      extLd_loc_c19_empty_n => extLd_loc_c19_empty_n,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      if_din(8 downto 0) => Loop_copy_sorted_pro_U0_extLd_out_out1_din(8 downto 0),
      \int_num_nonzero_symbols_reg[8]\(8 downto 0) => num_nonzero_symbols_preg_reg(8 downto 0),
      internal_empty_n_reg_0 => extLd_loc_c19_U_n_9,
      internal_empty_n_reg_1 => val_assign6_loc_c_U_n_9,
      \num_nonzero_symbols_preg_reg[8]\(8 downto 0) => Block_proc_U0_num_nonzero_symbols(8 downto 0),
      val_assign6_loc_c_full_n => val_assign6_loc_c_full_n
    );
extLd_loc_c20_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_1
     port map (
      D(8 downto 0) => extLd_loc_c_dout(8 downto 0),
      \SRL_SIG_reg[1][8]\(8 downto 0) => extLd_loc_c20_dout(8 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_17,
      ap_rst_n => ap_rst_n,
      compute_bit_length_U0_extLd_loc_read => compute_bit_length_U0_extLd_loc_read,
      create_tree_U0_extLd_loc_read => create_tree_U0_extLd_loc_read,
      extLd_loc_c20_empty_n => extLd_loc_c20_empty_n,
      extLd_loc_c20_full_n => extLd_loc_c20_full_n,
      internal_empty_n_reg_0 => extLd_loc_c20_U_n_9,
      internal_empty_n_reg_1 => create_tree_U0_n_49,
      left_V_t_empty_n => left_V_t_empty_n,
      parent_V_t_empty_n => parent_V_t_empty_n,
      right_V_t_empty_n => right_V_t_empty_n
    );
extLd_loc_c_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_2
     port map (
      CO(0) => icmp_ln40_fu_148_p2,
      D(8 downto 0) => extLd_loc_c_dout(8 downto 0),
      Loop_copy_sorted_pro_U0_extLd_out_out1_write => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      create_tree_U0_extLd_loc_read => create_tree_U0_extLd_loc_read,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      extLd_loc_c_empty_n => extLd_loc_c_empty_n,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      if_din(8 downto 0) => Loop_copy_sorted_pro_U0_extLd_out_out1_din(8 downto 0),
      internal_empty_n_reg_0 => val_assign6_loc_c_U_n_7,
      val_assign6_loc_c_full_n => val_assign6_loc_c_full_n
    );
filter_U0: entity work.design_1_huffman_encoding_0_1_filter
     port map (
      ADDRARDADDR(0) => memcore_iaddr_31(0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      E(0) => filter_U0_out_value_V_we0,
      Q(2) => ap_CS_fsm_state4_28,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => filter_U0_n_12,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[2]_0\ => filter_U0_n_24,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => filtered_frequency_V_U_n_43,
      ap_enable_reg_pp0_iter1_reg_0 => filter_U0_n_8,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_filtered_frequency_V => ap_sync_reg_channel_write_filtered_frequency_V,
      ap_sync_reg_channel_write_filtered_frequency_V_reg => filter_U0_n_30,
      ap_sync_reg_channel_write_filtered_value_V_reg => filter_U0_n_27,
      ap_sync_reg_channel_write_filtered_value_V_reg_0 => filter_U0_n_28,
      ap_sync_reg_channel_write_filtered_value_V_reg_1 => filter_U0_n_29,
      ap_sync_reg_channel_write_filtered_value_V_reg_2 => ap_sync_reg_channel_write_filtered_value_V_reg_n_7,
      filter_U0_ap_done => filter_U0_ap_done,
      filter_U0_ap_ready => filter_U0_ap_ready,
      filter_U0_ap_start => filter_U0_ap_start,
      filter_U0_in_data_V_read => filter_U0_in_data_V_read,
      filtered_frequency_V_i_full_n => filtered_frequency_V_i_full_n,
      filtered_value_V_i_full_n => filtered_value_V_i_full_n,
      full_n_reg => filter_U0_n_25,
      full_n_reg_0 => filter_U0_n_26,
      n_c_full_n => n_c_full_n,
      start_for_Block_huffman_encodi_U0_full_n => start_for_Block_huffman_encodi_U0_full_n,
      start_once_reg => start_once_reg_29,
      stream_buffer_0_chan_empty_n => stream_buffer_0_chan_empty_n,
      \t_V_fu_58_reg[8]_0\(8 downto 0) => filter_U0_n_out_din(8 downto 0)
    );
filtered_frequency_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg
     port map (
      ADDRARDADDR(0) => memcore_taddr(0),
      ADDRBWRADDR(0) => memcore_iaddr(0),
      D(7 downto 0) => filter_U0_n_out_din(7 downto 0),
      E(0) => filter_U0_out_value_V_we0,
      Q(31 downto 0) => stream_buffer_0_chan_dout(31 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg_reg => ap_sync_reg_channel_write_filtered_value_V_reg_n_7,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_filtered_frequency_V => ap_sync_reg_channel_write_filtered_frequency_V,
      ap_sync_reg_channel_write_filtered_value_V_reg => filtered_frequency_V_U_n_43,
      empty_n_reg_0(0) => tmp_fu_6657_p3,
      empty_n_reg_1(0) => ap_CS_fsm_state5,
      empty_n_reg_2 => filter_U0_n_26,
      filter_U0_ap_done => filter_U0_ap_done,
      filter_U0_in_data_V_read => filter_U0_in_data_V_read,
      filtered_frequency_V_i_full_n => filtered_frequency_V_i_full_n,
      filtered_frequency_V_t_empty_n => filtered_frequency_V_t_empty_n,
      filtered_frequency_V_t_q0(31 downto 0) => filtered_frequency_V_t_q0(31 downto 0),
      filtered_value_V_i_full_n => filtered_value_V_i_full_n,
      \iptr_reg[0]_0\ => filter_U0_n_30,
      sort_U0_in_value_V_address0(7 downto 0) => sort_U0_in_value_V_address0(7 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0,
      \tptr_reg[0]_0\ => sort_U0_n_97
    );
filtered_value_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_mb6
     port map (
      ADDRARDADDR(0) => memcore_iaddr_31(0),
      ADDRBWRADDR(0) => memcore_taddr_30(0),
      D(7 downto 0) => filter_U0_n_out_din(7 downto 0),
      DOBDO(8 downto 0) => filtered_value_V_t_q0(8 downto 0),
      E(0) => filter_U0_out_value_V_we0,
      Q(8 downto 0) => stream_buffer_0_chan_dout(40 downto 32),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      empty_n_reg_0(0) => tmp_fu_6657_p3,
      empty_n_reg_1(0) => ap_CS_fsm_state5,
      empty_n_reg_2 => filter_U0_n_25,
      extLd8_loc_channel_empty_n => extLd8_loc_channel_empty_n,
      filter_U0_ap_done => filter_U0_ap_done,
      filter_U0_in_data_V_read => filter_U0_in_data_V_read,
      filtered_frequency_V_t_empty_n => filtered_frequency_V_t_empty_n,
      filtered_value_V_i_full_n => filtered_value_V_i_full_n,
      filtered_value_V_t_empty_n => filtered_value_V_t_empty_n,
      full_n_reg_0 => ap_sync_reg_channel_write_filtered_value_V_reg_n_7,
      \iptr_reg[0]_0\ => filter_U0_n_29,
      sort_U0_ap_start => sort_U0_ap_start,
      sort_U0_in_value_V_address0(7 downto 0) => sort_U0_in_value_V_address0(7 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0,
      \tptr_reg[0]_0\ => sort_U0_n_96
    );
huffman_encoding_AXILiteS_s_axi_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_AXILiteS_s_axi
     port map (
      E(0) => Block_proc_U0_num_nonzero_symbols_ap_vld,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      Loop_read_stream_pro_U0_ap_start => Loop_read_stream_pro_U0_ap_start,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_sync_done => ap_sync_done,
      int_ap_ready_reg_0(0) => Loop_read_stream_pro_U0_ap_ready,
      int_num_nonzero_symbols_ap_vld_reg_0 => extLd_loc_c19_U_n_9,
      interrupt => interrupt,
      num_nonzero_symbols(8 downto 0) => Block_proc_U0_num_nonzero_symbols(8 downto 0),
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(8 downto 0) => \^s_axi_axilites_rdata\(8 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(2) => s_axi_AXILiteS_WDATA(7),
      s_axi_AXILiteS_WDATA(1 downto 0) => s_axi_AXILiteS_WDATA(1 downto 0),
      s_axi_AXILiteS_WSTRB(0) => s_axi_AXILiteS_WSTRB(0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
left_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU
     port map (
      ADDRARDADDR(7 downto 0) => \buf_a0[1]_16\(7 downto 0),
      DIADI(8) => create_tree_U0_n_56,
      DIADI(7) => create_tree_U0_n_57,
      DIADI(6) => create_tree_U0_n_58,
      DIADI(5) => create_tree_U0_n_59,
      DIADI(4) => create_tree_U0_n_60,
      DIADI(3) => create_tree_U0_n_61,
      DIADI(2) => create_tree_U0_n_62,
      DIADI(1) => create_tree_U0_n_63,
      DIADI(0) => create_tree_U0_n_64,
      Q(0) => ap_CS_fsm_state4_24,
      SS(0) => ap_rst_n_inv,
      WEA(0) => \buf_we0[0]_25\,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_left_V => ap_sync_reg_channel_write_left_V,
      \count_reg[1]_0\(2) => compute_bit_length_U0_ap_ready,
      \count_reg[1]_0\(1) => ap_CS_fsm_state6,
      \count_reg[1]_0\(0) => compute_bit_length_U0_right_V_ce1,
      create_tree_U0_ap_done => create_tree_U0_ap_done,
      iptr => iptr,
      \iptr_reg[0]_0\ => create_tree_U0_n_28,
      left_V_i_full_n => left_V_i_full_n,
      left_V_t_empty_n => left_V_t_empty_n,
      push_buf => push_buf_26,
      ram_reg(8 downto 0) => left_V_t_q0(8 downto 0),
      ram_reg_0(8 downto 0) => left_V_t_q1(8 downto 0),
      ram_reg_1(7 downto 0) => \buf_a0[0]_13\(7 downto 0),
      ram_reg_2(6) => compute_bit_length_U0_n_71,
      ram_reg_2(5) => compute_bit_length_U0_n_72,
      ram_reg_2(4) => compute_bit_length_U0_n_73,
      ram_reg_2(3) => compute_bit_length_U0_n_74,
      ram_reg_2(2) => compute_bit_length_U0_n_75,
      ram_reg_2(1) => compute_bit_length_U0_n_76,
      ram_reg_2(0) => compute_bit_length_U0_n_77,
      ram_reg_3(6) => compute_bit_length_U0_n_78,
      ram_reg_3(5) => compute_bit_length_U0_n_79,
      ram_reg_3(4) => compute_bit_length_U0_n_80,
      ram_reg_3(3) => compute_bit_length_U0_n_81,
      ram_reg_3(2) => compute_bit_length_U0_n_82,
      ram_reg_3(1) => compute_bit_length_U0_n_83,
      ram_reg_3(0) => compute_bit_length_U0_n_84,
      ram_reg_4(8) => create_tree_U0_n_65,
      ram_reg_4(7) => create_tree_U0_n_66,
      ram_reg_4(6) => create_tree_U0_n_67,
      ram_reg_4(5) => create_tree_U0_n_68,
      ram_reg_4(4) => create_tree_U0_n_69,
      ram_reg_4(3) => create_tree_U0_n_70,
      ram_reg_4(2) => create_tree_U0_n_71,
      ram_reg_4(1) => create_tree_U0_n_72,
      ram_reg_4(0) => create_tree_U0_n_73,
      ram_reg_5(0) => zext_ln13_reg_543(2)
    );
length_histogram_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Aem
     port map (
      DOBDO(8 downto 0) => length_histogram_V_t_q0(8 downto 0),
      Q(0) => truncate_tree_U0_input_length_histogram_V_ce0,
      SS(0) => ap_rst_n_inv,
      WEA(0) => compute_bit_length_U0_length_histogram_V_ce0,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_17,
      compute_bit_length_U0_ap_continue => compute_bit_length_U0_ap_continue,
      compute_bit_length_U0_length_histogram_V_we0 => compute_bit_length_U0_length_histogram_V_we0,
      \count_reg[0]_0\(0) => compute_bit_length_U0_ap_ready,
      empty_n_reg_0 => compute_bit_length_U0_n_55,
      full_n => full_n_14,
      \iptr_reg[0]_0\(0) => memcore_iaddr_32(0),
      \iptr_reg[0]_1\ => compute_bit_length_U0_n_56,
      length_histogram_V_d0(8 downto 0) => compute_bit_length_U0_length_histogram_V_d0(8 downto 0),
      ram_reg(5 downto 0) => compute_bit_length_U0_length_histogram_V_address0(5 downto 0),
      ram_reg_0(5 downto 0) => truncate_tree_U0_input_length_histogram_V_address0(5 downto 0),
      truncate_tree_U0_ap_ready => truncate_tree_U0_ap_ready,
      truncate_tree_U0_ap_start => truncate_tree_U0_ap_start
    );
n_c18_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d3_A
     port map (
      Block_huffman_encodi_U0_ap_start => Block_huffman_encodi_U0_ap_start,
      Loop_copy_sorted_pro_U0_n_read => Loop_copy_sorted_pro_U0_n_read,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      \in\(8 downto 0) => n_c_dout(8 downto 0),
      \mOutPtr_reg[1]_0\ => start_for_Block_hEe0_U_n_10,
      \mOutPtr_reg[2]_0\ => n_c_U_n_20,
      n_c18_empty_n => n_c18_empty_n,
      n_c18_full_n => n_c18_full_n,
      n_c_empty_n => n_c_empty_n,
      \out\(8 downto 0) => n_c18_dout(8 downto 0)
    );
n_c_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d2_A_3
     port map (
      Block_huffman_encodi_U0_ap_ready => Block_huffman_encodi_U0_ap_ready,
      Block_huffman_encodi_U0_ap_start => Block_huffman_encodi_U0_ap_start,
      D(8 downto 0) => filter_U0_n_out_din(8 downto 0),
      Q(0) => ap_CS_fsm_state4_28,
      \SRL_SIG_reg[0][8]\ => start_for_Block_hEe0_U_n_10,
      \SRL_SIG_reg[1][8]\(8 downto 0) => Block_huffman_encodi_U0_ap_return(8 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_return_preg(8 downto 0) => ap_return_preg(8 downto 0),
      ap_rst_n => ap_rst_n,
      \in\(8 downto 0) => n_c_dout(8 downto 0),
      internal_empty_n_reg_0 => n_c_U_n_19,
      internal_empty_n_reg_1 => n_c_U_n_20,
      internal_empty_n_reg_2 => filter_U0_n_24,
      n_c18_full_n => n_c18_full_n,
      n_c_empty_n => n_c_empty_n,
      n_c_full_n => n_c_full_n
    );
parent_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_4
     port map (
      ADDRARDADDR(7 downto 0) => child_depth_V_address1(7 downto 0),
      ADDRBWRADDR(1 downto 0) => child_depth_V_address0(1 downto 0),
      D(8 downto 0) => parent_V_t_q0(8 downto 0),
      DOADO(3) => \buf_q0[1]_34\(7),
      DOADO(2 downto 1) => \buf_q0[1]_34\(5 downto 4),
      DOADO(0) => \buf_q0[1]_34\(2),
      Q(4) => compute_bit_length_U0_ap_ready,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => compute_bit_length_U0_right_V_ce1,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_sync_reg_channel_write_parent_V => ap_sync_reg_channel_write_parent_V,
      create_tree_U0_ap_done => create_tree_U0_ap_done,
      create_tree_U0_parent_V_ce0 => create_tree_U0_parent_V_ce0,
      int_ap_idle_reg => start_for_Block_hEe0_U_n_13,
      int_ap_idle_reg_0 => truncated_length_his_1_U_n_19,
      int_ap_idle_reg_1 => sorted_1_U_n_43,
      iptr => iptr_33,
      \iptr_reg[0]_0\ => create_tree_U0_n_9,
      left_V_t_empty_n => left_V_t_empty_n,
      parent_V_i_full_n => parent_V_i_full_n,
      parent_V_t_empty_n => parent_V_t_empty_n,
      prev_tptr => prev_tptr,
      push_buf => push_buf_27,
      ram_reg(3) => \buf_q0[0]_35\(7),
      ram_reg(2 downto 1) => \buf_q0[0]_35\(5 downto 4),
      ram_reg(0) => \buf_q0[0]_35\(2),
      ram_reg_0(8 downto 0) => parent_V_t_q1(8 downto 0),
      ram_reg_1(7 downto 0) => \buf_a0[0]_20\(7 downto 0),
      ram_reg_10(7 downto 0) => op2_assign_reg_360_reg(7 downto 0),
      ram_reg_2(6) => compute_bit_length_U0_n_85,
      ram_reg_2(5) => compute_bit_length_U0_n_86,
      ram_reg_2(4) => compute_bit_length_U0_n_87,
      ram_reg_2(3) => compute_bit_length_U0_n_88,
      ram_reg_2(2) => compute_bit_length_U0_n_89,
      ram_reg_2(1) => compute_bit_length_U0_n_90,
      ram_reg_2(0) => compute_bit_length_U0_n_91,
      ram_reg_3(8) => create_tree_U0_n_92,
      ram_reg_3(7) => create_tree_U0_n_93,
      ram_reg_3(6) => create_tree_U0_n_94,
      ram_reg_3(5) => create_tree_U0_n_95,
      ram_reg_3(4) => create_tree_U0_n_96,
      ram_reg_3(3) => create_tree_U0_n_97,
      ram_reg_3(2) => create_tree_U0_n_98,
      ram_reg_3(1) => create_tree_U0_n_99,
      ram_reg_3(0) => create_tree_U0_n_100,
      ram_reg_4(0) => create_tree_U0_n_54,
      ram_reg_5(7 downto 0) => \buf_a0[1]_21\(7 downto 0),
      ram_reg_6(6) => compute_bit_length_U0_n_92,
      ram_reg_6(5) => compute_bit_length_U0_n_93,
      ram_reg_6(4) => compute_bit_length_U0_n_94,
      ram_reg_6(3) => compute_bit_length_U0_n_95,
      ram_reg_6(2) => compute_bit_length_U0_n_96,
      ram_reg_6(1) => compute_bit_length_U0_n_97,
      ram_reg_6(0) => compute_bit_length_U0_n_98,
      ram_reg_7(8) => create_tree_U0_n_101,
      ram_reg_7(7) => create_tree_U0_n_102,
      ram_reg_7(6) => create_tree_U0_n_103,
      ram_reg_7(5) => create_tree_U0_n_104,
      ram_reg_7(4) => create_tree_U0_n_105,
      ram_reg_7(3) => create_tree_U0_n_106,
      ram_reg_7(2) => create_tree_U0_n_107,
      ram_reg_7(1) => create_tree_U0_n_108,
      ram_reg_7(0) => create_tree_U0_n_109,
      ram_reg_8(0) => create_tree_U0_n_55,
      ram_reg_9(2) => zext_ln13_reg_543(2),
      ram_reg_9(1 downto 0) => compute_bit_length_U0_right_V_address1(1 downto 0),
      right_V_t_empty_n => right_V_t_empty_n
    );
right_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_rcU_5
     port map (
      ADDRARDADDR(7 downto 0) => \buf_a0[1]_15\(7 downto 0),
      Q(2) => compute_bit_length_U0_ap_ready,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => compute_bit_length_U0_right_V_ce1,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      compute_bit_length_U0_ap_start => compute_bit_length_U0_ap_start,
      \count_reg[0]_0\ => ap_sync_reg_channel_write_right_V_reg_n_7,
      create_tree_U0_ap_done => create_tree_U0_ap_done,
      iptr => iptr_36,
      \iptr_reg[0]_0\ => create_tree_U0_n_48,
      left_V_t_empty_n => left_V_t_empty_n,
      parent_V_t_empty_n => parent_V_t_empty_n,
      push_buf => push_buf,
      ram_reg(8 downto 0) => right_V_t_q0(8 downto 0),
      ram_reg_0(8 downto 0) => right_V_t_q1(8 downto 0),
      ram_reg_1(7 downto 0) => \buf_a0[0]_12\(7 downto 0),
      ram_reg_10(0) => zext_ln13_reg_543(2),
      ram_reg_2(6) => compute_bit_length_U0_n_57,
      ram_reg_2(5) => compute_bit_length_U0_n_58,
      ram_reg_2(4) => compute_bit_length_U0_n_59,
      ram_reg_2(3) => compute_bit_length_U0_n_60,
      ram_reg_2(2) => compute_bit_length_U0_n_61,
      ram_reg_2(1) => compute_bit_length_U0_n_62,
      ram_reg_2(0) => compute_bit_length_U0_n_63,
      ram_reg_3(8) => create_tree_U0_n_74,
      ram_reg_3(7) => create_tree_U0_n_75,
      ram_reg_3(6) => create_tree_U0_n_76,
      ram_reg_3(5) => create_tree_U0_n_77,
      ram_reg_3(4) => create_tree_U0_n_78,
      ram_reg_3(3) => create_tree_U0_n_79,
      ram_reg_3(2) => create_tree_U0_n_80,
      ram_reg_3(1) => create_tree_U0_n_81,
      ram_reg_3(0) => create_tree_U0_n_82,
      ram_reg_4(0) => \buf_we0[0]_23\,
      ram_reg_5(6) => compute_bit_length_U0_n_64,
      ram_reg_5(5) => compute_bit_length_U0_n_65,
      ram_reg_5(4) => compute_bit_length_U0_n_66,
      ram_reg_5(3) => compute_bit_length_U0_n_67,
      ram_reg_5(2) => compute_bit_length_U0_n_68,
      ram_reg_5(1) => compute_bit_length_U0_n_69,
      ram_reg_5(0) => compute_bit_length_U0_n_70,
      ram_reg_6(8) => create_tree_U0_n_83,
      ram_reg_6(7) => create_tree_U0_n_84,
      ram_reg_6(6) => create_tree_U0_n_85,
      ram_reg_6(5) => create_tree_U0_n_86,
      ram_reg_6(4) => create_tree_U0_n_87,
      ram_reg_6(3) => create_tree_U0_n_88,
      ram_reg_6(2) => create_tree_U0_n_89,
      ram_reg_6(1) => create_tree_U0_n_90,
      ram_reg_6(0) => create_tree_U0_n_91,
      ram_reg_7(0) => \buf_we0[1]_22\,
      ram_reg_8 => create_tree_U0_n_46,
      ram_reg_9 => create_tree_U0_n_44,
      right_V_i_full_n => right_V_i_full_n,
      right_V_t_empty_n => right_V_t_empty_n
    );
sort_U0: entity work.design_1_huffman_encoding_0_1_sort
     port map (
      ADDRARDADDR(0) => memcore_iaddr_37(0),
      ADDRBWRADDR(0) => memcore_iaddr_38(0),
      Block_huffman_encodi_U0_ap_continue => Block_huffman_encodi_U0_ap_continue,
      CO(0) => ap_condition_pp0_exit_iter0_state2,
      DOADO(8 downto 0) => sort_U0_out_value_V_d0(8 downto 0),
      DOBDO(8 downto 0) => filtered_value_V_t_q0(8 downto 0),
      Q(1) => ap_CS_fsm_state5,
      Q(0) => sort_U0_n_60,
      S(0) => sort_U0_n_79,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => sorted_1_U_n_42,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_sorted_0 => ap_sync_reg_channel_write_sorted_0,
      ap_sync_reg_channel_write_sorted_0_reg => sort_U0_n_92,
      ap_sync_reg_channel_write_sorted_0_reg_0 => sort_U0_n_93,
      ap_sync_reg_channel_write_sorted_0_reg_1 => sort_U0_n_94,
      ap_sync_reg_channel_write_sorted_0_reg_2 => ap_sync_reg_channel_write_sorted_1_reg_n_7,
      ap_sync_reg_channel_write_sorted_1_reg => sort_U0_n_95,
      extLd8_loc_channel_empty_n => extLd8_loc_channel_empty_n,
      filtered_frequency_V_t_empty_n => filtered_frequency_V_t_empty_n,
      filtered_frequency_V_t_q0(31 downto 0) => filtered_frequency_V_t_q0(31 downto 0),
      filtered_value_V_t_empty_n => filtered_value_V_t_empty_n,
      full_n_reg => sort_U0_n_90,
      full_n_reg_0 => sort_U0_n_91,
      \icmp_ln40_reg_6981_reg[0]_0\(0) => icmp_ln40_fu_6685_p2,
      internal_full_n_reg => start_for_Block_hEe0_U_n_10,
      \j5_0_i_i_reg_1763_reg[8]_0\(8) => \j5_0_i_i_reg_1763_reg__0\(8),
      \j5_0_i_i_reg_1763_reg[8]_0\(7 downto 0) => j5_0_i_i_reg_1763_reg(7 downto 0),
      \j7_0_i_i_reg_4725_reg[8]_0\(5) => \j7_0_i_i_reg_4725_reg__0\(8),
      \j7_0_i_i_reg_4725_reg[8]_0\(4 downto 0) => j7_0_i_i_reg_4725_reg(7 downto 3),
      j_0_i_i_reg_301_reg(0) => j_0_i_i_reg_301_reg(8),
      \location_curr_V_reg_7056_reg[7]_0\(7 downto 0) => sort_U0_out_value_V_address0(7 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \op2_assign_i_reg_684_reg[5]_0\(0) => tmp_fu_6657_p3,
      \op2_assign_i_reg_684_reg[5]_1\ => sort_U0_n_96,
      \op2_assign_i_reg_684_reg[5]_2\ => sort_U0_n_97,
      sort_U0_ap_done => sort_U0_ap_done,
      sort_U0_ap_ready => sort_U0_ap_ready,
      sort_U0_in_value_V_address0(7 downto 0) => sort_U0_in_value_V_address0(7 downto 0),
      sort_U0_in_value_V_ce0 => sort_U0_in_value_V_ce0,
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0,
      sort_U0_out_value_V_we0 => sort_U0_out_value_V_we0,
      sorted_0_i_full_n => sorted_0_i_full_n,
      sorted_1_i_full_n => sorted_1_i_full_n,
      \tptr_reg[0]\(0) => memcore_taddr_30(0),
      \tptr_reg[0]_0\(0) => memcore_taddr(0),
      \zext_ln69_reg_7040_reg[0]_0\(0) => icmp_ln67_fu_6842_p2,
      \zext_ln69_reg_7040_reg[7]_i_2\(2 downto 0) => extLd8_loc_channel_dout(2 downto 0)
    );
sorted_0_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_mb6_6
     port map (
      ADDRARDADDR(0) => memcore_iaddr_37(0),
      DOADO(8 downto 0) => sort_U0_out_value_V_d0(8 downto 0),
      Loop_copy_sorted_pro_U0_extLd_out_out1_write => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_sync_reg_channel_write_sorted_0 => ap_sync_reg_channel_write_sorted_0,
      empty_n_reg_0 => sorted_0_U_n_19,
      empty_n_reg_1 => sort_U0_n_90,
      if_din(8 downto 0) => sorted_0_t_q0(8 downto 0),
      \iptr_reg[0]_0\ => sort_U0_n_94,
      ram_reg(7 downto 0) => sort_U0_out_value_V_address0(7 downto 0),
      ram_reg_0(7 downto 0) => Loop_copy_sorted_pro_U0_sorted_0_address0(7 downto 0),
      sort_U0_ap_done => sort_U0_ap_done,
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0,
      sort_U0_out_value_V_we0 => sort_U0_out_value_V_we0,
      sorted_0_i_full_n => sorted_0_i_full_n,
      sorted_0_t_empty_n => sorted_0_t_empty_n,
      sorted_1_t_empty_n => sorted_1_t_empty_n,
      start_for_Block_proc_U0_full_n => start_for_Block_proc_U0_full_n,
      start_for_create_tree_U0_full_n => start_for_create_tree_U0_full_n,
      start_once_reg => start_once_reg
    );
sorted_1_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_ncg_7
     port map (
      ADDRBWRADDR(0) => memcore_iaddr_38(0),
      Loop_copy_sorted_pro_U0_extLd_out_out1_write => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      Loop_copy_sorted_pro_U0_sorted_0_ce0 => Loop_copy_sorted_pro_U0_sorted_0_ce0,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg_reg => ap_sync_reg_channel_write_sorted_1_reg_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => sorted_1_U_n_42,
      ap_sync_reg_channel_write_sorted_0 => ap_sync_reg_channel_write_sorted_0,
      empty_n_reg_0 => sorted_1_U_n_43,
      empty_n_reg_1 => sort_U0_n_91,
      filtered_frequency_V_t_empty_n => filtered_frequency_V_t_empty_n,
      filtered_value_V_t_empty_n => filtered_value_V_t_empty_n,
      if_din(31 downto 0) => sorted_1_t_q0(31 downto 0),
      \iptr_reg[0]_0\ => sort_U0_n_95,
      ram_reg(7 downto 0) => Loop_copy_sorted_pro_U0_sorted_0_address0(7 downto 0),
      ram_reg_0(7 downto 0) => sort_U0_out_value_V_address0(7 downto 0),
      sort_U0_ap_done => sort_U0_ap_done,
      sort_U0_out_frequency_V_d0(31 downto 0) => sort_U0_out_frequency_V_d0(31 downto 0),
      sort_U0_out_value_V_ce0 => sort_U0_out_value_V_ce0,
      sort_U0_out_value_V_we0 => sort_U0_out_value_V_we0,
      sorted_0_i_full_n => sorted_0_i_full_n,
      sorted_0_t_empty_n => sorted_0_t_empty_n,
      sorted_1_i_full_n => sorted_1_i_full_n,
      sorted_1_t_empty_n => sorted_1_t_empty_n,
      sorted_copy2_value_V_t_empty_n => sorted_copy2_value_V_t_empty_n,
      stream_buffer_3_t_empty_n => stream_buffer_3_t_empty_n
    );
sorted_copy1_0_chann_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d256_A
     port map (
      Q(0) => ap_CS_fsm_state3,
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => Loop_copy_sorted_pro_U0_sorted_copy1_0_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      create_tree_U0_in_frequency_V_read => create_tree_U0_in_frequency_V_read,
      dout_valid_reg_0 => sorted_copy1_0_chann_U_n_8,
      empty_n_reg_0 => Loop_copy_sorted_pro_U0_n_40,
      if_din(8 downto 0) => sorted_0_t_q0(8 downto 0),
      if_dout(8 downto 0) => sorted_copy1_0_chann_dout(8 downto 0),
      sorted_copy1_0_chann_empty_n => sorted_copy1_0_chann_empty_n,
      sorted_copy1_0_chann_full_n => sorted_copy1_0_chann_full_n,
      sorted_copy1_1_chann_empty_n => sorted_copy1_1_chann_empty_n,
      sorted_copy1_1_chann_full_n => sorted_copy1_1_chann_full_n
    );
sorted_copy1_1_chann_U: entity work.design_1_huffman_encoding_0_1_fifo_w32_d256_A
     port map (
      Q(0) => ap_CS_fsm_state3,
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => Loop_copy_sorted_pro_U0_sorted_copy1_0_write,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      create_tree_U0_in_frequency_V_read => create_tree_U0_in_frequency_V_read,
      empty_n_reg_0 => Loop_copy_sorted_pro_U0_n_41,
      if_din(31 downto 0) => sorted_1_t_q0(31 downto 0),
      if_dout(31 downto 0) => sorted_copy1_1_chann_dout(31 downto 0),
      sorted_copy1_0_chann_full_n => sorted_copy1_0_chann_full_n,
      sorted_copy1_1_chann_empty_n => sorted_copy1_1_chann_empty_n,
      sorted_copy1_1_chann_full_n => sorted_copy1_1_chann_full_n
    );
sorted_copy2_value_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_mb6_8
     port map (
      ADDRARDADDR(0) => memcore_iaddr_39(0),
      DOBDO(7 downto 0) => sorted_copy2_value_V_t_q0(7 downto 0),
      Loop_copy_sorted_pro_U0_ap_continue => Loop_copy_sorted_pro_U0_ap_continue,
      Loop_copy_sorted_pro_U0_extLd_out_out1_write => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      SS(0) => ap_rst_n_inv,
      WEBWE(0) => Loop_copy_sorted_pro_U0_sorted_copy1_0_write,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_1,
      canonize_tree_U0_ap_ready => canonize_tree_U0_ap_ready,
      empty_n_reg_0(0) => icmp_ln21_fu_190_p2,
      empty_n_reg_1 => Loop_copy_sorted_pro_U0_n_36,
      full_n => full_n,
      full_n_reg_0 => Loop_copy_sorted_pro_U0_n_35,
      if_din(8 downto 0) => sorted_0_t_q0(8 downto 0),
      \iptr_reg[0]_0\ => Loop_copy_sorted_pro_U0_n_39,
      ram_reg(1) => canonize_tree_U0_sorted_value_V_ce0,
      ram_reg(0) => ap_CS_fsm_state3_9,
      ram_reg_0(7 downto 0) => Loop_copy_sorted_pro_U0_sorted_copy2_value_V_address0(7 downto 0),
      ram_reg_1(7 downto 0) => canonize_tree_U0_sorted_value_V_address0(7 downto 0),
      sorted_copy2_value_V_t_empty_n => sorted_copy2_value_V_t_empty_n
    );
start_for_Block_hEe0_U: entity work.design_1_huffman_encoding_0_1_start_for_Block_hEe0
     port map (
      Block_huffman_encodi_U0_ap_continue => Block_huffman_encodi_U0_ap_continue,
      Block_huffman_encodi_U0_ap_start => Block_huffman_encodi_U0_ap_start,
      Block_proc_U0_ap_start => Block_proc_U0_ap_start,
      Q(0) => truncate_tree_U0_n_21,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      extLd8_loc_channel_empty_n => extLd8_loc_channel_empty_n,
      filter_U0_ap_start => filter_U0_ap_start,
      int_ap_idle_reg => Loop_read_stream_pro_U0_n_20,
      internal_empty_n_reg_0 => start_for_Block_hEe0_U_n_10,
      internal_empty_n_reg_1 => start_for_Block_hEe0_U_n_11,
      internal_empty_n_reg_2 => start_for_Block_hEe0_U_n_12,
      internal_empty_n_reg_3 => start_for_Block_hEe0_U_n_13,
      internal_full_n_reg_0 => start_for_Block_hEe0_U_n_9,
      \mOutPtr_reg[1]_0\ => n_c_U_n_19,
      n_c18_full_n => n_c18_full_n,
      n_c_empty_n => n_c_empty_n,
      start_for_Block_huffman_encodi_U0_full_n => start_for_Block_huffman_encodi_U0_full_n,
      start_once_reg => start_once_reg_29,
      truncate_tree_U0_ap_start => truncate_tree_U0_ap_start
    );
start_for_Block_pGfk_U: entity work.design_1_huffman_encoding_0_1_start_for_Block_pGfk
     port map (
      Block_proc_U0_ap_start => Block_proc_U0_ap_start,
      E(0) => Block_proc_U0_num_nonzero_symbols_ap_vld,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      extLd_loc_c19_empty_n => extLd_loc_c19_empty_n,
      \mOutPtr_reg[0]_0\ => extLd_loc_c19_U_n_9,
      \mOutPtr_reg[0]_1\ => sorted_0_U_n_19,
      \mOutPtr_reg[1]_0\ => Loop_copy_sorted_pro_U0_n_38,
      start_for_Block_proc_U0_full_n => start_for_Block_proc_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_create_Ffa_U: entity work.design_1_huffman_encoding_0_1_start_for_create_Ffa
     port map (
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_ready => create_tree_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      create_tree_U0_ap_start => create_tree_U0_ap_start,
      \mOutPtr_reg[0]_0\ => sorted_0_U_n_19,
      \mOutPtr_reg[1]_0\ => Loop_copy_sorted_pro_U0_n_37,
      start_for_create_tree_U0_full_n => start_for_create_tree_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_filter_U0_U: entity work.design_1_huffman_encoding_0_1_start_for_filter_U0
     port map (
      Loop_read_stream_pro_U0_ap_start => Loop_read_stream_pro_U0_ap_start,
      Q(0) => ap_CS_fsm_state4_28,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      filter_U0_ap_ready => filter_U0_ap_ready,
      filter_U0_ap_start => filter_U0_ap_start,
      n_c_full_n => n_c_full_n,
      start_for_filter_U0_full_n => start_for_filter_U0_full_n,
      start_once_reg => start_once_reg_5
    );
stream_buffer_0_chan_U: entity work.design_1_huffman_encoding_0_1_fifo_w41_d256_A
     port map (
      D(40 downto 0) => Loop_read_stream_pro_U0_stream_buffer_0_din(40 downto 0),
      E(0) => filter_U0_out_value_V_we0,
      Loop_read_stream_pro_U0_stream_buffer_0_write => Loop_read_stream_pro_U0_stream_buffer_0_write,
      Q(0) => ap_CS_fsm_pp0_stage0,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_buf_reg[40]_0\(40 downto 0) => stream_buffer_0_chan_dout(40 downto 0),
      filter_U0_in_data_V_read => filter_U0_in_data_V_read,
      stream_buffer_0_chan_empty_n => stream_buffer_0_chan_empty_n,
      stream_buffer_0_chan_full_n => stream_buffer_0_chan_full_n,
      \usedw_reg[0]_0\ => filter_U0_n_8,
      \waddr_reg[0]_0\(0) => push
    );
stream_buffer_3_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI
     port map (
      A(0) => memcore_iaddr_41(0),
      DPRA(0) => memcore_taddr_40(0),
      Loop_read_stream_pro_U0_stream_buffer_3_d0 => Loop_read_stream_pro_U0_stream_buffer_3_d0,
      Q(5 downto 0) => Loop_read_stream_pro_U0_stream_buffer_3_address0(5 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_6,
      ap_sync_reg_channel_write_stream_buffer_3 => ap_sync_reg_channel_write_stream_buffer_3,
      \count_reg[0]_0\(0) => Loop_read_stream_pro_U0_ap_ready,
      \count_reg[0]_1\ => create_codeword_U0_n_56,
      empty_n_reg_0 => Loop_read_stream_pro_U0_n_22,
      full_n => full_n_4,
      \iptr_reg[0]_0\ => Loop_read_stream_pro_U0_n_31,
      \q1_reg[0]\ => Loop_read_stream_pro_U0_n_34,
      \q1_reg[0]_0\(7 downto 6) => create_codeword_U0_stream_buffer_user_V_address0(7 downto 6),
      \q1_reg[0]_0\(5 downto 0) => create_codeword_U0_symbol_bits_V_address0(5 downto 0),
      \q1_reg[0]_1\ => Loop_read_stream_pro_U0_n_35,
      \q1_reg[0]_2\ => Loop_read_stream_pro_U0_n_36,
      \q1_reg[0]_3\ => Loop_read_stream_pro_U0_n_37,
      \q1_reg[0]_4\(0) => create_codeword_U0_stream_buffer_user_V_ce0,
      stream_buffer_3_i_full_n => stream_buffer_3_i_full_n,
      stream_buffer_3_t_empty_n => stream_buffer_3_t_empty_n,
      stream_buffer_3_t_q0 => stream_buffer_3_t_q0,
      \tptr_reg[0]_0\ => create_codeword_U0_n_61
    );
stream_buffer_5_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_9
     port map (
      Loop_read_stream_pro_U0_stream_buffer_5_d0 => Loop_read_stream_pro_U0_stream_buffer_5_d0,
      Q(5 downto 0) => Loop_read_stream_pro_U0_stream_buffer_3_address0(5 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_6,
      ap_sync_reg_channel_write_stream_buffer_5 => ap_sync_reg_channel_write_stream_buffer_5,
      \count_reg[0]_0\(0) => Loop_read_stream_pro_U0_ap_ready,
      \count_reg[0]_1\ => create_codeword_U0_n_57,
      empty_n_reg_0 => Loop_read_stream_pro_U0_n_25,
      full_n => full_n_3,
      \iptr_reg[0]_0\(0) => memcore_iaddr_43(0),
      \iptr_reg[0]_1\ => Loop_read_stream_pro_U0_n_32,
      \q1_reg[0]\ => Loop_read_stream_pro_U0_n_34,
      \q1_reg[0]_0\(7 downto 6) => create_codeword_U0_stream_buffer_user_V_address0(7 downto 6),
      \q1_reg[0]_0\(5 downto 0) => create_codeword_U0_symbol_bits_V_address0(5 downto 0),
      \q1_reg[0]_1\ => Loop_read_stream_pro_U0_n_35,
      \q1_reg[0]_2\ => Loop_read_stream_pro_U0_n_36,
      \q1_reg[0]_3\ => Loop_read_stream_pro_U0_n_37,
      \q1_reg[0]_4\(0) => create_codeword_U0_stream_buffer_user_V_ce0,
      stream_buffer_5_i_full_n => stream_buffer_5_i_full_n,
      stream_buffer_5_t_empty_n => stream_buffer_5_t_empty_n,
      stream_buffer_5_t_q0 => stream_buffer_5_t_q0,
      \tptr_reg[0]_0\(0) => memcore_taddr_42(0),
      \tptr_reg[0]_1\ => create_codeword_U0_n_62
    );
stream_buffer_6_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_wdI_10
     port map (
      Loop_read_stream_pro_U0_ap_done => Loop_read_stream_pro_U0_ap_done,
      Loop_read_stream_pro_U0_stream_buffer_6_d0 => Loop_read_stream_pro_U0_stream_buffer_6_d0,
      Q(5 downto 0) => Loop_read_stream_pro_U0_stream_buffer_3_address0(5 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_6,
      ap_done_reg_reg => ap_sync_reg_channel_write_stream_buffer_6_reg_n_7,
      ap_done_reg_reg_0 => Loop_read_stream_pro_U0_n_23,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_stream_buffer_3 => ap_sync_reg_channel_write_stream_buffer_3,
      ap_sync_reg_channel_write_stream_buffer_5 => ap_sync_reg_channel_write_stream_buffer_5,
      ap_sync_reg_channel_write_stream_buffer_6 => ap_sync_reg_channel_write_stream_buffer_6,
      ap_sync_reg_channel_write_stream_buffer_6_reg => stream_buffer_6_U_n_11,
      \count_reg[0]_0\(0) => Loop_read_stream_pro_U0_ap_ready,
      \count_reg[0]_1\ => create_codeword_U0_n_58,
      empty_n_reg_0 => Loop_read_stream_pro_U0_n_27,
      full_n => full_n_2,
      \iptr_reg[0]_0\(0) => memcore_iaddr_45(0),
      \iptr_reg[0]_1\ => Loop_read_stream_pro_U0_n_33,
      \q1_reg[0]\ => Loop_read_stream_pro_U0_n_34,
      \q1_reg[0]_0\(7 downto 6) => create_codeword_U0_stream_buffer_user_V_address0(7 downto 6),
      \q1_reg[0]_0\(5 downto 0) => create_codeword_U0_symbol_bits_V_address0(5 downto 0),
      \q1_reg[0]_1\ => Loop_read_stream_pro_U0_n_35,
      \q1_reg[0]_2\ => Loop_read_stream_pro_U0_n_36,
      \q1_reg[0]_3\ => Loop_read_stream_pro_U0_n_37,
      \q1_reg[0]_4\(0) => create_codeword_U0_stream_buffer_user_V_ce0,
      stream_buffer_5_i_full_n => stream_buffer_5_i_full_n,
      stream_buffer_6_i_full_n => stream_buffer_6_i_full_n,
      stream_buffer_6_t_empty_n => stream_buffer_6_t_empty_n,
      stream_buffer_6_t_q0 => stream_buffer_6_t_q0,
      \tptr_reg[0]_0\(0) => memcore_taddr_44(0),
      \tptr_reg[0]_1\ => create_codeword_U0_n_63
    );
symbol_bits_V_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_DeQ
     port map (
      ADDRARDADDR(7 downto 0) => canonize_tree_U0_symbol_bits_V_address0(7 downto 0),
      DIADI(4) => canonize_tree_U0_n_55,
      DIADI(3) => canonize_tree_U0_n_56,
      DIADI(2) => canonize_tree_U0_n_57,
      DIADI(1) => canonize_tree_U0_n_58,
      DIADI(0) => canonize_tree_U0_n_59,
      DOBDO(4 downto 0) => symbol_bits_V_t_q0(4 downto 0),
      E(0) => first_codeword_V_add_1_reg_5020,
      Q(1) => ap_CS_fsm_state6_19,
      Q(0) => create_codeword_U0_stream_buffer_user_V_ce0,
      SS(0) => ap_rst_n_inv,
      WEA(0) => canonize_tree_U0_symbol_bits_V_ce0,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_11,
      canonize_tree_U0_ap_continue => canonize_tree_U0_ap_continue,
      canonize_tree_U0_symbol_bits_V_we0 => canonize_tree_U0_symbol_bits_V_we0,
      \count_reg[0]_0\(0) => ap_CS_fsm_state3_9,
      \count_reg[0]_1\(0) => icmp_ln21_fu_190_p2,
      \count_reg[0]_2\ => create_codeword_U0_n_59,
      create_codeword_U0_ap_start => create_codeword_U0_ap_start,
      empty_n_reg_0 => canonize_tree_U0_n_53,
      full_n => full_n_8,
      icmp_ln883_fu_317_p2 => icmp_ln883_fu_317_p2,
      \iptr_reg[0]_0\(0) => memcore_iaddr_47(0),
      \iptr_reg[0]_1\ => canonize_tree_U0_n_54,
      ram_reg(7 downto 6) => create_codeword_U0_stream_buffer_user_V_address0(7 downto 6),
      ram_reg(5 downto 0) => create_codeword_U0_symbol_bits_V_address0(5 downto 0),
      stream_buffer_3_t_empty_n => stream_buffer_3_t_empty_n,
      stream_buffer_5_t_empty_n => stream_buffer_5_t_empty_n,
      stream_buffer_6_t_empty_n => stream_buffer_6_t_empty_n,
      symbol_bits_V_t_empty_n => symbol_bits_V_t_empty_n,
      \tptr_reg[0]_0\(0) => memcore_taddr_46(0),
      \tptr_reg[0]_1\ => create_codeword_U0_n_65,
      truncated_length_his_1_t_empty_n => truncated_length_his_1_t_empty_n
    );
truncate_tree_U0: entity work.design_1_huffman_encoding_0_1_truncate_tree
     port map (
      ADDRARDADDR(5) => truncate_tree_U0_n_33,
      ADDRARDADDR(4) => truncate_tree_U0_n_34,
      ADDRARDADDR(3) => truncate_tree_U0_n_35,
      ADDRARDADDR(2) => truncate_tree_U0_n_36,
      ADDRARDADDR(1) => truncate_tree_U0_n_37,
      ADDRARDADDR(0) => truncate_tree_U0_n_38,
      ADDRBWRADDR(2 downto 1) => \buf_a0[1]_10\(5 downto 4),
      ADDRBWRADDR(0) => \buf_a0[1]_10\(0),
      E(0) => ap_NS_fsm12_out,
      Q(0) => canonize_tree_U0_n_12,
      SS(0) => ap_rst_n_inv,
      WEA(0) => truncate_tree_U0_n_47,
      WEBWE(0) => truncate_tree_U0_n_49,
      \ap_CS_fsm_reg[13]_0\(5) => truncate_tree_U0_output_length_histogram2_V_ce0,
      \ap_CS_fsm_reg[13]_0\(4) => ap_CS_fsm_state12,
      \ap_CS_fsm_reg[13]_0\(3) => ap_CS_fsm_state10,
      \ap_CS_fsm_reg[13]_0\(2) => ap_CS_fsm_state6_48,
      \ap_CS_fsm_reg[13]_0\(1) => truncate_tree_U0_input_length_histogram_V_ce0,
      \ap_CS_fsm_reg[13]_0\(0) => truncate_tree_U0_n_21,
      \ap_CS_fsm_reg[2]_0\(0) => truncate_tree_U0_n_50,
      \ap_CS_fsm_reg[8]_0\ => truncate_tree_U0_n_45,
      \ap_CS_fsm_reg[8]_1\ => truncate_tree_U0_n_46,
      \ap_CS_fsm_reg[9]_0\(0) => truncate_tree_U0_n_48,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => truncated_length_his_U_n_22,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_truncated_length_his => ap_sync_reg_channel_write_truncated_length_his,
      ap_sync_reg_channel_write_truncated_length_his_1_reg => ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7,
      full_n_reg => truncate_tree_U0_n_31,
      full_n_reg_0 => truncate_tree_U0_n_32,
      grp_fu_199_p2 => grp_fu_199_p2,
      \i2_0_reg_188_reg[5]_0\(5) => truncate_tree_U0_n_39,
      \i2_0_reg_188_reg[5]_0\(4) => truncate_tree_U0_n_40,
      \i2_0_reg_188_reg[5]_0\(3) => truncate_tree_U0_n_41,
      \i2_0_reg_188_reg[5]_0\(2) => truncate_tree_U0_n_42,
      \i2_0_reg_188_reg[5]_0\(1) => truncate_tree_U0_n_43,
      \i2_0_reg_188_reg[5]_0\(0) => truncate_tree_U0_n_44,
      \i_0_reg_155_reg[5]_0\(5 downto 0) => truncate_tree_U0_input_length_histogram_V_address0(5 downto 0),
      iptr => iptr_50,
      ram_reg(1 downto 0) => canonize_tree_U0_codeword_length_histogram_V_address0(5 downto 4),
      truncate_tree_U0_ap_done => truncate_tree_U0_ap_done,
      truncate_tree_U0_ap_ready => truncate_tree_U0_ap_ready,
      truncate_tree_U0_ap_start => truncate_tree_U0_ap_start,
      truncate_tree_U0_output_length_histogram1_V_address0(5 downto 0) => truncate_tree_U0_output_length_histogram1_V_address0(5 downto 0),
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncated_length_his_1_i_full_n => truncated_length_his_1_i_full_n,
      truncated_length_his_i_full_n => truncated_length_his_i_full_n,
      \zext_ln45_reg_434_reg[5]_0\(5 downto 0) => truncate_tree_U0_output_length_histogram2_V_address0(5 downto 0)
    );
truncated_length_his_1_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Aem_11
     port map (
      ADDRBWRADDR(0) => memcore_taddr_49(0),
      DIADI(8 downto 0) => truncated_length_his_i_q1(8 downto 0),
      Q(0) => filter_U0_n_12,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]\ => truncated_length_his_1_U_n_19,
      ap_clk => ap_clk,
      create_codeword_U0_ap_ready => create_codeword_U0_ap_ready,
      create_codeword_U0_codeword_length_histogram_V_ce0 => create_codeword_U0_codeword_length_histogram_V_ce0,
      empty_n_reg_0 => create_codeword_U0_n_55,
      full_n => full_n_18,
      full_n_reg_0 => truncated_length_his_1_U_n_20,
      int_ap_idle_reg => start_for_Block_hEe0_U_n_9,
      int_ap_idle_reg_0(0) => sort_U0_n_60,
      int_ap_idle_reg_1 => truncated_length_his_U_n_35,
      \iptr_reg[0]_0\ => ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7,
      ram_reg(8 downto 0) => truncated_length_his_1_t_q0(8 downto 0),
      ram_reg_0(0) => truncate_tree_U0_output_length_histogram2_V_ce0,
      ram_reg_1(5 downto 0) => truncate_tree_U0_output_length_histogram2_V_address0(5 downto 0),
      ram_reg_2(4 downto 0) => create_codeword_U0_codeword_length_histogram_V_address0(4 downto 0),
      sort_U0_ap_start => sort_U0_ap_start,
      stream_buffer_5_t_empty_n => stream_buffer_5_t_empty_n,
      stream_buffer_6_t_empty_n => stream_buffer_6_t_empty_n,
      symbol_bits_V_t_empty_n => symbol_bits_V_t_empty_n,
      \tptr_reg[0]_0\ => create_codeword_U0_n_64,
      truncate_tree_U0_ap_done => truncate_tree_U0_ap_done,
      truncate_tree_U0_ap_start => truncate_tree_U0_ap_start,
      truncated_length_his_1_i_full_n => truncated_length_his_1_i_full_n,
      truncated_length_his_1_t_empty_n => truncated_length_his_1_t_empty_n,
      truncated_length_his_t_empty_n => truncated_length_his_t_empty_n
    );
truncated_length_his_U: entity work.design_1_huffman_encoding_0_1_huffman_encoding_Bew
     port map (
      ADDRARDADDR(5) => truncate_tree_U0_n_33,
      ADDRARDADDR(4) => truncate_tree_U0_n_34,
      ADDRARDADDR(3) => truncate_tree_U0_n_35,
      ADDRARDADDR(2) => truncate_tree_U0_n_36,
      ADDRARDADDR(1) => truncate_tree_U0_n_37,
      ADDRARDADDR(0) => truncate_tree_U0_n_38,
      ADDRBWRADDR(5 downto 0) => \buf_a0[1]_10\(5 downto 0),
      D(0) => ap_NS_fsm(5),
      DIADI(8 downto 0) => truncated_length_his_i_q1(8 downto 0),
      DOBDO(8 downto 0) => length_histogram_V_t_q0(8 downto 0),
      E(0) => ap_NS_fsm12_out,
      Q(0) => create_tree_U0_n_27,
      SS(0) => ap_rst_n_inv,
      WEA(0) => truncate_tree_U0_n_47,
      WEBWE(0) => truncate_tree_U0_n_49,
      \ap_CS_fsm_reg[0]\ => truncated_length_his_U_n_35,
      \ap_CS_fsm_reg[5]\(3) => canonize_tree_U0_sorted_value_V_ce0,
      \ap_CS_fsm_reg[5]\(2) => canonize_tree_U0_codeword_length_histogram_V_ce0,
      \ap_CS_fsm_reg[5]\(1) => ap_CS_fsm_state3_9,
      \ap_CS_fsm_reg[5]\(0) => canonize_tree_U0_n_18,
      ap_clk => ap_clk,
      ap_done_reg_reg => ap_sync_reg_channel_write_truncated_length_his_1_reg_n_7,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => truncated_length_his_U_n_22,
      ap_sync_reg_channel_write_truncated_length_his => ap_sync_reg_channel_write_truncated_length_his,
      compute_bit_length_U0_ap_start => compute_bit_length_U0_ap_start,
      count0 => count0,
      \count_reg[1]_0\(0) => icmp_ln21_fu_190_p2,
      create_codeword_U0_ap_start => create_codeword_U0_ap_start,
      create_tree_U0_ap_start => create_tree_U0_ap_start,
      grp_fu_199_p2 => grp_fu_199_p2,
      icmp_ln879_reg_273 => icmp_ln879_reg_273,
      int_ap_idle_i_3(0) => create_codeword_U0_n_9,
      int_ap_idle_i_9_0(0) => compute_bit_length_U0_n_12,
      iptr => iptr_50,
      \p_066_0_i_i_reg_127_reg[8]\(8 downto 0) => p_1_in(8 downto 0),
      ram_reg => truncated_length_his_U_n_32,
      ram_reg_0 => truncated_length_his_U_n_33,
      ram_reg_1 => truncate_tree_U0_n_45,
      ram_reg_2(5 downto 0) => \buf_a0[0]_7\(5 downto 0),
      ram_reg_3 => truncate_tree_U0_n_46,
      ram_reg_4(5) => truncate_tree_U0_n_39,
      ram_reg_4(4) => truncate_tree_U0_n_40,
      ram_reg_4(3) => truncate_tree_U0_n_41,
      ram_reg_4(2) => truncate_tree_U0_n_42,
      ram_reg_4(1) => truncate_tree_U0_n_43,
      ram_reg_4(0) => truncate_tree_U0_n_44,
      ram_reg_5(0) => truncate_tree_U0_n_48,
      ram_reg_6(0) => truncate_tree_U0_n_50,
      ram_reg_7(2) => ap_CS_fsm_state12,
      ram_reg_7(1) => ap_CS_fsm_state10,
      ram_reg_7(0) => ap_CS_fsm_state6_48,
      sorted_copy2_value_V_t_empty_n => sorted_copy2_value_V_t_empty_n,
      \t_V_5_reg_151_reg[1]\ => canonize_tree_U0_n_20,
      \t_V_5_reg_151_reg[8]\(8 downto 0) => p_066_0_i_i_reg_127(8 downto 0),
      tptr => tptr,
      \tptr_reg[0]_0\ => canonize_tree_U0_n_19,
      truncate_tree_U0_ap_done => truncate_tree_U0_ap_done,
      truncate_tree_U0_output_length_histogram1_V_ce0 => truncate_tree_U0_output_length_histogram1_V_ce0,
      truncated_length_his_1_i_full_n => truncated_length_his_1_i_full_n,
      truncated_length_his_i_full_n => truncated_length_his_i_full_n,
      truncated_length_his_t_empty_n => truncated_length_his_t_empty_n
    );
val_assign6_loc_c_U: entity work.design_1_huffman_encoding_0_1_fifo_w9_d5_A
     port map (
      CO(0) => icmp_ln40_fu_148_p2,
      Loop_copy_sorted_pro_U0_extLd_out_out1_write => Loop_copy_sorted_pro_U0_extLd_out_out1_write,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      canonize_tree_U0_val_assign6_loc_read => canonize_tree_U0_val_assign6_loc_read,
      extLd_loc_c19_full_n => extLd_loc_c19_full_n,
      extLd_loc_c_full_n => extLd_loc_c_full_n,
      \in\(8 downto 0) => Loop_copy_sorted_pro_U0_extLd_out_out1_din(8 downto 0),
      internal_full_n_reg_0 => val_assign6_loc_c_U_n_7,
      internal_full_n_reg_1 => val_assign6_loc_c_U_n_9,
      \out\(8 downto 0) => val_assign6_loc_c_dout(8 downto 0),
      val_assign6_loc_c_empty_n => val_assign6_loc_c_empty_n,
      val_assign6_loc_c_full_n => val_assign6_loc_c_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_huffman_encoding_0_1 is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    symbol_histogram_TVALID : in STD_LOGIC;
    symbol_histogram_TREADY : out STD_LOGIC;
    symbol_histogram_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    symbol_histogram_TKEEP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    symbol_histogram_TSTRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    symbol_histogram_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    symbol_histogram_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TVALID : out STD_LOGIC;
    encoding_TREADY : in STD_LOGIC;
    encoding_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    encoding_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    encoding_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    encoding_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoding_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_huffman_encoding_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_huffman_encoding_0_1 : entity is "design_1_huffman_encoding_0_1,huffman_encoding,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_huffman_encoding_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_huffman_encoding_0_1 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_huffman_encoding_0_1 : entity is "huffman_encoding,Vivado 2019.2";
  attribute hls_module : string;
  attribute hls_module of design_1_huffman_encoding_0_1 : entity is "yes";
end design_1_huffman_encoding_0_1;

architecture STRUCTURE of design_1_huffman_encoding_0_1 is
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:symbol_histogram:encoding, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of encoding_TREADY : signal is "xilinx.com:interface:axis:1.0 encoding TREADY";
  attribute X_INTERFACE_INFO of encoding_TVALID : signal is "xilinx.com:interface:axis:1.0 encoding TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of symbol_histogram_TREADY : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TREADY";
  attribute X_INTERFACE_INFO of symbol_histogram_TVALID : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TVALID";
  attribute X_INTERFACE_INFO of encoding_TDATA : signal is "xilinx.com:interface:axis:1.0 encoding TDATA";
  attribute X_INTERFACE_INFO of encoding_TDEST : signal is "xilinx.com:interface:axis:1.0 encoding TDEST";
  attribute X_INTERFACE_PARAMETER of encoding_TDEST : signal is "XIL_INTERFACENAME encoding, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of encoding_TID : signal is "xilinx.com:interface:axis:1.0 encoding TID";
  attribute X_INTERFACE_INFO of encoding_TKEEP : signal is "xilinx.com:interface:axis:1.0 encoding TKEEP";
  attribute X_INTERFACE_INFO of encoding_TLAST : signal is "xilinx.com:interface:axis:1.0 encoding TLAST";
  attribute X_INTERFACE_INFO of encoding_TSTRB : signal is "xilinx.com:interface:axis:1.0 encoding TSTRB";
  attribute X_INTERFACE_INFO of encoding_TUSER : signal is "xilinx.com:interface:axis:1.0 encoding TUSER";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
  attribute X_INTERFACE_INFO of symbol_histogram_TDATA : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TDATA";
  attribute X_INTERFACE_INFO of symbol_histogram_TDEST : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TDEST";
  attribute X_INTERFACE_PARAMETER of symbol_histogram_TDEST : signal is "XIL_INTERFACENAME symbol_histogram, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of symbol_histogram_TID : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TID";
  attribute X_INTERFACE_INFO of symbol_histogram_TKEEP : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TKEEP";
  attribute X_INTERFACE_INFO of symbol_histogram_TLAST : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TLAST";
  attribute X_INTERFACE_INFO of symbol_histogram_TSTRB : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TSTRB";
  attribute X_INTERFACE_INFO of symbol_histogram_TUSER : signal is "xilinx.com:interface:axis:1.0 symbol_histogram TUSER";
begin
inst: entity work.design_1_huffman_encoding_0_1_huffman_encoding
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      encoding_TDATA(31 downto 0) => encoding_TDATA(31 downto 0),
      encoding_TDEST(0) => encoding_TDEST(0),
      encoding_TID(0) => encoding_TID(0),
      encoding_TKEEP(3 downto 0) => encoding_TKEEP(3 downto 0),
      encoding_TLAST(0) => encoding_TLAST(0),
      encoding_TREADY => encoding_TREADY,
      encoding_TSTRB(3 downto 0) => encoding_TSTRB(3 downto 0),
      encoding_TUSER(0) => encoding_TUSER(0),
      encoding_TVALID => encoding_TVALID,
      interrupt => interrupt,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID,
      symbol_histogram_TDATA(47 downto 0) => symbol_histogram_TDATA(47 downto 0),
      symbol_histogram_TDEST(0) => symbol_histogram_TDEST(0),
      symbol_histogram_TID(0) => symbol_histogram_TID(0),
      symbol_histogram_TKEEP(5 downto 0) => symbol_histogram_TKEEP(5 downto 0),
      symbol_histogram_TLAST(0) => symbol_histogram_TLAST(0),
      symbol_histogram_TREADY => symbol_histogram_TREADY,
      symbol_histogram_TSTRB(5 downto 0) => symbol_histogram_TSTRB(5 downto 0),
      symbol_histogram_TUSER(0) => symbol_histogram_TUSER(0),
      symbol_histogram_TVALID => symbol_histogram_TVALID
    );
end STRUCTURE;
