\doxysection{VGA\+\_\+\+Driver/\+Core/\+Inc/stm32f4xx.h File Reference}
\hypertarget{stm32f4xx_8h}{}\label{stm32f4xx_8h}\index{VGA\_Driver/Core/Inc/stm32f4xx.h@{VGA\_Driver/Core/Inc/stm32f4xx.h}}


CMSIS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F4xx devices.  


{\ttfamily \#include "{}core\+\_\+cm4.\+h"{}}\newline
{\ttfamily \#include "{}system\+\_\+stm32f4xx.\+h"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network FIFOMail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DCMI. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Ethernet MAC. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___bank2___type_def}{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___bank3___type_def}{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Crypto Processor. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em HASH. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em HASH. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries STM32\+F4\+XX}
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE}}~((uint32\+\_\+t)8000000)
\begin{DoxyCompactList}\small\item\em Comment the line below if you will not use the peripherals drivers. In this case, these drivers will not be included and the application code will be based on direct access to peripherals registers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga68ecbc9b0a1a40a1ec9d18d5e9747c4f}{HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}~((uint16\+\_\+t)0x0500)
\begin{DoxyCompactList}\small\item\em In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE}}~((uint32\+\_\+t)16000000)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gab16ffe03509714c63d5e530131c494f4}{\+\_\+\+\_\+\+STM32\+F4\+XX\+\_\+\+STDPERIPH\+\_\+\+VERSION\+\_\+\+MAIN}}~(0x01)
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Standard Peripherals Library version number V1.\+0.\+0. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gadce716e810a51b042298fb21b63e5366}{\+\_\+\+\_\+\+STM32\+F4\+XX\+\_\+\+STDPERIPH\+\_\+\+VERSION\+\_\+\+SUB1}}~(0x00)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga4b16607e43a35289dc5ebb608b1261d4}{\+\_\+\+\_\+\+STM32\+F4\+XX\+\_\+\+STDPERIPH\+\_\+\+VERSION\+\_\+\+SUB2}}~(0x00)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_gad5bec5e54ac96b9238a6363f2088f85c}{\+\_\+\+\_\+\+STM32\+F4\+XX\+\_\+\+STDPERIPH\+\_\+\+VERSION\+\_\+\+RC}}~(0x00)
\item 
\#define \mbox{\hyperlink{group___library__configuration__section_ga2e0157b17c803dbc58b024ec8b2942e1}{\+\_\+\+\_\+\+STM32\+F4\+XX\+\_\+\+STDPERIPH\+\_\+\+VERSION}}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define {\bfseries IS\+\_\+\+FUNCTIONAL\+\_\+\+STATE}(STATE)~(((STATE) == DISABLE) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((STATE) == ENABLE))
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{SRAM2\+\_\+\+BASE}}~((uint32\+\_\+t)0x2001\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{BKPSRAM\+\_\+\+BASE}}~((uint32\+\_\+t)0x40024000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}}~((uint32\+\_\+t)0x\+A0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf98d1f99ecd952ee59e80b345d835bb0}{CCMDATARAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x12000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x22000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{SRAM2\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x2201\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42000000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{BKPSRAM\+\_\+\+BB\+\_\+\+BASE}}~((uint32\+\_\+t)0x42024000)
\item 
\#define {\bfseries SRAM\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000)
\item 
\#define {\bfseries AHB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000)
\item 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000)
\item 
\#define {\bfseries TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0400)
\item 
\#define {\bfseries TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0800)
\item 
\#define {\bfseries TIM5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00)
\item 
\#define {\bfseries TIM6\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1000)
\item 
\#define {\bfseries TIM7\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1400)
\item 
\#define {\bfseries TIM12\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1800)
\item 
\#define {\bfseries TIM13\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1\+C00)
\item 
\#define {\bfseries TIM14\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2000)
\item 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800)
\item 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00)
\item 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000)
\item 
\#define {\bfseries I2\+S2ext\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3400)
\item 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800)
\item 
\#define {\bfseries SPI3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00)
\item 
\#define {\bfseries I2\+S3ext\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4000)
\item 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400)
\item 
\#define {\bfseries USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4800)
\item 
\#define {\bfseries UART4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00)
\item 
\#define {\bfseries UART5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5000)
\item 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400)
\item 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800)
\item 
\#define {\bfseries I2\+C3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00)
\item 
\#define {\bfseries CAN1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6400)
\item 
\#define {\bfseries CAN2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6800)
\item 
\#define {\bfseries PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x7400)
\item 
\#define {\bfseries TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000)
\item 
\#define {\bfseries TIM8\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0400)
\item 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1000)
\item 
\#define {\bfseries USART6\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1400)
\item 
\#define {\bfseries ADC1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2000)
\item 
\#define {\bfseries ADC2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2100)
\item 
\#define {\bfseries ADC3\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2200)
\item 
\#define {\bfseries ADC\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2300)
\item 
\#define {\bfseries SDIO\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00)
\item 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000)
\item 
\#define {\bfseries SYSCFG\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800)
\item 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00)
\item 
\#define {\bfseries TIM9\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000)
\item 
\#define {\bfseries TIM10\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x4800)
\item 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0000)
\item 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400)
\item 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0800)
\item 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0\+C00)
\item 
\#define {\bfseries GPIOE\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000)
\item 
\#define {\bfseries GPIOF\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1400)
\item 
\#define {\bfseries GPIOG\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1800)
\item 
\#define {\bfseries GPIOH\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1\+C00)
\item 
\#define {\bfseries GPIOI\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x2000)
\item 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000)
\item 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3800)
\item 
\#define {\bfseries FLASH\+\_\+\+R\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3\+C00)
\item 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x6000)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream0\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x010)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream1\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x028)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream2\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x040)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream3\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x058)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream4\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x070)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream5\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x088)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream6\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0\+A0)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream7\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0\+B8)
\item 
\#define {\bfseries DMA2\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x6400)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream0\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x010)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream1\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x028)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream2\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x040)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream3\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x058)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream4\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x070)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream5\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x088)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream6\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0\+A0)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream7\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0\+B8)
\item 
\#define {\bfseries ETH\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x8000)
\item 
\#define {\bfseries ETH\+\_\+\+MAC\+\_\+\+BASE}~(ETH\+\_\+\+BASE)
\item 
\#define {\bfseries ETH\+\_\+\+MMC\+\_\+\+BASE}~(ETH\+\_\+\+BASE + 0x0100)
\item 
\#define {\bfseries ETH\+\_\+\+PTP\+\_\+\+BASE}~(ETH\+\_\+\+BASE + 0x0700)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{ETH\+\_\+\+DMA\+\_\+\+BASE}}~(ETH\+\_\+\+BASE + 0x1000)
\item 
\#define {\bfseries DCMI\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x50000)
\item 
\#define {\bfseries CRYP\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x60000)
\item 
\#define {\bfseries HASH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x60400)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x60800)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0000)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0104)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0060)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0080)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x00\+A0)
\item 
\#define {\bfseries DBGMCU\+\_\+\+BASE}~((uint32\+\_\+t )0x\+E0042000)
\item 
\#define {\bfseries TIM2}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM2\+\_\+\+BASE)
\item 
\#define {\bfseries TIM3}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM3\+\_\+\+BASE)
\item 
\#define {\bfseries TIM4}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM4\+\_\+\+BASE)
\item 
\#define {\bfseries TIM5}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM5\+\_\+\+BASE)
\item 
\#define {\bfseries TIM6}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM6\+\_\+\+BASE)
\item 
\#define {\bfseries TIM7}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM7\+\_\+\+BASE)
\item 
\#define {\bfseries TIM12}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM12\+\_\+\+BASE)
\item 
\#define {\bfseries TIM13}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM13\+\_\+\+BASE)
\item 
\#define {\bfseries TIM14}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM14\+\_\+\+BASE)
\item 
\#define {\bfseries RTC}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) RTC\+\_\+\+BASE)
\item 
\#define {\bfseries WWDG}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) WWDG\+\_\+\+BASE)
\item 
\#define {\bfseries IWDG}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) IWDG\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+S2ext}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+S2ext\+\_\+\+BASE)
\item 
\#define {\bfseries SPI2}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI2\+\_\+\+BASE)
\item 
\#define {\bfseries SPI3}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI3\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+S3ext}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+S3ext\+\_\+\+BASE)
\item 
\#define {\bfseries USART2}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART2\+\_\+\+BASE)
\item 
\#define {\bfseries USART3}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART3\+\_\+\+BASE)
\item 
\#define {\bfseries UART4}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) UART4\+\_\+\+BASE)
\item 
\#define {\bfseries UART5}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) UART5\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C1\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C2\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C3}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C3\+\_\+\+BASE)
\item 
\#define {\bfseries CAN1}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CAN1\+\_\+\+BASE)
\item 
\#define {\bfseries CAN2}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CAN2\+\_\+\+BASE)
\item 
\#define {\bfseries PWR}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) PWR\+\_\+\+BASE)
\item 
\#define {\bfseries DAC}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define {\bfseries TIM1}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM1\+\_\+\+BASE)
\item 
\#define {\bfseries TIM8}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM8\+\_\+\+BASE)
\item 
\#define {\bfseries USART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART1\+\_\+\+BASE)
\item 
\#define {\bfseries USART6}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART6\+\_\+\+BASE)
\item 
\#define {\bfseries ADC}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC\+\_\+\+BASE)
\item 
\#define {\bfseries ADC1}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries ADC2}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC2\+\_\+\+BASE)
\item 
\#define {\bfseries ADC3}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC3\+\_\+\+BASE)
\item 
\#define {\bfseries SDIO}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SDIO\+\_\+\+BASE)
\item 
\#define {\bfseries SPI1}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI1\+\_\+\+BASE)
\item 
\#define {\bfseries SYSCFG}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SYSCFG\+\_\+\+BASE)
\item 
\#define {\bfseries EXTI}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) EXTI\+\_\+\+BASE)
\item 
\#define {\bfseries TIM9}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM9\+\_\+\+BASE)
\item 
\#define {\bfseries TIM10}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM10\+\_\+\+BASE)
\item 
\#define {\bfseries TIM11}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define {\bfseries GPIOA}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOA\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOB}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOB\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOC}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOD}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOD\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOE}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOE\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOF}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOF\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOG}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOG\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOH}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOH\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOI}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOI\+\_\+\+BASE)
\item 
\#define {\bfseries CRC}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CRC\+\_\+\+BASE)
\item 
\#define {\bfseries RCC}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) RCC\+\_\+\+BASE)
\item 
\#define {\bfseries FLASH}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FLASH\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream0}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream0\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream1}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream2}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream3}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream4}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream5}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream6}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream7}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream7\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream0}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream0\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream1}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream2}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream3}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream4}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream5}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream6}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream7}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream7\+\_\+\+BASE)
\item 
\#define {\bfseries ETH}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ETH\+\_\+\+BASE)
\item 
\#define {\bfseries DCMI}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DCMI\+\_\+\+BASE)
\item 
\#define {\bfseries CRYP}~((\mbox{\hyperlink{struct_c_r_y_p___type_def}{CRYP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CRYP\+\_\+\+BASE)
\item 
\#define {\bfseries HASH}~((\mbox{\hyperlink{struct_h_a_s_h___type_def}{HASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) HASH\+\_\+\+BASE)
\item 
\#define {\bfseries RNG}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define {\bfseries FSMC\+\_\+\+Bank1}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank1E}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank2}~((\mbox{\hyperlink{struct_f_s_m_c___bank2___type_def}{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank3}~((\mbox{\hyperlink{struct_f_s_m_c___bank3___type_def}{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank4}~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries DBGMCU}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DBGMCU\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{ADC\+\_\+\+SR\+\_\+\+AWD}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{ADC\+\_\+\+SR\+\_\+\+EOC}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{ADC\+\_\+\+SR\+\_\+\+JEOC}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{ADC\+\_\+\+SR\+\_\+\+JSTRT}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{ADC\+\_\+\+SR\+\_\+\+STRT}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{ADC\+\_\+\+SR\+\_\+\+OVR}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\+\_\+\+CR1\+\_\+\+AWDCH}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\+\_\+\+CR1\+\_\+\+SCAN}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\+\_\+\+CR1\+\_\+\+JAUTO}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\+\_\+\+CR1\+\_\+\+DISCEN}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM}}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\+\_\+\+CR1\+\_\+\+RES}}~((uint32\+\_\+t)0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{ADC\+\_\+\+CR1\+\_\+\+OVRIE}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\+\_\+\+CR2\+\_\+\+CONT}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\+\_\+\+CR2\+\_\+\+DMA}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\+\_\+\+CR2\+\_\+\+DDS}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\+\_\+\+CR2\+\_\+\+EOCS}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\+\_\+\+CR2\+\_\+\+ALIGN}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN}}~((uint32\+\_\+t)0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\+\_\+\+CR2\+\_\+\+EXTEN}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\+\_\+\+CR2\+\_\+\+SWSTART}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11}}~((uint32\+\_\+t)0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12}}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13}}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15}}~((uint32\+\_\+t)0x00038000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16}}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17}}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0}}~((uint32\+\_\+t)0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1}}~((uint32\+\_\+t)0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2}}~((uint32\+\_\+t)0x000001\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3}}~((uint32\+\_\+t)0x00000\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4}}~((uint32\+\_\+t)0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5}}~((uint32\+\_\+t)0x00038000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6}}~((uint32\+\_\+t)0x001\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7}}~((uint32\+\_\+t)0x00\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9}}~((uint32\+\_\+t)0x38000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\+\_\+\+HTR\+\_\+\+HT}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\+\_\+\+LTR\+\_\+\+LT}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ13}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{ADC\+\_\+\+SQR1\+\_\+\+SQ14}}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{ADC\+\_\+\+SQR1\+\_\+\+SQ16}}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10}}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11}}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{ADC\+\_\+\+SQR2\+\_\+\+SQ12}}~((uint32\+\_\+t)0x3\+E000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{ADC\+\_\+\+SQR3\+\_\+\+SQ1}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2}}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{ADC\+\_\+\+SQR3\+\_\+\+SQ3}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{ADC\+\_\+\+SQR3\+\_\+\+SQ4}}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{ADC\+\_\+\+SQR3\+\_\+\+SQ5}}~((uint32\+\_\+t)0x01\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{ADC\+\_\+\+SQR3\+\_\+\+SQ6}}~((uint32\+\_\+t)0x3\+E000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~((uint32\+\_\+t)0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~((uint32\+\_\+t)0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~((uint32\+\_\+t)0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~((uint32\+\_\+t)0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\+\_\+\+DR\+\_\+\+DATA}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{ADC\+\_\+\+CSR\+\_\+\+AWD1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{ADC\+\_\+\+CSR\+\_\+\+EOC1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{ADC\+\_\+\+CSR\+\_\+\+JEOC1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{ADC\+\_\+\+CSR\+\_\+\+JSTRT1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{ADC\+\_\+\+CSR\+\_\+\+STRT1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}{ADC\+\_\+\+CSR\+\_\+\+DOVR1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}{ADC\+\_\+\+CSR\+\_\+\+AWD2}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}{ADC\+\_\+\+CSR\+\_\+\+EOC2}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{ADC\+\_\+\+CSR\+\_\+\+JEOC2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}{ADC\+\_\+\+CSR\+\_\+\+JSTRT2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}{ADC\+\_\+\+CSR\+\_\+\+STRT2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35}{ADC\+\_\+\+CSR\+\_\+\+DOVR2}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}{ADC\+\_\+\+CSR\+\_\+\+AWD3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}{ADC\+\_\+\+CSR\+\_\+\+EOC3}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{ADC\+\_\+\+CSR\+\_\+\+JEOC3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}{ADC\+\_\+\+CSR\+\_\+\+JSTRT3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}{ADC\+\_\+\+CSR\+\_\+\+STRT3}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c}{ADC\+\_\+\+CSR\+\_\+\+DOVR3}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\+\_\+\+CCR\+\_\+\+MULTI}}~((uint32\+\_\+t)0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\+\_\+\+CCR\+\_\+\+DELAY}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{ADC\+\_\+\+CCR\+\_\+\+DDS}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\+\_\+\+CCR\+\_\+\+DMA}}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}}~((uint32\+\_\+t)0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{ADC\+\_\+\+CCR\+\_\+\+VBATE}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\+\_\+\+CCR\+\_\+\+TSVREFE}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{ADC\+\_\+\+CDR\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{ADC\+\_\+\+CDR\+\_\+\+DATA2}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{CAN\+\_\+\+MCR\+\_\+\+INRQ}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{CAN\+\_\+\+MCR\+\_\+\+SLEEP}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{CAN\+\_\+\+MCR\+\_\+\+TXFP}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{CAN\+\_\+\+MCR\+\_\+\+RFLM}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{CAN\+\_\+\+MCR\+\_\+\+NART}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{CAN\+\_\+\+MCR\+\_\+\+AWUM}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{CAN\+\_\+\+MCR\+\_\+\+ABOM}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{CAN\+\_\+\+MCR\+\_\+\+TTCM}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{CAN\+\_\+\+MCR\+\_\+\+RESET}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{CAN\+\_\+\+MSR\+\_\+\+INAK}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{CAN\+\_\+\+MSR\+\_\+\+SLAK}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{CAN\+\_\+\+MSR\+\_\+\+ERRI}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{CAN\+\_\+\+MSR\+\_\+\+WKUI}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{CAN\+\_\+\+MSR\+\_\+\+SLAKI}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{CAN\+\_\+\+MSR\+\_\+\+TXM}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{CAN\+\_\+\+MSR\+\_\+\+RXM}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{CAN\+\_\+\+MSR\+\_\+\+SAMP}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{CAN\+\_\+\+MSR\+\_\+\+RX}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{CAN\+\_\+\+TSR\+\_\+\+RQCP0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{CAN\+\_\+\+TSR\+\_\+\+TXOK0}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{CAN\+\_\+\+TSR\+\_\+\+ALST0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{CAN\+\_\+\+TSR\+\_\+\+TERR0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{CAN\+\_\+\+TSR\+\_\+\+RQCP1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{CAN\+\_\+\+TSR\+\_\+\+TXOK1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{CAN\+\_\+\+TSR\+\_\+\+ALST1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{CAN\+\_\+\+TSR\+\_\+\+TERR1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{CAN\+\_\+\+TSR\+\_\+\+RQCP2}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{CAN\+\_\+\+TSR\+\_\+\+TXOK2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{CAN\+\_\+\+TSR\+\_\+\+ALST2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{CAN\+\_\+\+TSR\+\_\+\+TERR2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{CAN\+\_\+\+TSR\+\_\+\+CODE}}~((uint32\+\_\+t)0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{CAN\+\_\+\+TSR\+\_\+\+TME}}~((uint32\+\_\+t)0x1\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{CAN\+\_\+\+TSR\+\_\+\+TME0}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{CAN\+\_\+\+TSR\+\_\+\+TME1}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{CAN\+\_\+\+TSR\+\_\+\+TME2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{CAN\+\_\+\+TSR\+\_\+\+LOW}}~((uint32\+\_\+t)0x\+E0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{CAN\+\_\+\+TSR\+\_\+\+LOW0}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{CAN\+\_\+\+TSR\+\_\+\+LOW1}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{CAN\+\_\+\+TSR\+\_\+\+LOW2}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{CAN\+\_\+\+IER\+\_\+\+TMEIE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{CAN\+\_\+\+IER\+\_\+\+FMPIE0}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{CAN\+\_\+\+IER\+\_\+\+FFIE0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{CAN\+\_\+\+IER\+\_\+\+FOVIE0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{CAN\+\_\+\+IER\+\_\+\+FMPIE1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{CAN\+\_\+\+IER\+\_\+\+FFIE1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{CAN\+\_\+\+IER\+\_\+\+FOVIE1}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{CAN\+\_\+\+IER\+\_\+\+EWGIE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{CAN\+\_\+\+IER\+\_\+\+EPVIE}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{CAN\+\_\+\+IER\+\_\+\+BOFIE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{CAN\+\_\+\+IER\+\_\+\+LECIE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{CAN\+\_\+\+IER\+\_\+\+ERRIE}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{CAN\+\_\+\+IER\+\_\+\+WKUIE}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{CAN\+\_\+\+IER\+\_\+\+SLKIE}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{CAN\+\_\+\+ESR\+\_\+\+EWGF}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{CAN\+\_\+\+ESR\+\_\+\+EPVF}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{CAN\+\_\+\+ESR\+\_\+\+BOFF}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{CAN\+\_\+\+ESR\+\_\+\+LEC}}~((uint32\+\_\+t)0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{CAN\+\_\+\+ESR\+\_\+\+TEC}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{CAN\+\_\+\+ESR\+\_\+\+REC}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{CAN\+\_\+\+BTR\+\_\+\+BRP}}~((uint32\+\_\+t)0x000003\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{CAN\+\_\+\+BTR\+\_\+\+TS1}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{CAN\+\_\+\+BTR\+\_\+\+TS2}}~((uint32\+\_\+t)0x00700000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{CAN\+\_\+\+BTR\+\_\+\+SJW}}~((uint32\+\_\+t)0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{CAN\+\_\+\+BTR\+\_\+\+LBKM}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}{CAN\+\_\+\+BTR\+\_\+\+SILM}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID}}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{CAN\+\_\+\+TI0\+R\+\_\+\+STID}}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID}}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{CAN\+\_\+\+TI1\+R\+\_\+\+STID}}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID}}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{CAN\+\_\+\+TI2\+R\+\_\+\+STID}}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID}}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{CAN\+\_\+\+RI0\+R\+\_\+\+STID}}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID}}~((uint32\+\_\+t)0x001\+FFFF8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{CAN\+\_\+\+RI1\+R\+\_\+\+STID}}~((uint32\+\_\+t)0x\+FFE00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME}}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{CAN\+\_\+\+FMR\+\_\+\+FINIT}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM}}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC}}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA}}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT}}~((uint16\+\_\+t)0x3\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGODIR}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE}~((uint32\+\_\+t)0x00000038)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+TDES\+\_\+\+ECB}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+TDES\+\_\+\+CBC}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+DES\+\_\+\+ECB}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+DES\+\_\+\+CBC}~((uint32\+\_\+t)0x00000018)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+AES\+\_\+\+ECB}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+AES\+\_\+\+CBC}~((uint32\+\_\+t)0x00000028)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+AES\+\_\+\+CTR}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+ALGOMODE\+\_\+\+AES\+\_\+\+KEY}~((uint32\+\_\+t)0x00000038)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+DATATYPE}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+KEYSIZE}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+KEYSIZE\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+KEYSIZE\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+FFLUSH}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries CRYP\+\_\+\+CR\+\_\+\+CRYPEN}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries CRYP\+\_\+\+SR\+\_\+\+IFEM}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries CRYP\+\_\+\+SR\+\_\+\+IFNF}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries CRYP\+\_\+\+SR\+\_\+\+OFNE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries CRYP\+\_\+\+SR\+\_\+\+OFFU}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries CRYP\+\_\+\+SR\+\_\+\+BUSY}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries CRYP\+\_\+\+DMACR\+\_\+\+DIEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries CRYP\+\_\+\+DMACR\+\_\+\+DOEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries CRYP\+\_\+\+IMSCR\+\_\+\+INIM}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries CRYP\+\_\+\+IMSCR\+\_\+\+OUTIM}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries CRYP\+\_\+\+RISR\+\_\+\+OUTRIS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries CRYP\+\_\+\+RISR\+\_\+\+INRIS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries CRYP\+\_\+\+MISR\+\_\+\+INMIS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries CRYP\+\_\+\+MISR\+\_\+\+OUTMIS}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\+\_\+\+CR\+\_\+\+EN1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{DAC\+\_\+\+CR\+\_\+\+BOFF1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\+\_\+\+CR\+\_\+\+TEN1}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\+\_\+\+CR\+\_\+\+TSEL1}}~((uint32\+\_\+t)0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\+\_\+\+CR\+\_\+\+WAVE1}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\+\_\+\+CR\+\_\+\+MAMP1}}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\+\_\+\+CR\+\_\+\+DMAEN1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{DAC\+\_\+\+CR\+\_\+\+EN2}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{DAC\+\_\+\+CR\+\_\+\+BOFF2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{DAC\+\_\+\+CR\+\_\+\+TEN2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{DAC\+\_\+\+CR\+\_\+\+TSEL2}}~((uint32\+\_\+t)0x00380000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{DAC\+\_\+\+CR\+\_\+\+WAVE2}}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{DAC\+\_\+\+CR\+\_\+\+MAMP2}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{DAC\+\_\+\+CR\+\_\+\+DMAEN2}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}}~((uint16\+\_\+t)0x\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}}~((uint16\+\_\+t)0x\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}}~((uint32\+\_\+t)0x0\+FFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}}~((uint32\+\_\+t)0x0000\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}}~((uint32\+\_\+t)0x\+FFF00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}}~((uint16\+\_\+t)0x\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2}}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CAPTURE}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CM}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CROP}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+JPEG}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+ESS}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+PCKPOL}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+HSPOL}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+VSPOL}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CRE}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+ENABLE}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+HSYNC}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+VSYNC}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+FNE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+FRAME\+\_\+\+RIS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+OVF\+\_\+\+RIS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+ERR\+\_\+\+RIS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+VSYNC\+\_\+\+RIS}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+LINE\+\_\+\+RIS}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+OVF\+\_\+\+IE}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DCMI\+\_\+\+MISR\+\_\+\+FRAME\+\_\+\+MIS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DCMI\+\_\+\+MISR\+\_\+\+OVF\+\_\+\+MIS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DCMI\+\_\+\+MISR\+\_\+\+ERR\+\_\+\+MIS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DCMI\+\_\+\+MISR\+\_\+\+VSYNC\+\_\+\+MIS}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DCMI\+\_\+\+MISR\+\_\+\+LINE\+\_\+\+MIS}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+OVF\+\_\+\+ISC}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL}~((uint32\+\_\+t)0x0\+E000000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+0}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+1}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+2}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST}~((uint32\+\_\+t)0x01800000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}~((uint32\+\_\+t)0x00600000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+ACK}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CT}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DBM}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PL}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE}~((uint32\+\_\+t)0x00006000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE}~((uint32\+\_\+t)0x00001800)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PINC}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DIR}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}~((uint32\+\_\+t)0x00000038)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF3}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF3}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF3}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF3}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF2}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF2}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF2}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF2}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF1}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF1}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF1}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF0}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF0}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF7}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF7}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF7}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF7}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF7}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF6}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF6}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF6}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF6}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF6}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF5}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF5}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF5}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF5}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF5}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF4}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF4}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF4}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF4}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{EXTI\+\_\+\+IMR\+\_\+\+MR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{EXTI\+\_\+\+EMR\+\_\+\+MR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{EXTI\+\_\+\+RTSR\+\_\+\+TR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{EXTI\+\_\+\+FTSR\+\_\+\+TR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{EXTI\+\_\+\+PR\+\_\+\+PR19}}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY}~((uint32\+\_\+t)0x00000007)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}~((uint32\+\_\+t)0x00000005)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}~((uint32\+\_\+t)0x00000006)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}~((uint32\+\_\+t)0x00000007)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICEN}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCEN}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICRST}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCRST}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~((uint32\+\_\+t)0x40023\+C00)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~((uint32\+\_\+t)0x40023\+C03)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+EOP}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+SOP}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WRPERR}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGAERR}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGPERR}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGSERR}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+BSY}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PG}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SER}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+3}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+STRT}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+EOPIE}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+LOCK}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV}~((uint32\+\_\+t)0x0000000C)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+4}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+5}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+6}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+7}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+8}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+9}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+10}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+11}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}{FSMC\+\_\+\+BCR1\+\_\+\+MBKEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}{FSMC\+\_\+\+BCR1\+\_\+\+MUXEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}{FSMC\+\_\+\+BCR1\+\_\+\+MWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c}{FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8}{FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}{FSMC\+\_\+\+BCR1\+\_\+\+FACCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}{FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}{FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}{FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}{FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}{FSMC\+\_\+\+BCR1\+\_\+\+WREN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}{FSMC\+\_\+\+BCR1\+\_\+\+WAITEN}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}{FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}{FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}{FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717}{FSMC\+\_\+\+BCR2\+\_\+\+MBKEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986}{FSMC\+\_\+\+BCR2\+\_\+\+MUXEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a}{FSMC\+\_\+\+BCR2\+\_\+\+MWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf}{FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627}{FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0}{FSMC\+\_\+\+BCR2\+\_\+\+FACCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf}{FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698}{FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea}{FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1}{FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186}{FSMC\+\_\+\+BCR2\+\_\+\+WREN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7}{FSMC\+\_\+\+BCR2\+\_\+\+WAITEN}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6}{FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a}{FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff}{FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d}{FSMC\+\_\+\+BCR3\+\_\+\+MBKEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d}{FSMC\+\_\+\+BCR3\+\_\+\+MUXEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2}{FSMC\+\_\+\+BCR3\+\_\+\+MWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1}{FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24}{FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81}{FSMC\+\_\+\+BCR3\+\_\+\+FACCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a}{FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747}{FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214}{FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea}{FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5}{FSMC\+\_\+\+BCR3\+\_\+\+WREN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c}{FSMC\+\_\+\+BCR3\+\_\+\+WAITEN}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7}{FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44}{FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da}{FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a}{FSMC\+\_\+\+BCR4\+\_\+\+MBKEN}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b}{FSMC\+\_\+\+BCR4\+\_\+\+MUXEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274}{FSMC\+\_\+\+BCR4\+\_\+\+MWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329}{FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970}{FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30}{FSMC\+\_\+\+BCR4\+\_\+\+FACCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4}{FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d}{FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c}{FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258}{FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee}{FSMC\+\_\+\+BCR4\+\_\+\+WREN}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8}{FSMC\+\_\+\+BCR4\+\_\+\+WAITEN}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed}{FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8}{FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29}{FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN}}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab3c524b3e47327b24fa560feb93487}{FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16b4376e693343cf65ab05808398b7f}{FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632860254f0019e87c2e73c872d8d0c3}{FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9debedb9d28dc78574eafc829cde91fe}{FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c483e37ed994b71337a0e0777c1290}{FSMC\+\_\+\+BWTR1\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f05e337758cdb98cfc833e43bd6d674}{FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6a7a7678ef3afbbed587cf318d1540}{FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515ba99da829728fa7128161786c933d}{FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d22659082e66df3f0497057cf7dda5}{FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af303f1131ff3de0894ec908de252c4}{FSMC\+\_\+\+BWTR1\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf62bb3c772353b551de22915814115b6}{FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5aaffe4b4c549b247c31dead5585c6}{FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caca8a04c9768a84bcd958656ea8209}{FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae608705cf36abaf22e96e9c4c63d4363}{FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cb607738f2c3aa4dae4990d0754f73}{FSMC\+\_\+\+BWTR2\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04b7ebcecadd4b515cac94159ea8d3}{FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5b453a7316f378f6bf222d5de5b515}{FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5e6363ecbd1c23b1f49a9cfb3301d2}{FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028fc0c3148bf9075c09ad311afee65}{FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9984c8161469dd0922de2d8c4cd9dbe5}{FSMC\+\_\+\+BWTR2\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a270daf60bba0a4a9de6607635b0264}{FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e2f5c1eb92f5dba7c2d76b6267805a}{FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909c7569c4740c823bf4b31f93d4edb}{FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17fdae6a3e63acc21280497e0761d15}{FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fbdeda5582325eb5eea0061209adc9}{FSMC\+\_\+\+BWTR3\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05b769f726e31038cfa6bf4897453088}{FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900f347cf4b9debe88252ff1d453098e}{FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb44640d0ccf25b8c8ec4b24b3600d26}{FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6405794f28617802ba7bd3586a5f50}{FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974cf9ed84e54c78ee995b02cc605706}{FSMC\+\_\+\+BWTR3\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET}}~((uint32\+\_\+t)0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace3c57c780586c96ef5756d642c3bd01}{FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV}}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eae837a65cdce995c6fc43afd196e76}{FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+0}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265d50716e1b6ae2395f0da696b4d12a}{FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga095f121a1739bcc61e40f2fbb5e8b6a0}{FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11d5deb7f2aed21baeb4df3015440bc2}{FSMC\+\_\+\+BWTR4\+\_\+\+CLKDIV\+\_\+3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6f7e16866ecede5f4258c05d95f571b}{FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT}}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9841723700d2b9611be2e7a7b0f19c33}{FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628c523ceee80e41c02dd4502baee2c}{FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee2951c0bea4329727767db1bb96a4f}{FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1020e605f8a52d9fd857d3b91d23bf7a}{FSMC\+\_\+\+BWTR4\+\_\+\+DATLAT\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+0}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+1}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d}{FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1}{FSMC\+\_\+\+PCR2\+\_\+\+PBKEN}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3}{FSMC\+\_\+\+PCR2\+\_\+\+PTYP}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a}{FSMC\+\_\+\+PCR2\+\_\+\+PWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17}{FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa}{FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{FSMC\+\_\+\+PCR2\+\_\+\+ECCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR}}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+3}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2}{FSMC\+\_\+\+PCR2\+\_\+\+TAR}}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+0}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+1}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+2}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+0}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+1}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c}{FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7}{FSMC\+\_\+\+PCR3\+\_\+\+PBKEN}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8}{FSMC\+\_\+\+PCR3\+\_\+\+PTYP}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f}{FSMC\+\_\+\+PCR3\+\_\+\+PWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07}{FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5}{FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e}{FSMC\+\_\+\+PCR3\+\_\+\+ECCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR}}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+3}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642}{FSMC\+\_\+\+PCR3\+\_\+\+TAR}}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+0}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+1}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+2}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+0}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+1}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}{FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622}{FSMC\+\_\+\+PCR4\+\_\+\+PBKEN}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}{FSMC\+\_\+\+PCR4\+\_\+\+PTYP}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}{FSMC\+\_\+\+PCR4\+\_\+\+PWID}}~((uint32\+\_\+t)0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f}{FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9}{FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f}{FSMC\+\_\+\+PCR4\+\_\+\+ECCEN}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR}}~((uint32\+\_\+t)0x00001\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+0}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+1}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+2}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+3}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}{FSMC\+\_\+\+PCR4\+\_\+\+TAR}}~((uint32\+\_\+t)0x0001\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+0}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+1}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+2}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+3}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS}}~((uint32\+\_\+t)0x000\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+0}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+1}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+2}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9}{FSMC\+\_\+\+SR2\+\_\+\+IRS}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1}{FSMC\+\_\+\+SR2\+\_\+\+ILS}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc}{FSMC\+\_\+\+SR2\+\_\+\+IFS}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e}{FSMC\+\_\+\+SR2\+\_\+\+IREN}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c}{FSMC\+\_\+\+SR2\+\_\+\+ILEN}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196}{FSMC\+\_\+\+SR2\+\_\+\+IFEN}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb}{FSMC\+\_\+\+SR2\+\_\+\+FEMPT}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea}{FSMC\+\_\+\+SR3\+\_\+\+IRS}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21}{FSMC\+\_\+\+SR3\+\_\+\+ILS}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d}{FSMC\+\_\+\+SR3\+\_\+\+IFS}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782}{FSMC\+\_\+\+SR3\+\_\+\+IREN}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12}{FSMC\+\_\+\+SR3\+\_\+\+ILEN}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8}{FSMC\+\_\+\+SR3\+\_\+\+IFEN}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de}{FSMC\+\_\+\+SR3\+\_\+\+FEMPT}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f}{FSMC\+\_\+\+SR4\+\_\+\+IRS}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad}{FSMC\+\_\+\+SR4\+\_\+\+ILS}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc}{FSMC\+\_\+\+SR4\+\_\+\+IFS}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a}{FSMC\+\_\+\+SR4\+\_\+\+IREN}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc}{FSMC\+\_\+\+SR4\+\_\+\+ILEN}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504}{FSMC\+\_\+\+SR4\+\_\+\+IFEN}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124}{FSMC\+\_\+\+SR4\+\_\+\+FEMPT}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4}}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+2}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+3}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+4}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+5}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+6}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+7}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4}}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+0}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+1}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+2}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+3}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+4}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+5}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+6}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+7}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4}}~((uint32\+\_\+t)0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+0}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+1}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+2}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+3}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+5}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+6}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+7}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4}}~((uint32\+\_\+t)0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+0}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+3}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+4}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+5}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+6}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+7}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba}{FSMC\+\_\+\+ECCR2\+\_\+\+ECC2}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be}{FSMC\+\_\+\+ECCR3\+\_\+\+ECC3}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1}~((uint32\+\_\+t)0x0000000C)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6}~((uint32\+\_\+t)0x00003000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12}~((uint32\+\_\+t)0x03000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}~((uint32\+\_\+t)0x0000000C)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}~((uint32\+\_\+t)0x00003000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}~((uint32\+\_\+t)0x03000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}~((uint32\+\_\+t)0x0000000C)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}~((uint32\+\_\+t)0x00000\+C00)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}~((uint32\+\_\+t)0x00003000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}~((uint32\+\_\+t)0x000\+C0000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}~((uint32\+\_\+t)0x00\+C00000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}~((uint32\+\_\+t)0x03000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}~((uint32\+\_\+t)0x0\+C000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+0}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+1}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+2}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+3}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+4}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+5}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+6}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+7}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+8}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+9}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+10}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+11}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+12}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+13}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+14}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+15}~GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+0}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+1}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+2}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+3}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+4}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+5}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+6}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+7}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+8}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+9}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+10}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+11}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+12}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+13}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+14}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+15}~GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+INIT}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+DMAE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+DATATYPE}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+DATATYPE\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+MODE}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+ALGO}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+NBW}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+NBW\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+NBW\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+NBW\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+NBW\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+DINNE}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries HASH\+\_\+\+CR\+\_\+\+LKEY}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries HASH\+\_\+\+STR\+\_\+\+NBW}~((uint32\+\_\+t)0x0000001F)
\item 
\#define {\bfseries HASH\+\_\+\+STR\+\_\+\+NBW\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries HASH\+\_\+\+STR\+\_\+\+NBW\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries HASH\+\_\+\+STR\+\_\+\+NBW\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries HASH\+\_\+\+STR\+\_\+\+NBW\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries HASH\+\_\+\+STR\+\_\+\+NBW\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries HASH\+\_\+\+STR\+\_\+\+DCAL}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries HASH\+\_\+\+IMR\+\_\+\+DINIM}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries HASH\+\_\+\+IMR\+\_\+\+DCIM}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries HASH\+\_\+\+SR\+\_\+\+DINIS}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries HASH\+\_\+\+SR\+\_\+\+DCIS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries HASH\+\_\+\+SR\+\_\+\+DMAS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries HASH\+\_\+\+SR\+\_\+\+BUSY}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+CR1\+\_\+\+START}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+CR1\+\_\+\+STOP}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+CR1\+\_\+\+ACK}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+CR1\+\_\+\+POS}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+CR1\+\_\+\+PEC}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ}}~((uint16\+\_\+t)0x003F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+CR2\+\_\+\+LAST}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}}~((uint16\+\_\+t)0x00\+FE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}}~((uint8\+\_\+t)0x\+FE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{I2\+C\+\_\+\+DR\+\_\+\+DR}}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+SR2\+\_\+\+PEC}}~((uint16\+\_\+t)0x\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{I2\+C\+\_\+\+CCR\+\_\+\+FS}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}}~((uint8\+\_\+t)0x3F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~((uint8\+\_\+t)0x07)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~((uint16\+\_\+t)0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\+\_\+\+CR\+\_\+\+PDDS}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\+\_\+\+CR\+\_\+\+CWUF}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\+\_\+\+CR\+\_\+\+CSBF}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\+\_\+\+CR\+\_\+\+PVDE}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\+\_\+\+CR\+\_\+\+PLS}}~((uint16\+\_\+t)0x00\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}~((uint16\+\_\+t)0x00\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}~((uint16\+\_\+t)0x00\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\+\_\+\+CR\+\_\+\+DBP}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\+\_\+\+CR\+\_\+\+FPDS}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PMODE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{PWR\+\_\+\+CSR\+\_\+\+BRR}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{PWR\+\_\+\+CSR\+\_\+\+EWUP}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\+\_\+\+CSR\+\_\+\+BRE}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+REGRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSION}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIRDY}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSITRIM}~((uint32\+\_\+t)0x000000\+F8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0}}~((uint32\+\_\+t)0x00000008
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1}}~((uint32\+\_\+t)0x00000010
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2}}~((uint32\+\_\+t)0x00000020
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3}}~((uint32\+\_\+t)0x00000040
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4}}~((uint32\+\_\+t)0x00000080
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSICAL}~((uint32\+\_\+t)0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0}}~((uint32\+\_\+t)0x00000100
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1}}~((uint32\+\_\+t)0x00000200
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2}}~((uint32\+\_\+t)0x00000400
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3}}~((uint32\+\_\+t)0x00000800
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4}}~((uint32\+\_\+t)0x00001000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5}}~((uint32\+\_\+t)0x00002000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6}}~((uint32\+\_\+t)0x00004000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7}}~((uint32\+\_\+t)0x00008000
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEON}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSERDY}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEBYP}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSSON}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLON}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLRDY}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}~((uint32\+\_\+t)0x0000003F)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}~((uint32\+\_\+t)0x00007\+FC0)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+7}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+8}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}~((uint32\+\_\+t)0x00030000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~((uint32\+\_\+t)0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00000090)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~((uint32\+\_\+t)0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~((uint32\+\_\+t)0x00001800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~((uint32\+\_\+t)0x0000\+A000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}~((uint32\+\_\+t)0x001\+F0000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4}}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1}~((uint32\+\_\+t)0x00600000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}~((uint32\+\_\+t)0x07000000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}~((uint32\+\_\+t)0x38000000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYF}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYF}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSF}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYC}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYC}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSC}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMACRST}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHRST}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+CRYPRST}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+HSAHRST}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMCRST}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12\+RST}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13\+RST}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14\+RST}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1}~RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACEN}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTXEN}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRXEN}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTPEN}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+CRYPEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+HASHEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMCEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+CRYPLPEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+HASHLPEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+PEN}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~((uint32\+\_\+t)0x00000300)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+RMVF}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+BORRSTF}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PADRSTF}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PORRSTF}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WDGRSTF}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+MODPER}~((uint32\+\_\+t)0x00001\+FFF)
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP}~((uint32\+\_\+t)0x0\+FFFE000)
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN}~((uint32\+\_\+t)0x00007\+FC0)
\item 
\#define {\bfseries RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR}~((uint32\+\_\+t)0x70000000)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNGEN}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+IE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+DRDY}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CECS}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SECS}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CEIS}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SEIS}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT}~((uint32\+\_\+t)0x00007000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT}~((uint32\+\_\+t)0x00\+F00000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MT}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COE}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL}~((uint32\+\_\+t)0x00600000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+POL}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COSEL}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BCK}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+SUB1H}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ADD1H}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSIE}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTIE}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBIE}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAIE}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSE}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTE}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBE}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAE}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+DCE}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+FMT}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+REFCKON}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSEDGE}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~((uint32\+\_\+t)0x00000007)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RECALPF}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP1F}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSOVF}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSF}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTF}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBF}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAF}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INIT}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITF}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RSF}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITS}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+SHPF}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTWF}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBWF}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAWF}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~((uint32\+\_\+t)0x007\+F0000)
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~((uint32\+\_\+t)0x00001\+FFF)
\item 
\#define {\bfseries RTC\+\_\+\+WUTR\+\_\+\+WUT}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define {\bfseries RTC\+\_\+\+CALIBR\+\_\+\+DCS}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RTC\+\_\+\+CALIBR\+\_\+\+DC}~((uint32\+\_\+t)0x0000001F)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~((uint32\+\_\+t)0x00007000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~((uint32\+\_\+t)0x40000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT}~((uint32\+\_\+t)0x30000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}~((uint32\+\_\+t)0x10000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}~((uint32\+\_\+t)0x20000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~((uint32\+\_\+t)0x00007000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RTC\+\_\+\+WPR\+\_\+\+KEY}~((uint32\+\_\+t)0x000000\+FF)
\item 
\#define {\bfseries RTC\+\_\+\+SSR\+\_\+\+SS}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~((uint32\+\_\+t)0x00007\+FFF)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~((uint32\+\_\+t)0x80000000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+PM}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT}~((uint32\+\_\+t)0x00300000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}~((uint32\+\_\+t)0x00100000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU}~((uint32\+\_\+t)0x000\+F0000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}~((uint32\+\_\+t)0x00080000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT}~((uint32\+\_\+t)0x00007000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST}~((uint32\+\_\+t)0x00000070)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU}~((uint32\+\_\+t)0x0000\+E000)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MT}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU}~((uint32\+\_\+t)0x00000\+F00)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT}~((uint32\+\_\+t)0x00000030)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU}~((uint32\+\_\+t)0x0000000F)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RTC\+\_\+\+TSSSR\+\_\+\+SS}~((uint32\+\_\+t)0x0000\+FFFF)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALP}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW8}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW16}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM}~((uint32\+\_\+t)0x000001\+FF)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPINSEL}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS}~((uint32\+\_\+t)0x00008000)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH}~((uint32\+\_\+t)0x00006000)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+0}~((uint32\+\_\+t)0x00002000)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+1}~((uint32\+\_\+t)0x00004000)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT}~((uint32\+\_\+t)0x00001800)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+0}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+1}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ}~((uint32\+\_\+t)0x00000700)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+0}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+1}~((uint32\+\_\+t)0x00000200)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+2}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP1E}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~((uint32\+\_\+t)0x00007\+FFF)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~((uint32\+\_\+t)0x0\+F000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}~((uint32\+\_\+t)0x01000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}~((uint32\+\_\+t)0x08000000)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~((uint32\+\_\+t)0x00007\+FFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP0R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP1R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP2R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP3R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP4R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP5R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP6R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP7R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP8R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP9R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP10R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP11R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP12R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP13R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP14R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP15R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP16R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP17R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP18R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define {\bfseries RTC\+\_\+\+BKP19R}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL}}~((uint8\+\_\+t)0x03)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}{SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}{SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS}}~((uint16\+\_\+t)0x1800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}{SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}{SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}{SDIO\+\_\+\+ARG\+\_\+\+CMDARG}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}{SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX}}~((uint16\+\_\+t)0x003F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP}}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}{SDIO\+\_\+\+CMD\+\_\+\+WAITINT}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}{SDIO\+\_\+\+CMD\+\_\+\+WAITPEND}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}{SDIO\+\_\+\+CMD\+\_\+\+CPSMEN}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}{SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}{SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}{SDIO\+\_\+\+CMD\+\_\+\+NIEN}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}{SDIO\+\_\+\+CMD\+\_\+\+CEATACMD}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}{SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD}}~((uint8\+\_\+t)0x3F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}{SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}{SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}{SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}{SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}{SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}{SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}{SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH}}~((uint32\+\_\+t)0x01\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}{SDIO\+\_\+\+DCTRL\+\_\+\+DTEN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}{SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}{SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}{SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}{SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}{SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}{SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT}}~((uint32\+\_\+t)0x01\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}{SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}{SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}{SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}{SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}{SDIO\+\_\+\+STA\+\_\+\+TXUNDERR}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}{SDIO\+\_\+\+STA\+\_\+\+RXOVERR}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}{SDIO\+\_\+\+STA\+\_\+\+CMDREND}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}{SDIO\+\_\+\+STA\+\_\+\+CMDSENT}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}{SDIO\+\_\+\+STA\+\_\+\+DATAEND}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}{SDIO\+\_\+\+STA\+\_\+\+STBITERR}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}{SDIO\+\_\+\+STA\+\_\+\+DBCKEND}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}{SDIO\+\_\+\+STA\+\_\+\+CMDACT}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}{SDIO\+\_\+\+STA\+\_\+\+TXACT}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}{SDIO\+\_\+\+STA\+\_\+\+RXACT}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOF}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOF}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOE}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOE}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}{SDIO\+\_\+\+STA\+\_\+\+TXDAVL}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}{SDIO\+\_\+\+STA\+\_\+\+RXDAVL}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}{SDIO\+\_\+\+STA\+\_\+\+SDIOIT}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}{SDIO\+\_\+\+STA\+\_\+\+CEATAEND}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}{SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}{SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}{SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}{SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}{SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}{SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}{SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}{SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}{SDIO\+\_\+\+ICR\+\_\+\+DATAENDC}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}{SDIO\+\_\+\+ICR\+\_\+\+STBITERRC}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}{SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}{SDIO\+\_\+\+ICR\+\_\+\+SDIOITC}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}{SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}{SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}{SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}{SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}{SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}{SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}{SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}{SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}{SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}{SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}{SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}{SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}{SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}{SDIO\+\_\+\+MASK\+\_\+\+TXACTIE}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}{SDIO\+\_\+\+MASK\+\_\+\+RXACTIE}}~((uint32\+\_\+t)0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}{SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}{SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}{SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}{SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}{SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT}}~((uint32\+\_\+t)0x00\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}{SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA}}~((uint32\+\_\+t)0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~((uint16\+\_\+t)0x0038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\+\_\+\+CR1\+\_\+\+DFF}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~((uint16\+\_\+t)0x0006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}}~((uint32\+\_\+t)0x00000003)
\item 
\#define {\bfseries SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}{SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}{SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI0 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}}~((uint16\+\_\+t)0x0005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}}~((uint16\+\_\+t)0x0006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH}}~((uint16\+\_\+t)0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc4b69ff5f5d9b35bf01f26d6aa4e60}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PI}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI1 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}}~((uint16\+\_\+t)0x0050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga010784c7bdee3c742b48c500ee52e223}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PI}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI2 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}}~((uint16\+\_\+t)0x0500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH}}~((uint16\+\_\+t)0x0700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00bc1224b7bfd46dcec32676a601de51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PI}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI3 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}}~((uint16\+\_\+t)0x5000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}}~((uint16\+\_\+t)0x6000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH}}~((uint16\+\_\+t)0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337e37f58e8710ea8305a16c08e390b9}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PI}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI4 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}}~((uint16\+\_\+t)0x0005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}}~((uint16\+\_\+t)0x0006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH}}~((uint16\+\_\+t)0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad36a509bf6deabd5446a07c20964f83}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PI}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI5 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}}~((uint16\+\_\+t)0x0050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3c4ebe4d750f89465acd067ab0ee30}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PI}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI6 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}}~((uint16\+\_\+t)0x0500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH}}~((uint16\+\_\+t)0x0700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4222e7d9ed672ea2de3a038c23f9566b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PI}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI7 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}}~((uint16\+\_\+t)0x5000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}}~((uint16\+\_\+t)0x6000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH}}~((uint16\+\_\+t)0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68ca6758cf36232dd5ac63afae97cbc}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PI}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI8 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}}~((uint16\+\_\+t)0x0005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}}~((uint16\+\_\+t)0x0006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH}}~((uint16\+\_\+t)0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b679636c97041f5584012c78f6d7a3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PI}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI9 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}}~((uint16\+\_\+t)0x0050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd8a0da1b9ede601094f6c651a499e4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PI}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI10 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}}~((uint16\+\_\+t)0x0500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH}}~((uint16\+\_\+t)0x0700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bee76cf4bed88ff7b51145393b2cd19}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PI}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI11 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}}~((uint16\+\_\+t)0x5000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}}~((uint16\+\_\+t)0x6000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH}}~((uint16\+\_\+t)0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafadb14df8764208abeeaf6197489f1b4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PI}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI12 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}}~((uint16\+\_\+t)0x0005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}}~((uint16\+\_\+t)0x0006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bacbf87e34c3f3af8ad4adf0599ce81}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI12\+\_\+\+PH}}~((uint16\+\_\+t)0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI13 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}}~((uint16\+\_\+t)0x0050)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5088d8b62be3faaf7853907f82ba0084}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI13\+\_\+\+PH}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI14 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}}~((uint16\+\_\+t)0x0500)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}}~((uint16\+\_\+t)0x0600)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460355223eb849c797abfaa3dc1c717e}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI14\+\_\+\+PH}}~((uint16\+\_\+t)0x0700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~((uint16\+\_\+t)0x0000)
\begin{DoxyCompactList}\small\item\em EXTI15 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}}~((uint16\+\_\+t)0x5000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}}~((uint16\+\_\+t)0x6000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036482d96f0cabeddf2702777058cfc7}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI15\+\_\+\+PH}}~((uint16\+\_\+t)0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{SYSCFG\+\_\+\+CMPCR\+\_\+\+READY}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~((uint16\+\_\+t)0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~((uint16\+\_\+t)0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~((uint16\+\_\+t)0x000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~((uint16\+\_\+t)0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~((uint16\+\_\+t)0x000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~((uint16\+\_\+t)0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~((uint16\+\_\+t)0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~((uint8\+\_\+t)0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~((uint16\+\_\+t)0x001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~((uint16\+\_\+t)0x1\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP}}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP}}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+0}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+1}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{USART\+\_\+\+SR\+\_\+\+PE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{USART\+\_\+\+SR\+\_\+\+FE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{USART\+\_\+\+SR\+\_\+\+NE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{USART\+\_\+\+SR\+\_\+\+ORE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{USART\+\_\+\+SR\+\_\+\+IDLE}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{USART\+\_\+\+SR\+\_\+\+RXNE}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{USART\+\_\+\+SR\+\_\+\+TC}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{USART\+\_\+\+SR\+\_\+\+TXE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{USART\+\_\+\+SR\+\_\+\+LBD}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{USART\+\_\+\+SR\+\_\+\+CTS}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{USART\+\_\+\+DR\+\_\+\+DR}}~((uint16\+\_\+t)0x01\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}}~((uint16\+\_\+t)0x\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{USART\+\_\+\+CR1\+\_\+\+SBK}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{USART\+\_\+\+CR1\+\_\+\+RWU}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~((uint16\+\_\+t)0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~((uint16\+\_\+t)0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~((uint16\+\_\+t)0x\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~((uint8\+\_\+t)0x7F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{WWDG\+\_\+\+CR\+\_\+\+T0}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{WWDG\+\_\+\+CR\+\_\+\+T1}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{WWDG\+\_\+\+CR\+\_\+\+T2}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{WWDG\+\_\+\+CR\+\_\+\+T3}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{WWDG\+\_\+\+CR\+\_\+\+T4}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{WWDG\+\_\+\+CR\+\_\+\+T5}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{WWDG\+\_\+\+CR\+\_\+\+T6}}~((uint8\+\_\+t)0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~((uint16\+\_\+t)0x007F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{WWDG\+\_\+\+CFR\+\_\+\+W0}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{WWDG\+\_\+\+CFR\+\_\+\+W1}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{WWDG\+\_\+\+CFR\+\_\+\+W2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{WWDG\+\_\+\+CFR\+\_\+\+W3}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{WWDG\+\_\+\+CFR\+\_\+\+W4}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{WWDG\+\_\+\+CFR\+\_\+\+W5}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{WWDG\+\_\+\+CFR\+\_\+\+W6}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~((uint16\+\_\+t)0x0180)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~((uint8\+\_\+t)0x01)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~((uint32\+\_\+t)0x00000\+FFF)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~((uint32\+\_\+t)0x\+FFFF0000)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}}~((uint32\+\_\+t)0x00000040
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}}~((uint32\+\_\+t)0x00000080
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}~((uint32\+\_\+t)0x00000004)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}~((uint32\+\_\+t)0x00000008)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}~((uint32\+\_\+t)0x00000010)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}~((uint32\+\_\+t)0x00000020)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}~((uint32\+\_\+t)0x00000040)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}~((uint32\+\_\+t)0x00000080)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}~((uint32\+\_\+t)0x00000100)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}~((uint32\+\_\+t)0x00000400)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}~((uint32\+\_\+t)0x00000800)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}~((uint32\+\_\+t)0x00001000)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~((uint32\+\_\+t)0x00200000)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~((uint32\+\_\+t)0x00400000)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~((uint32\+\_\+t)0x00800000)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}~((uint32\+\_\+t)0x02000000)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}~((uint32\+\_\+t)0x04000000)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDEG\+\_\+\+STOP}~DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}~((uint32\+\_\+t)0x00000001)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}~((uint32\+\_\+t)0x00010000)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}~((uint32\+\_\+t)0x00020000)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}~((uint32\+\_\+t)0x00040000)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+WD}~((uint32\+\_\+t)0x00800000)  /\texorpdfstring{$\ast$}{*} Watchdog disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+JD}~((uint32\+\_\+t)0x00400000)  /\texorpdfstring{$\ast$}{*} Jabber disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG}~((uint32\+\_\+t)0x000\+E0000)  /\texorpdfstring{$\ast$}{*} Inter-\/frame gap \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+96\+Bit}~((uint32\+\_\+t)0x00000000)  /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 96Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+88\+Bit}~((uint32\+\_\+t)0x00020000)  /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 88Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+80\+Bit}~((uint32\+\_\+t)0x00040000)  /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 80\+Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+72\+Bit}~((uint32\+\_\+t)0x00060000)  /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 72Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+64\+Bit}~((uint32\+\_\+t)0x00080000)  /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 64Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+56\+Bit}~((uint32\+\_\+t)0x000\+A0000)  /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 56Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+48\+Bit}~((uint32\+\_\+t)0x000\+C0000)  /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 48Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+40\+Bit}~((uint32\+\_\+t)0x000\+E0000)  /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 40\+Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+CSD}~((uint32\+\_\+t)0x00010000)  /\texorpdfstring{$\ast$}{*} Carrier sense disable (during transmission) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+FES}~((uint32\+\_\+t)0x00004000)  /\texorpdfstring{$\ast$}{*} Fast ethernet speed \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ROD}~((uint32\+\_\+t)0x00002000)  /\texorpdfstring{$\ast$}{*} Receive own disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+LM}~((uint32\+\_\+t)0x00001000)  /\texorpdfstring{$\ast$}{*} loopback mode \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DM}~((uint32\+\_\+t)0x00000800)  /\texorpdfstring{$\ast$}{*} Duplex mode \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPCO}~((uint32\+\_\+t)0x00000400)  /\texorpdfstring{$\ast$}{*} IP Checksum offload \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RD}~((uint32\+\_\+t)0x00000200)  /\texorpdfstring{$\ast$}{*} Retry disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+APCS}~((uint32\+\_\+t)0x00000080)  /\texorpdfstring{$\ast$}{*} Automatic Pad/CRC stripping \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fab432a0d01c8c1786b3d48489c0f9}{ETH\+\_\+\+MACCR\+\_\+\+BL}}
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+10}~((uint32\+\_\+t)0x00000000)  /\texorpdfstring{$\ast$}{*} k = min (n, 10) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+8}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} k = min (n, 8) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+4}~((uint32\+\_\+t)0x00000040)  /\texorpdfstring{$\ast$}{*} k = min (n, 4) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+1}~((uint32\+\_\+t)0x00000060)  /\texorpdfstring{$\ast$}{*} k = min (n, 1) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DC}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} Defferal check \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+TE}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} Transmitter enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RE}~((uint32\+\_\+t)0x00000004)  /\texorpdfstring{$\ast$}{*} Receiver enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+RA}~((uint32\+\_\+t)0x80000000)  /\texorpdfstring{$\ast$}{*} Receive all \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HPF}~((uint32\+\_\+t)0x00000400)  /\texorpdfstring{$\ast$}{*} Hash or perfect filter \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+SAF}~((uint32\+\_\+t)0x00000200)  /\texorpdfstring{$\ast$}{*} Source address filter enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+SAIF}~((uint32\+\_\+t)0x00000100)  /\texorpdfstring{$\ast$}{*} SA inverse filtering \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF}~((uint32\+\_\+t)0x000000\+C0)  /\texorpdfstring{$\ast$}{*} Pass control frames\+: 3 cases \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All}~((uint32\+\_\+t)0x00000040)  /\texorpdfstring{$\ast$}{*} MAC filters all control frames from reaching the application \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All}~((uint32\+\_\+t)0x00000080)  /\texorpdfstring{$\ast$}{*} MAC forwards all control frames to application even if they fail the Address Filter \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter}~((uint32\+\_\+t)0x000000\+C0)  /\texorpdfstring{$\ast$}{*} MAC forwards control frames that pass the Address Filter. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+BFD}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} Broadcast frame disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PAM}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} Pass all mutlicast \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+DAIF}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} DA Inverse filtering \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HM}~((uint32\+\_\+t)0x00000004)  /\texorpdfstring{$\ast$}{*} Hash multicast \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HU}~((uint32\+\_\+t)0x00000002)  /\texorpdfstring{$\ast$}{*} Hash unicast \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PM}~((uint32\+\_\+t)0x00000001)  /\texorpdfstring{$\ast$}{*} Promiscuous mode \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACHTHR\+\_\+\+HTH}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Hash table high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACHTLR\+\_\+\+HTL}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Hash table low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+PA}~((uint32\+\_\+t)0x0000\+F800)  /\texorpdfstring{$\ast$}{*} Physical layer address \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MR}~((uint32\+\_\+t)0x000007\+C0)  /\texorpdfstring{$\ast$}{*} MII register in the selected PHY \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR}~((uint32\+\_\+t)0x0000001C)  /\texorpdfstring{$\ast$}{*} CR clock range\+: 6 cases \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div42}~((uint32\+\_\+t)0x00000000)  /\texorpdfstring{$\ast$}{*} HCLK\+:60-\/100 MHz; MDC clock= HCLK/42 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div62}~((uint32\+\_\+t)0x00000004)  /\texorpdfstring{$\ast$}{*} HCLK\+:100-\/150 MHz; MDC clock= HCLK/62 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div16}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} HCLK\+:20-\/35 MHz; MDC clock= HCLK/16 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div26}~((uint32\+\_\+t)0x0000000C)  /\texorpdfstring{$\ast$}{*} HCLK\+:35-\/60 MHz; MDC clock= HCLK/26 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div102}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} HCLK\+:150-\/168 MHz; MDC clock= HCLK/102 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MW}~((uint32\+\_\+t)0x00000002)  /\texorpdfstring{$\ast$}{*} MII write \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MB}~((uint32\+\_\+t)0x00000001)  /\texorpdfstring{$\ast$}{*} MII busy \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIDR\+\_\+\+MD}~((uint32\+\_\+t)0x0000\+FFFF)  /\texorpdfstring{$\ast$}{*} MII data\+: read/write data from/to PHY \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PT}~((uint32\+\_\+t)0x\+FFFF0000)  /\texorpdfstring{$\ast$}{*} Pause time \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+ZQPD}~((uint32\+\_\+t)0x00000080)  /\texorpdfstring{$\ast$}{*} Zero-\/quanta pause disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT}~((uint32\+\_\+t)0x00000030)  /\texorpdfstring{$\ast$}{*} Pause low threshold\+: 4 cases \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus4}~((uint32\+\_\+t)0x00000000)  /\texorpdfstring{$\ast$}{*} Pause time minus 4 slot times \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} Pause time minus 28 slot times \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} Pause time minus 144 slot times \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256}~((uint32\+\_\+t)0x00000030)  /\texorpdfstring{$\ast$}{*} Pause time minus 256 slot times \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+UPFD}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} Unicast pause frame detect \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+RFCE}~((uint32\+\_\+t)0x00000004)  /\texorpdfstring{$\ast$}{*} Receive flow control enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+TFCE}~((uint32\+\_\+t)0x00000002)  /\texorpdfstring{$\ast$}{*} Transmit flow control enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA}~((uint32\+\_\+t)0x00000001)  /\texorpdfstring{$\ast$}{*} Flow control busy/backpressure activate \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC}~((uint32\+\_\+t)0x00010000)  /\texorpdfstring{$\ast$}{*} 12-\/bit VLAN tag comparison \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI}~((uint32\+\_\+t)0x0000\+FFFF)  /\texorpdfstring{$\ast$}{*} VLAN tag identifier (for receive frames) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACRWUFFR\+\_\+D}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Wake-\/up frame filter register data \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR}~((uint32\+\_\+t)0x80000000)  /\texorpdfstring{$\ast$}{*} Wake-\/Up Frame Filter Register Pointer Reset \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+GU}~((uint32\+\_\+t)0x00000200)  /\texorpdfstring{$\ast$}{*} Global Unicast \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR}~((uint32\+\_\+t)0x00000040)  /\texorpdfstring{$\ast$}{*} Wake-\/Up Frame Received \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} Magic Packet Received \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE}~((uint32\+\_\+t)0x00000004)  /\texorpdfstring{$\ast$}{*} Wake-\/Up Frame Enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE}~((uint32\+\_\+t)0x00000002)  /\texorpdfstring{$\ast$}{*} Magic Packet Enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+PD}~((uint32\+\_\+t)0x00000001)  /\texorpdfstring{$\ast$}{*} Power Down \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+TSTS}~((uint32\+\_\+t)0x00000200)  /\texorpdfstring{$\ast$}{*} Time stamp trigger status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMCTS}~((uint32\+\_\+t)0x00000040)  /\texorpdfstring{$\ast$}{*} MMC transmit status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMMCRS}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} MMC receive status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMCS}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} MMC status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+PMTS}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} PMT status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACIMR\+\_\+\+TSTIM}~((uint32\+\_\+t)0x00000200)  /\texorpdfstring{$\ast$}{*} Time stamp trigger interrupt mask \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACIMR\+\_\+\+PMTIM}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} PMT interrupt mask \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0H}~((uint32\+\_\+t)0x0000\+FFFF)  /\texorpdfstring{$\ast$}{*} MAC address0 high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0L}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} MAC address0 low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /\texorpdfstring{$\ast$}{*} Address enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /\texorpdfstring{$\ast$}{*} Source address \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC}~((uint32\+\_\+t)0x3\+F000000)  /\texorpdfstring{$\ast$}{*} Mask byte control\+: bits to mask for comparison of the MAC Address bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}15\+:8\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}7\+:0\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}31\+:24\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}23\+:16\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}15\+:8\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}7\+:0\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1H}~((uint32\+\_\+t)0x0000\+FFFF)  /\texorpdfstring{$\ast$}{*} MAC address1 high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1L}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} MAC address1 low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /\texorpdfstring{$\ast$}{*} Address enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /\texorpdfstring{$\ast$}{*} Source address \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC}~((uint32\+\_\+t)0x3\+F000000)  /\texorpdfstring{$\ast$}{*} Mask byte control \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}15\+:8\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}7\+:0\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}31\+:24\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}23\+:16\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}15\+:8\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}70\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2H}~((uint32\+\_\+t)0x0000\+FFFF)  /\texorpdfstring{$\ast$}{*} MAC address1 high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2L}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} MAC address2 low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+AE}~((uint32\+\_\+t)0x80000000)  /\texorpdfstring{$\ast$}{*} Address enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+SA}~((uint32\+\_\+t)0x40000000)  /\texorpdfstring{$\ast$}{*} Source address \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC}~((uint32\+\_\+t)0x3\+F000000)  /\texorpdfstring{$\ast$}{*} Mask byte control \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~((uint32\+\_\+t)0x20000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}15\+:8\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~((uint32\+\_\+t)0x10000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}7\+:0\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~((uint32\+\_\+t)0x08000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}31\+:24\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~((uint32\+\_\+t)0x04000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}23\+:16\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~((uint32\+\_\+t)0x02000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}15\+:8\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~((uint32\+\_\+t)0x01000000)  /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}70\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3H}~((uint32\+\_\+t)0x0000\+FFFF)  /\texorpdfstring{$\ast$}{*} MAC address3 high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3L}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} MAC address3 low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCFHP}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} MMC counter Full-\/Half preset \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCP}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} MMC counter preset \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCF}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} MMC Counter Freeze \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+ROR}~((uint32\+\_\+t)0x00000004)  /\texorpdfstring{$\ast$}{*} Reset on Read \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CSR}~((uint32\+\_\+t)0x00000002)  /\texorpdfstring{$\ast$}{*} Counter Stop Rollover \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CR}~((uint32\+\_\+t)0x00000001)  /\texorpdfstring{$\ast$}{*} Counters Reset \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS}~((uint32\+\_\+t)0x00020000)  /\texorpdfstring{$\ast$}{*} Set when Rx good unicast frames counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RFAES}~((uint32\+\_\+t)0x00000040)  /\texorpdfstring{$\ast$}{*} Set when Rx alignment error counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RFCES}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} Set when Rx crc error counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFS}~((uint32\+\_\+t)0x00200000)  /\texorpdfstring{$\ast$}{*} Set when Tx good frame count counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS}~((uint32\+\_\+t)0x00008000)  /\texorpdfstring{$\ast$}{*} Set when Tx good multi col counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS}~((uint32\+\_\+t)0x00004000)  /\texorpdfstring{$\ast$}{*} Set when Tx good single col counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM}~((uint32\+\_\+t)0x00020000)  /\texorpdfstring{$\ast$}{*} Mask the interrupt when Rx good unicast frames counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM}~((uint32\+\_\+t)0x00000040)  /\texorpdfstring{$\ast$}{*} Mask the interrupt when when Rx alignment error counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} Mask the interrupt when Rx crc error counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM}~((uint32\+\_\+t)0x00200000)  /\texorpdfstring{$\ast$}{*} Mask the interrupt when Tx good frame count counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM}~((uint32\+\_\+t)0x00008000)  /\texorpdfstring{$\ast$}{*} Mask the interrupt when Tx good multi col counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM}~((uint32\+\_\+t)0x00004000)  /\texorpdfstring{$\ast$}{*} Mask the interrupt when Tx good single col counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Number of successfully transmitted frames after a single collision in Half-\/duplex mode. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Number of successfully transmitted frames after more than a single collision in Half-\/duplex mode. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Number of good frames transmitted. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Number of frames received with CRC error. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Number of frames received with alignment (dribble) error \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Number of good unicast frames received. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSCNT}~((uint32\+\_\+t)0x00030000)  /\texorpdfstring{$\ast$}{*} Time stamp clock node type \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSSMRME}~((uint32\+\_\+t)0x00008000)  /\texorpdfstring{$\ast$}{*} Time stamp snapshot for message relevant to master enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSSEME}~((uint32\+\_\+t)0x00004000)  /\texorpdfstring{$\ast$}{*} Time stamp snapshot for event message enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSSIPV4\+FE}~((uint32\+\_\+t)0x00002000)  /\texorpdfstring{$\ast$}{*} Time stamp snapshot for IPv4 frames enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSSIPV6\+FE}~((uint32\+\_\+t)0x00001000)  /\texorpdfstring{$\ast$}{*} Time stamp snapshot for IPv6 frames enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSSPTPOEFE}~((uint32\+\_\+t)0x00000800)  /\texorpdfstring{$\ast$}{*} Time stamp snapshot for PTP over ethernet frames enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSPTPPSV2E}~((uint32\+\_\+t)0x00000400)  /\texorpdfstring{$\ast$}{*} Time stamp PTP packet snooping for version2 format enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSSSR}~((uint32\+\_\+t)0x00000200)  /\texorpdfstring{$\ast$}{*} Time stamp Sub-\/seconds rollover \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSSARFE}~((uint32\+\_\+t)0x00000100)  /\texorpdfstring{$\ast$}{*} Time stamp snapshot for all received frames enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} Addend register update \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} Time stamp interrupt trigger enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} Time stamp update \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI}~((uint32\+\_\+t)0x00000004)  /\texorpdfstring{$\ast$}{*} Time stamp initialize \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU}~((uint32\+\_\+t)0x00000002)  /\texorpdfstring{$\ast$}{*} Time stamp fine or coarse update \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSE}~((uint32\+\_\+t)0x00000001)  /\texorpdfstring{$\ast$}{*} Time stamp enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI}~((uint32\+\_\+t)0x000000\+FF)  /\texorpdfstring{$\ast$}{*} System time Sub-\/second increment value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSHR\+\_\+\+STS}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} System Time second \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS}~((uint32\+\_\+t)0x80000000)  /\texorpdfstring{$\ast$}{*} System Time Positive or negative time \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLR\+\_\+\+STSS}~((uint32\+\_\+t)0x7\+FFFFFFF)  /\texorpdfstring{$\ast$}{*} System Time sub-\/seconds \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Time stamp update seconds \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS}~((uint32\+\_\+t)0x80000000)  /\texorpdfstring{$\ast$}{*} Time stamp update Positive or negative time \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS}~((uint32\+\_\+t)0x7\+FFFFFFF)  /\texorpdfstring{$\ast$}{*} Time stamp update sub-\/seconds \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSAR\+\_\+\+TSA}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Time stamp addend \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Target time stamp high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Target time stamp low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSTTR}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} Time stamp target time reached \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSSO}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} Time stamp seconds overflow \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+AAB}~((uint32\+\_\+t)0x02000000)  /\texorpdfstring{$\ast$}{*} Address-\/Aligned beats \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+FPM}~((uint32\+\_\+t)0x01000000)  /\texorpdfstring{$\ast$}{*} 4x\+PBL mode \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+USP}~((uint32\+\_\+t)0x00800000)  /\texorpdfstring{$\ast$}{*} Use separate PBL \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP}~((uint32\+\_\+t)0x007\+E0000)  /\texorpdfstring{$\ast$}{*} Rx\+DMA PBL \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+1\+Beat}~((uint32\+\_\+t)0x00020000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 1 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+2\+Beat}~((uint32\+\_\+t)0x00040000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 2 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4\+Beat}~((uint32\+\_\+t)0x00080000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 4 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+8\+Beat}~((uint32\+\_\+t)0x00100000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 8 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+16\+Beat}~((uint32\+\_\+t)0x00200000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 16 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+32\+Beat}~((uint32\+\_\+t)0x00400000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 32 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+4\+Beat}~((uint32\+\_\+t)0x01020000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 4 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+8\+Beat}~((uint32\+\_\+t)0x01040000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 8 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+16\+Beat}~((uint32\+\_\+t)0x01080000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 16 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+32\+Beat}~((uint32\+\_\+t)0x01100000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 32 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+64\+Beat}~((uint32\+\_\+t)0x01200000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 64 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+128\+Beat}~((uint32\+\_\+t)0x01400000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 128 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+FB}~((uint32\+\_\+t)0x00010000)  /\texorpdfstring{$\ast$}{*} Fixed Burst \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR}~((uint32\+\_\+t)0x0000\+C000)  /\texorpdfstring{$\ast$}{*} Rx Tx priority ratio \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+1\+\_\+1}~((uint32\+\_\+t)0x00000000)  /\texorpdfstring{$\ast$}{*} Rx Tx priority ratio \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+2\+\_\+1}~((uint32\+\_\+t)0x00004000)  /\texorpdfstring{$\ast$}{*} Rx Tx priority ratio \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+3\+\_\+1}~((uint32\+\_\+t)0x00008000)  /\texorpdfstring{$\ast$}{*} Rx Tx priority ratio \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+4\+\_\+1}~((uint32\+\_\+t)0x0000\+C000)  /\texorpdfstring{$\ast$}{*} Rx Tx priority ratio \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL}~((uint32\+\_\+t)0x00003\+F00)  /\texorpdfstring{$\ast$}{*} Programmable burst length \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+1\+Beat}~((uint32\+\_\+t)0x00000100)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 1 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+2\+Beat}~((uint32\+\_\+t)0x00000200)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 2 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4\+Beat}~((uint32\+\_\+t)0x00000400)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+8\+Beat}~((uint32\+\_\+t)0x00000800)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+16\+Beat}~((uint32\+\_\+t)0x00001000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+32\+Beat}~((uint32\+\_\+t)0x00002000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+4\+Beat}~((uint32\+\_\+t)0x01000100)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+8\+Beat}~((uint32\+\_\+t)0x01000200)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+16\+Beat}~((uint32\+\_\+t)0x01000400)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+32\+Beat}~((uint32\+\_\+t)0x01000800)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+64\+Beat}~((uint32\+\_\+t)0x01001000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 64 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+128\+Beat}~((uint32\+\_\+t)0x01002000)  /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 128 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+EDE}~((uint32\+\_\+t)0x00000080)  /\texorpdfstring{$\ast$}{*} Enhanced Descriptor Enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+DSL}~((uint32\+\_\+t)0x0000007C)  /\texorpdfstring{$\ast$}{*} Descriptor Skip Length \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+DA}~((uint32\+\_\+t)0x00000002)  /\texorpdfstring{$\ast$}{*} DMA arbitration scheme \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+SR}~((uint32\+\_\+t)0x00000001)  /\texorpdfstring{$\ast$}{*} Software reset \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMATPDR\+\_\+\+TPD}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Transmit poll demand \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMARPDR\+\_\+\+RPD}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Receive poll demand  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMARDLAR\+\_\+\+SRL}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Start of receive list \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMATDLAR\+\_\+\+STL}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Start of transmit list \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TSTS}~((uint32\+\_\+t)0x20000000)  /\texorpdfstring{$\ast$}{*} Time-\/stamp trigger status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+PMTS}~((uint32\+\_\+t)0x10000000)  /\texorpdfstring{$\ast$}{*} PMT status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+MMCS}~((uint32\+\_\+t)0x08000000)  /\texorpdfstring{$\ast$}{*} MMC status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS}~((uint32\+\_\+t)0x03800000)  /\texorpdfstring{$\ast$}{*} Error bits status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access}~((uint32\+\_\+t)0x02000000)  /\texorpdfstring{$\ast$}{*} Error bits 0-\/data buffer, 1-\/desc. access \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf}~((uint32\+\_\+t)0x01000000)  /\texorpdfstring{$\ast$}{*} Error bits 0-\/write trnsf, 1-\/read transfr \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx}~((uint32\+\_\+t)0x00800000)  /\texorpdfstring{$\ast$}{*} Error bits 0-\/Rx DMA, 1-\/Tx DMA \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS}~((uint32\+\_\+t)0x00700000)  /\texorpdfstring{$\ast$}{*} Transmit process state \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Stopped}~((uint32\+\_\+t)0x00000000)  /\texorpdfstring{$\ast$}{*} Stopped -\/ Reset or Stop Tx Command issued  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching}~((uint32\+\_\+t)0x00100000)  /\texorpdfstring{$\ast$}{*} Running -\/ fetching the Tx descriptor \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting}~((uint32\+\_\+t)0x00200000)  /\texorpdfstring{$\ast$}{*} Running -\/ waiting for status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading}~((uint32\+\_\+t)0x00300000)  /\texorpdfstring{$\ast$}{*} Running -\/ reading the data from host memory \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended}~((uint32\+\_\+t)0x00600000)  /\texorpdfstring{$\ast$}{*} Suspended -\/ Tx Descriptor unavailabe \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing}~((uint32\+\_\+t)0x00700000)  /\texorpdfstring{$\ast$}{*} Running -\/ closing Rx descriptor \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS}~((uint32\+\_\+t)0x000\+E0000)  /\texorpdfstring{$\ast$}{*} Receive process state \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Stopped}~((uint32\+\_\+t)0x00000000)  /\texorpdfstring{$\ast$}{*} Stopped -\/ Reset or Stop Rx Command issued \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching}~((uint32\+\_\+t)0x00020000)  /\texorpdfstring{$\ast$}{*} Running -\/ fetching the Rx descriptor \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting}~((uint32\+\_\+t)0x00060000)  /\texorpdfstring{$\ast$}{*} Running -\/ waiting for packet \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended}~((uint32\+\_\+t)0x00080000)  /\texorpdfstring{$\ast$}{*} Suspended -\/ Rx Descriptor unavailable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing}~((uint32\+\_\+t)0x000\+A0000)  /\texorpdfstring{$\ast$}{*} Running -\/ closing descriptor \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing}~((uint32\+\_\+t)0x000\+E0000)  /\texorpdfstring{$\ast$}{*} Running -\/ queuing the recieve frame into host memory \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+NIS}~((uint32\+\_\+t)0x00010000)  /\texorpdfstring{$\ast$}{*} Normal interrupt summary \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+AIS}~((uint32\+\_\+t)0x00008000)  /\texorpdfstring{$\ast$}{*} Abnormal interrupt summary \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ERS}~((uint32\+\_\+t)0x00004000)  /\texorpdfstring{$\ast$}{*} Early receive status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+FBES}~((uint32\+\_\+t)0x00002000)  /\texorpdfstring{$\ast$}{*} Fatal bus error status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ETS}~((uint32\+\_\+t)0x00000400)  /\texorpdfstring{$\ast$}{*} Early transmit status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RWTS}~((uint32\+\_\+t)0x00000200)  /\texorpdfstring{$\ast$}{*} Receive watchdog timeout status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPSS}~((uint32\+\_\+t)0x00000100)  /\texorpdfstring{$\ast$}{*} Receive process stopped status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RBUS}~((uint32\+\_\+t)0x00000080)  /\texorpdfstring{$\ast$}{*} Receive buffer unavailable status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RS}~((uint32\+\_\+t)0x00000040)  /\texorpdfstring{$\ast$}{*} Receive status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TUS}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} Transmit underflow status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ROS}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} Receive overflow status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TJTS}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} Transmit jabber timeout status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TBUS}~((uint32\+\_\+t)0x00000004)  /\texorpdfstring{$\ast$}{*} Transmit buffer unavailable status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPSS}~((uint32\+\_\+t)0x00000002)  /\texorpdfstring{$\ast$}{*} Transmit process stopped status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TS}~((uint32\+\_\+t)0x00000001)  /\texorpdfstring{$\ast$}{*} Transmit status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD}~((uint32\+\_\+t)0x04000000)  /\texorpdfstring{$\ast$}{*} Disable Dropping of TCP/IP checksum error frames \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RSF}~((uint32\+\_\+t)0x02000000)  /\texorpdfstring{$\ast$}{*} Receive store and forward \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+DFRF}~((uint32\+\_\+t)0x01000000)  /\texorpdfstring{$\ast$}{*} Disable flushing of received frames \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TSF}~((uint32\+\_\+t)0x00200000)  /\texorpdfstring{$\ast$}{*} Transmit store and forward \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FTF}~((uint32\+\_\+t)0x00100000)  /\texorpdfstring{$\ast$}{*} Flush transmit FIFO \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC}~((uint32\+\_\+t)0x0001\+C000)  /\texorpdfstring{$\ast$}{*} Transmit threshold control \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+64\+Bytes}~((uint32\+\_\+t)0x00000000)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 64 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+128\+Bytes}~((uint32\+\_\+t)0x00004000)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 128 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+192\+Bytes}~((uint32\+\_\+t)0x00008000)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 192 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+256\+Bytes}~((uint32\+\_\+t)0x0000\+C000)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 256 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+40\+Bytes}~((uint32\+\_\+t)0x00010000)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 40 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+32\+Bytes}~((uint32\+\_\+t)0x00014000)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 32 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+24\+Bytes}~((uint32\+\_\+t)0x00018000)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 24 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+16\+Bytes}~((uint32\+\_\+t)0x0001\+C000)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 16 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+ST}~((uint32\+\_\+t)0x00002000)  /\texorpdfstring{$\ast$}{*} Start/stop transmission \mbox{\hyperlink{structcommand}{command}} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FEF}~((uint32\+\_\+t)0x00000080)  /\texorpdfstring{$\ast$}{*} Forward error frames \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FUGF}~((uint32\+\_\+t)0x00000040)  /\texorpdfstring{$\ast$}{*} Forward undersized good frames \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC}~((uint32\+\_\+t)0x00000018)  /\texorpdfstring{$\ast$}{*} receive threshold control \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+64\+Bytes}~((uint32\+\_\+t)0x00000000)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Receive FIFO is 64 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+32\+Bytes}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Receive FIFO is 32 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+96\+Bytes}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Receive FIFO is 96 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+128\+Bytes}~((uint32\+\_\+t)0x00000018)  /\texorpdfstring{$\ast$}{*} threshold level of the MTL Receive FIFO is 128 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+OSF}~((uint32\+\_\+t)0x00000004)  /\texorpdfstring{$\ast$}{*} operate on second frame \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+SR}~((uint32\+\_\+t)0x00000002)  /\texorpdfstring{$\ast$}{*} Start/stop receive \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+NISE}~((uint32\+\_\+t)0x00010000)  /\texorpdfstring{$\ast$}{*} Normal interrupt summary enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+AISE}~((uint32\+\_\+t)0x00008000)  /\texorpdfstring{$\ast$}{*} Abnormal interrupt summary enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ERIE}~((uint32\+\_\+t)0x00004000)  /\texorpdfstring{$\ast$}{*} Early receive interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+FBEIE}~((uint32\+\_\+t)0x00002000)  /\texorpdfstring{$\ast$}{*} Fatal bus error interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ETIE}~((uint32\+\_\+t)0x00000400)  /\texorpdfstring{$\ast$}{*} Early transmit interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RWTIE}~((uint32\+\_\+t)0x00000200)  /\texorpdfstring{$\ast$}{*} Receive watchdog timeout interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RPSIE}~((uint32\+\_\+t)0x00000100)  /\texorpdfstring{$\ast$}{*} Receive process stopped interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RBUIE}~((uint32\+\_\+t)0x00000080)  /\texorpdfstring{$\ast$}{*} Receive buffer unavailable interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RIE}~((uint32\+\_\+t)0x00000040)  /\texorpdfstring{$\ast$}{*} Receive interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TUIE}~((uint32\+\_\+t)0x00000020)  /\texorpdfstring{$\ast$}{*} Transmit Underflow interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ROIE}~((uint32\+\_\+t)0x00000010)  /\texorpdfstring{$\ast$}{*} Receive Overflow interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TJTIE}~((uint32\+\_\+t)0x00000008)  /\texorpdfstring{$\ast$}{*} Transmit jabber timeout interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TBUIE}~((uint32\+\_\+t)0x00000004)  /\texorpdfstring{$\ast$}{*} Transmit buffer unavailable interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TPSIE}~((uint32\+\_\+t)0x00000002)  /\texorpdfstring{$\ast$}{*} Transmit process stopped interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TIE}~((uint32\+\_\+t)0x00000001)  /\texorpdfstring{$\ast$}{*} Transmit interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC}~((uint32\+\_\+t)0x10000000)  /\texorpdfstring{$\ast$}{*} Overflow bit for FIFO overflow counter \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA}~((uint32\+\_\+t)0x0\+FFE0000)  /\texorpdfstring{$\ast$}{*} Number of frames missed by the application \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC}~((uint32\+\_\+t)0x00010000)  /\texorpdfstring{$\ast$}{*} Overflow bit for missed frame counter \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC}~((uint32\+\_\+t)0x0000\+FFFF)  /\texorpdfstring{$\ast$}{*} Number of frames missed by the controller \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Host transmit descriptor address pointer \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Host receive descriptor address pointer \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Host transmit buffer address pointer \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP}~((uint32\+\_\+t)0x\+FFFFFFFF)  /\texorpdfstring{$\ast$}{*} Host receive buffer address pointer \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries SET\+\_\+\+BIT}(REG,  BIT)~((REG) \texorpdfstring{$\vert$}{|}= (BIT))
\item 
\#define {\bfseries CLEAR\+\_\+\+BIT}(REG,  BIT)~((REG) \&= \texorpdfstring{$\sim$}{\string~}(BIT))
\item 
\#define {\bfseries READ\+\_\+\+BIT}(REG,  BIT)~((REG) \& (BIT))
\item 
\#define {\bfseries CLEAR\+\_\+\+REG}(REG)~((REG) = (0x0))
\item 
\#define {\bfseries WRITE\+\_\+\+REG}(REG,  VAL)~((REG) = (VAL))
\item 
\#define {\bfseries READ\+\_\+\+REG}(REG)~((REG))
\item 
\#define {\bfseries MODIFY\+\_\+\+REG}(REG,  CLEARMASK,  SETMASK)~WRITE\+\_\+\+REG((REG), (((READ\+\_\+\+REG(REG)) \& (\texorpdfstring{$\sim$}{\string~}(CLEARMASK))) \texorpdfstring{$\vert$}{|} (SETMASK)))
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} {\bfseries IRQn\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxylink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. \end{DoxyCompactList}\item 
typedef int32\+\_\+t \mbox{\hyperlink{group___exported__types_gae9b1af5c037e57a98884758875d3a7c4}{s32}}
\item 
typedef int16\+\_\+t {\bfseries s16}
\item 
typedef int8\+\_\+t {\bfseries s8}
\item 
typedef const int32\+\_\+t \mbox{\hyperlink{group___exported__types_gad97679599f3791409523fdb1c6156a28}{sc32}}
\item 
typedef const int16\+\_\+t \mbox{\hyperlink{group___exported__types_ga66ab742a0751bb4e7661b8e874f2ddda}{sc16}}
\item 
typedef const int8\+\_\+t \mbox{\hyperlink{group___exported__types_ga30e6c0f6718e1b6d26dc9d94ddcf9d11}{sc8}}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} int32\+\_\+t {\bfseries vs32}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} int16\+\_\+t {\bfseries vs16}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} int8\+\_\+t {\bfseries vs8}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} int32\+\_\+t \mbox{\hyperlink{group___exported__types_gaec1d22666cf030b79051e5daa372fbc8}{vsc32}}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} int16\+\_\+t \mbox{\hyperlink{group___exported__types_ga369ae0177b957e5afa7c1e62312f97c3}{vsc16}}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} int8\+\_\+t \mbox{\hyperlink{group___exported__types_ga47463bcded079ac61d5da46aff497803}{vsc8}}
\item 
typedef uint32\+\_\+t {\bfseries u32}
\item 
typedef uint16\+\_\+t {\bfseries u16}
\item 
typedef uint8\+\_\+t {\bfseries u8}
\item 
typedef const uint32\+\_\+t \mbox{\hyperlink{group___exported__types_ga5b628e6a05856ff67e535fa391a57683}{uc32}}
\item 
typedef const uint16\+\_\+t \mbox{\hyperlink{group___exported__types_gabc715ea3779494b5a4f53173a397f7cb}{uc16}}
\item 
typedef const uint8\+\_\+t \mbox{\hyperlink{group___exported__types_gac74022c74a461f810e0d4fdc9bfea480}{uc8}}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t {\bfseries vu32}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t {\bfseries vu16}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t {\bfseries vu8}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___exported__types_ga2e08e321a35a55e72c5b3a507e76371f}{vuc32}}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint16\+\_\+t \mbox{\hyperlink{group___exported__types_ga7f6037565f0caa27727c8b871daf0d56}{vuc16}}
\item 
typedef \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___exported__types_gab0ec90ac9b2c5864755998c8d37c264a}{vuc8}}
\item 
typedef enum Flag\+Status {\bfseries ITStatus}
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}{IRQn}} \{ \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\+\_\+\+STAMP\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\+\_\+\+WKUP\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\+\_\+\+Stream0\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\+\_\+\+Stream1\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\+\_\+\+Stream2\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2}{DMA1\+\_\+\+Stream3\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a}{DMA1\+\_\+\+Stream4\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\+\_\+\+Stream5\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\+\_\+\+Stream6\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3}{ADC\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877}{CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368}{TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f}{TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f}{OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce}{TIM8\+\_\+\+BRK\+\_\+\+TIM12\+\_\+\+IRQn}} = 43
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d}{TIM8\+\_\+\+UP\+\_\+\+TIM13\+\_\+\+IRQn}} = 44
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307}{TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM14\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\+\_\+\+CC\+\_\+\+IRQn}} = 46
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\+\_\+\+Stream7\+\_\+\+IRQn}} = 47
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3}{SDIO\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb}{DMA2\+\_\+\+Stream0\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb}{DMA2\+\_\+\+Stream1\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\+\_\+\+Stream2\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\+\_\+\+Stream3\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0}{DMA2\+\_\+\+Stream4\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a}{ETH\+\_\+\+IRQn}} = 61
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f}{ETH\+\_\+\+WKUP\+\_\+\+IRQn}} = 62
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4}{CAN2\+\_\+\+TX\+\_\+\+IRQn}} = 63
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a}{CAN2\+\_\+\+RX0\+\_\+\+IRQn}} = 64
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a}{CAN2\+\_\+\+RX1\+\_\+\+IRQn}} = 65
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd}{CAN2\+\_\+\+SCE\+\_\+\+IRQn}} = 66
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e}{OTG\+\_\+\+FS\+\_\+\+IRQn}} = 67
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03}{DMA2\+\_\+\+Stream5\+\_\+\+IRQn}} = 68
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800}{DMA2\+\_\+\+Stream6\+\_\+\+IRQn}} = 69
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\+\_\+\+Stream7\+\_\+\+IRQn}} = 70
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c}{USART6\+\_\+\+IRQn}} = 71
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a}{I2\+C3\+\_\+\+EV\+\_\+\+IRQn}} = 72
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e}{I2\+C3\+\_\+\+ER\+\_\+\+IRQn}} = 73
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080}{OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+OUT\+\_\+\+IRQn}} = 74
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047}{OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+IN\+\_\+\+IRQn}} = 75
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267}{OTG\+\_\+\+HS\+\_\+\+WKUP\+\_\+\+IRQn}} = 76
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0}{OTG\+\_\+\+HS\+\_\+\+IRQn}} = 77
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8}{DCMI\+\_\+\+IRQn}} = 78
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017}{CRYP\+\_\+\+IRQn}} = 79
, \newline
\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de}{HASH\+\_\+\+RNG\+\_\+\+IRQn}} = 80
, \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f}{FPU\+\_\+\+IRQn}} = 81
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxylink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. \end{DoxyCompactList}\item 
\Hypertarget{group___exported__types_ga89136caac2e14c55151f527ac02daaff}\label{group___exported__types_ga89136caac2e14c55151f527ac02daaff} 
enum {\bfseries Flag\+Status} \{ {\bfseries RESET} = 0
, {\bfseries SET} = !\+RESET
 \}
\item 
\Hypertarget{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}\label{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1} 
enum {\bfseries Functional\+State} \{ {\bfseries DISABLE} = 0
, {\bfseries ENABLE} = !\+DISABLE
 \}
\item 
\Hypertarget{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}\label{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8} 
enum {\bfseries Error\+Status} \{ {\bfseries ERROR} = 0
, {\bfseries SUCCESS} = !\+ERROR
 \}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M4 Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for STM32\+F4xx devices. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
The file is the unique include file that the application programmer is using in the C source code, usually in \doxylink{main_8c}{main.\+c}. This file contains\+:
\begin{DoxyItemize}
\item Configuration section that allows to select\+:
\begin{DoxyItemize}
\item The device used in the target application
\item To use or not the peripherals drivers in application code(i.\+e. code will be based on direct access to peripherals registers rather than drivers API), this option is controlled by "{}\#define USE\+\_\+\+STDPERIPH\+\_\+\+DRIVER"{}
\item To change few application-\/specific parameters such as the HSE crystal frequency
\end{DoxyItemize}
\item Data structures and the address mapping for all peripherals
\item Peripheral\textquotesingle{}s registers declarations and bits definition
\item Macros to access peripherals registers hardware
\end{DoxyItemize}

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }