

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Sun Mar 15 16:57:16 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      6.31|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    7|    7|         5|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i72* %p_hw_input_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i72* %p_hw_input_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (6)  [1/1] 1.59ns  loc: hls_target.cpp:67
newFuncRoot:2  br label %.preheader


 <State 2>: 6.31ns
ST_2: indvar_flatten (8)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i3 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.preheader ]

ST_2: p_hw_output_y_scan_1 (9)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader:1  %p_hw_output_y_scan_1 = phi i2 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader.preheader ]

ST_2: p_hw_output_x_scan_2 (10)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i2 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader.preheader ]

ST_2: exitcond_flatten (11)  [1/1] 2.07ns
.preheader:3  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_2: indvar_flatten_next (12)  [1/1] 2.26ns
.preheader:4  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_2: StgValue_16 (13)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader.preheader

ST_2: exitcond8 (16)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:1  %exitcond8 = icmp eq i2 %p_hw_output_x_scan_2, -2

ST_2: p_hw_output_x_scan_s (17)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:2  %p_hw_output_x_scan_s = select i1 %exitcond8, i2 0, i2 %p_hw_output_x_scan_2

ST_2: tmp_mid1 (18)  [1/1] 2.07ns  loc: hls_target.cpp:150
.preheader.preheader:3  %tmp_mid1 = icmp eq i2 %p_hw_output_y_scan_1, 0

ST_2: tmp5 (19)  [1/1] 2.07ns  loc: hls_target.cpp:150
.preheader.preheader:4  %tmp5 = icmp eq i2 %p_hw_output_y_scan_1, 1

ST_2: p_hw_output_y_scan_2 (21)  [1/1] 2.17ns  loc: hls_target.cpp:67
.preheader.preheader:6  %p_hw_output_y_scan_2 = add i2 1, %p_hw_output_y_scan_1

ST_2: p_hw_output_y_scan_s (22)  [1/1] 2.07ns  loc: hls_target.cpp:69
.preheader.preheader:7  %p_hw_output_y_scan_s = select i1 %exitcond8, i2 %p_hw_output_y_scan_2, i2 %p_hw_output_y_scan_1

ST_2: p_hw_output_x_scan_1 (68)  [1/1] 2.17ns  loc: hls_target.cpp:69
.preheader.preheader:53  %p_hw_output_x_scan_1 = add i2 1, %p_hw_output_x_scan_s


 <State 3>: 4.77ns
ST_3: tmp_mid2 (20)  [1/1] 0.00ns  loc: hls_target.cpp:150 (grouped into LUT with out node tmp_last_V)
.preheader.preheader:5  %tmp_mid2 = select i1 %exitcond8, i1 %tmp_mid1, i1 %tmp5

ST_3: tmp_value_V (25)  [1/1] 2.45ns  loc: hls_target.cpp:75
.preheader.preheader:10  %tmp_value_V = call i72 @_ssdm_op_Read.ap_fifo.volatile.i72P(i72* %p_hw_input_stencil_stream_V_value_V)

ST_3: p_309 (26)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:11  %p_309 = trunc i72 %tmp_value_V to i8

ST_3: p_312_cast (27)  [1/1] 0.00ns  loc: hls_target.cpp:86
.preheader.preheader:12  %p_312_cast = zext i8 %p_309 to i9

ST_3: p_321 (28)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:13  %p_321 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %tmp_value_V, i32 16, i32 23)

ST_3: p_324_cast_cast (29)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:14  %p_324_cast_cast = zext i8 %p_321 to i9

ST_3: p_345 (30)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:15  %p_345 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %tmp_value_V, i32 48, i32 55)

ST_3: p_348_cast_cast (31)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:16  %p_348_cast_cast = zext i8 %p_345 to i9

ST_3: p_357 (32)  [1/1] 0.00ns  loc: ../../../lib_files/Stencil.h:122->hls_target.cpp:75
.preheader.preheader:17  %p_357 = call i8 @_ssdm_op_PartSelect.i8.i72.i32.i32(i72 %tmp_value_V, i32 64, i32 71)

ST_3: tmp_2 (34)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:19  %tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 8, i32 14)

ST_3: p_317 (35)  [1/1] 0.00ns  loc: hls_target.cpp:92
.preheader.preheader:20  %p_317 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_2, i1 false)

ST_3: p_318_cast (36)  [1/1] 0.00ns  loc: hls_target.cpp:93
.preheader.preheader:21  %p_318_cast = zext i8 %p_317 to i9

ST_3: p_319 (37)  [1/1] 2.32ns  loc: hls_target.cpp:94
.preheader.preheader:22  %p_319 = add i9 %p_312_cast, %p_318_cast

ST_3: tmp_3 (39)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:24  %tmp_3 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 24, i32 30)

ST_3: p_329 (40)  [1/1] 0.00ns  loc: hls_target.cpp:106
.preheader.preheader:25  %p_329 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_3, i1 false)

ST_3: p_330_cast_cast (41)  [1/1] 0.00ns  loc: hls_target.cpp:108
.preheader.preheader:26  %p_330_cast_cast = zext i8 %p_329 to i9

ST_3: tmp1 (42)  [1/1] 2.32ns  loc: hls_target.cpp:108
.preheader.preheader:27  %tmp1 = add i9 %p_330_cast_cast, %p_324_cast_cast

ST_3: tmp_4 (46)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:31  %tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i72.i32.i32(i72 %tmp_value_V, i32 32, i32 37)

ST_3: tmp_5 (49)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:34  %tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 40, i32 46)

ST_3: tmp_6 (52)  [1/1] 0.00ns  loc: hls_target.cpp:75
.preheader.preheader:37  %tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i72.i32.i32(i72 %tmp_value_V, i32 56, i32 62)

ST_3: p_353 (53)  [1/1] 0.00ns  loc: hls_target.cpp:134
.preheader.preheader:38  %p_353 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_6, i1 false)

ST_3: p_354_cast_cast (54)  [1/1] 0.00ns  loc: hls_target.cpp:136
.preheader.preheader:39  %p_354_cast_cast = zext i8 %p_353 to i9

ST_3: tmp4 (56)  [1/1] 2.32ns  loc: hls_target.cpp:136
.preheader.preheader:41  %tmp4 = add i9 %p_354_cast_cast, %p_348_cast_cast

ST_3: tmp_s (64)  [1/1] 2.07ns  loc: hls_target.cpp:150
.preheader.preheader:49  %tmp_s = icmp eq i2 %p_hw_output_x_scan_s, 1

ST_3: tmp_last_V (65)  [1/1] 2.07ns  loc: hls_target.cpp:150 (out node of the LUT)
.preheader.preheader:50  %tmp_last_V = and i1 %tmp_s, %tmp_mid2


 <State 4>: 2.32ns
ST_4: p_319_cast (38)  [1/1] 0.00ns  loc: hls_target.cpp:94
.preheader.preheader:23  %p_319_cast = zext i9 %p_319 to i10

ST_4: tmp1_cast (43)  [1/1] 0.00ns  loc: hls_target.cpp:108
.preheader.preheader:28  %tmp1_cast = zext i9 %tmp1 to i10

ST_4: p_331 (44)  [1/1] 2.32ns  loc: hls_target.cpp:108
.preheader.preheader:29  %p_331 = add i10 %p_319_cast, %tmp1_cast

ST_4: p_341 (50)  [1/1] 0.00ns  loc: hls_target.cpp:120
.preheader.preheader:35  %p_341 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_5, i1 false)

ST_4: p_342_cast_cast (51)  [1/1] 0.00ns  loc: hls_target.cpp:120
.preheader.preheader:36  %p_342_cast_cast = zext i8 %p_341 to i10

ST_4: tmp4_cast (57)  [1/1] 0.00ns  loc: hls_target.cpp:136
.preheader.preheader:42  %tmp4_cast = zext i9 %tmp4 to i10

ST_4: tmp3 (58)  [1/1] 2.32ns  loc: hls_target.cpp:136
.preheader.preheader:43  %tmp3 = add i10 %p_342_cast_cast, %tmp4_cast


 <State 5>: 3.76ns
ST_5: p_331_cast (45)  [1/1] 0.00ns  loc: hls_target.cpp:108
.preheader.preheader:30  %p_331_cast = zext i10 %p_331 to i11

ST_5: p_335 (47)  [1/1] 0.00ns  loc: hls_target.cpp:113
.preheader.preheader:32  %p_335 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_4, i2 0)

ST_5: p_336_cast (48)  [1/1] 0.00ns  loc: hls_target.cpp:114
.preheader.preheader:33  %p_336_cast = zext i8 %p_335 to i11

ST_5: tmp2 (55)  [1/1] 1.88ns  loc: hls_target.cpp:136
.preheader.preheader:40  %tmp2 = add i11 %p_336_cast, %p_331_cast

ST_5: tmp3_cast (59)  [1/1] 0.00ns  loc: hls_target.cpp:136
.preheader.preheader:44  %tmp3_cast = zext i10 %tmp3 to i11

ST_5: p_355 (60)  [1/1] 1.88ns  loc: hls_target.cpp:136
.preheader.preheader:45  %p_355 = add i11 %tmp2, %tmp3_cast


 <State 6>: 2.33ns
ST_6: empty (15)  [1/1] 0.00ns
.preheader.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: tmp_1 (23)  [1/1] 0.00ns  loc: hls_target.cpp:70
.preheader.preheader:8  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_6: StgValue_64 (24)  [1/1] 0.00ns  loc: hls_target.cpp:71
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: p_360_cast (33)  [1/1] 0.00ns  loc: hls_target.cpp:142
.preheader.preheader:18  %p_360_cast = zext i8 %p_357 to i12

ST_6: p_355_cast (61)  [1/1] 0.00ns  loc: hls_target.cpp:136
.preheader.preheader:46  %p_355_cast = zext i11 %p_355 to i12

ST_6: p_361 (62)  [1/1] 2.33ns  loc: hls_target.cpp:143
.preheader.preheader:47  %p_361 = add i12 %p_360_cast, %p_355_cast

ST_6: p_364 (63)  [1/1] 0.00ns  loc: hls_target.cpp:147
.preheader.preheader:48  %p_364 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %p_361, i32 4, i32 11)

ST_6: StgValue_69 (66)  [1/1] 0.00ns  loc: hls_target.cpp:155
.preheader.preheader:51  call void @_ssdm_op_Write.ap_auto.volatile.i8P.i1P(i8* %hw_output_V_value_V, i1* %hw_output_V_last_V, i8 %p_364, i1 %tmp_last_V)

ST_6: empty_76 (67)  [1/1] 0.00ns  loc: hls_target.cpp:157
.preheader.preheader:52  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)

ST_6: StgValue_71 (69)  [1/1] 0.00ns  loc: hls_target.cpp:69
.preheader.preheader:54  br label %.preheader


 <State 7>: 0.00ns
ST_7: StgValue_72 (71)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 0.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [8]  (1.59 ns)

 <State 2>: 6.31ns
The critical path consists of the following:
	'phi' operation ('_hw_output_x___scan_dim_0') with incoming values : ('_hw_output_x___scan_dim_0', hls_target.cpp:69) [10]  (0 ns)
	'icmp' operation ('exitcond8', hls_target.cpp:69) [16]  (2.07 ns)
	'select' operation ('p_hw_output_x_scan_s', hls_target.cpp:69) [17]  (2.07 ns)
	'add' operation ('_hw_output_x___scan_dim_0', hls_target.cpp:69) [68]  (2.17 ns)

 <State 3>: 4.77ns
The critical path consists of the following:
	fifo read on port 'p_hw_input_stencil_stream_V_value_V' (hls_target.cpp:75) [25]  (2.45 ns)
	'add' operation ('tmp4', hls_target.cpp:136) [56]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'add' operation ('_331', hls_target.cpp:108) [44]  (2.32 ns)

 <State 5>: 3.76ns
The critical path consists of the following:
	'add' operation ('tmp2', hls_target.cpp:136) [55]  (1.88 ns)
	'add' operation ('_355', hls_target.cpp:136) [60]  (1.88 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'add' operation ('_361', hls_target.cpp:143) [62]  (2.33 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
