

================================================================
== Vivado HLS Report for 'weight_load_conv_wei'
================================================================
* Date:           Thu Nov  5 03:53:58 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     4.514|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        29|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	31  / (!tmp)
	2  / (tmp)
2 --> 
	31  / (done)
	3  / (!done)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	2  / true
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_conv_weight_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2304 x i512]* %weight_burst_buf2_V, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)"   --->   Operation 33 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inst3_V_read = call i192 @_ssdm_op_Read.ap_auto.i192(i192 %inst3_V)" [kernel.cpp:1117]   --->   Operation 34 'read' 'inst3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inst2_V_read = call i192 @_ssdm_op_Read.ap_auto.i192(i192 %inst2_V)" [kernel.cpp:1117]   --->   Operation 35 'read' 'inst2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%FILTER_S2_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %inst2_V_read, i32 144, i32 159)" [kernel.cpp:1146]   --->   Operation 36 'partselect' 'FILTER_S2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %inst3_V_read, i32 64, i32 79)" [kernel.cpp:1151]   --->   Operation 37 'partselect' 'LAYER_IN_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %inst3_V_read, i32 80, i32 95)" [kernel.cpp:1152]   --->   Operation 38 'partselect' 'LAYER_OUT_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %inst3_V_read, i32 2)" [kernel.cpp:1164]   --->   Operation 39 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %.loopexit" [kernel.cpp:1164]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = zext i16 %FILTER_S2_V to i32" [kernel.cpp:1176]   --->   Operation 41 'zext' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_2 = zext i16 %LAYER_IN_NUM_T_V to i32" [kernel.cpp:1176]   --->   Operation 42 'zext' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_V = call i13 @_ssdm_op_PartSelect.i13.i192.i32.i32(i192 %inst3_V_read, i32 67, i32 79)" [kernel.cpp:1289]   --->   Operation 43 'partselect' 'ret_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = zext i13 %ret_V to i32" [kernel.cpp:1289]   --->   Operation 44 'zext' 'tmp_5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = zext i16 %LAYER_OUT_NUM_T_V to i32" [kernel.cpp:1298]   --->   Operation 45 'zext' 'tmp_6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.85ns)   --->   "br label %.preheader" [kernel.cpp:1170]   --->   Operation 46 'br' <Predicate = (tmp)> <Delay = 0.85>

State 2 <SV = 1> <Delay = 4.12>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ %oo_4, %._crit_edge_ifconv ], [ 0, %.preheader.preheader ]" [kernel.cpp:1292]   --->   Operation 47 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i32 [ %p_3, %._crit_edge_ifconv ], [ 0, %.preheader.preheader ]" [kernel.cpp:1294]   --->   Operation 48 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i32 [ %q_2, %._crit_edge_ifconv ], [ 0, %.preheader.preheader ]" [kernel.cpp:1292]   --->   Operation 49 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ii = phi i32 [ %ii_1, %._crit_edge_ifconv ], [ 0, %.preheader.preheader ]" [kernel.cpp:1289]   --->   Operation 50 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%done = phi i1 [ %done_4, %._crit_edge_ifconv ], [ false, %.preheader.preheader ]" [kernel.cpp:1295]   --->   Operation 51 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %done, label %.loopexit.loopexit, label %1" [kernel.cpp:1170]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.51ns)   --->   "%ii_2 = add nsw i32 %ii, 1" [kernel.cpp:1288]   --->   Operation 53 'add' 'ii_2' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.26ns)   --->   "%tmp_4 = icmp eq i32 %ii_2, %tmp_5" [kernel.cpp:1289]   --->   Operation 54 'icmp' 'tmp_4' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.51ns)   --->   "%q = add nsw i32 %i_op_assign_2, 1" [kernel.cpp:1291]   --->   Operation 55 'add' 'q' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.26ns)   --->   "%tmp_8 = icmp eq i32 %q, %tmp_1" [kernel.cpp:1292]   --->   Operation 56 'icmp' 'tmp_8' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.51ns)   --->   "%p = add nsw i32 %i_op_assign_1, 1" [kernel.cpp:1294]   --->   Operation 57 'add' 'p' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.26ns)   --->   "%tmp_3 = icmp eq i32 %p, %tmp_1" [kernel.cpp:1295]   --->   Operation 58 'icmp' 'tmp_3' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.51ns)   --->   "%oo = add nsw i32 %i_op_assign, 1" [kernel.cpp:1297]   --->   Operation 59 'add' 'oo' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%tmp1 = and i1 %tmp_8, %tmp_3" [kernel.cpp:1295]   --->   Operation 60 'and' 'tmp1' <Predicate = (!done)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.48ns) (out node of the LUT)   --->   "%sel_tmp1 = and i1 %tmp1, %tmp_4" [kernel.cpp:1295]   --->   Operation 61 'and' 'sel_tmp1' <Predicate = (!done)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%sel_tmp5 = xor i1 %tmp_8, true" [kernel.cpp:1292]   --->   Operation 62 'xor' 'sel_tmp5' <Predicate = (!done)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.48ns) (out node of the LUT)   --->   "%sel_tmp6 = and i1 %tmp_4, %sel_tmp5" [kernel.cpp:1292]   --->   Operation 63 'and' 'sel_tmp6' <Predicate = (!done)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%sel_tmp = select i1 %sel_tmp1, i32 0, i32 %p" [kernel.cpp:1294]   --->   Operation 64 'select' 'sel_tmp' <Predicate = (!done)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_3)   --->   "%sel_tmp3 = select i1 %tmp_4, i32 %sel_tmp, i32 %i_op_assign_1" [kernel.cpp:1294]   --->   Operation 65 'select' 'sel_tmp3' <Predicate = (!done)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.87ns) (out node of the LUT)   --->   "%p_3 = select i1 %sel_tmp6, i32 %i_op_assign_1, i32 %sel_tmp3" [kernel.cpp:1294]   --->   Operation 66 'select' 'p_3' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node q_2)   --->   "%sel_tmp7 = select i1 %tmp_4, i32 0, i32 %i_op_assign_2" [kernel.cpp:1289]   --->   Operation 67 'select' 'sel_tmp7' <Predicate = (!done)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.87ns) (out node of the LUT)   --->   "%q_2 = select i1 %sel_tmp6, i32 %q, i32 %sel_tmp7" [kernel.cpp:1292]   --->   Operation 68 'select' 'q_2' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.87ns)   --->   "%ii_1 = select i1 %tmp_4, i32 0, i32 %ii_2" [kernel.cpp:1289]   --->   Operation 69 'select' 'ii_1' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.51>
ST_3 : Operation 70 [7/7] (1.49ns)   --->   "%tmp_7 = mul i32 %i_op_assign, %tmp_1" [kernel.cpp:1176]   --->   Operation 70 'mul' 'tmp_7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.26ns)   --->   "%tmp_10 = icmp eq i32 %oo, %tmp_6" [kernel.cpp:1298]   --->   Operation 71 'icmp' 'tmp_10' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%p_s = select i1 %tmp_10, i32 0, i32 %oo" [kernel.cpp:1298]   --->   Operation 72 'select' 'p_s' <Predicate = (!done & sel_tmp1 & tmp_4 & !sel_tmp6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp2 = select i1 %sel_tmp1, i32 %p_s, i32 %i_op_assign" [kernel.cpp:1295]   --->   Operation 73 'select' 'sel_tmp2' <Predicate = (!done & tmp_4 & !sel_tmp6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.87ns) (out node of the LUT)   --->   "%sel_tmp4 = select i1 %tmp_4, i32 %sel_tmp2, i32 %i_op_assign" [kernel.cpp:1289]   --->   Operation 74 'select' 'sel_tmp4' <Predicate = (!done & !sel_tmp6)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.87ns) (out node of the LUT)   --->   "%oo_4 = select i1 %sel_tmp6, i32 %i_op_assign, i32 %sel_tmp4" [kernel.cpp:1292]   --->   Operation 75 'select' 'oo_4' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.48ns)   --->   "%done_4 = and i1 %sel_tmp1, %tmp_10" [kernel.cpp:1295]   --->   Operation 76 'and' 'done_4' <Predicate = (!done)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 77 [6/7] (1.49ns)   --->   "%tmp_7 = mul i32 %i_op_assign, %tmp_1" [kernel.cpp:1176]   --->   Operation 77 'mul' 'tmp_7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 78 [5/7] (1.49ns)   --->   "%tmp_7 = mul i32 %i_op_assign, %tmp_1" [kernel.cpp:1176]   --->   Operation 78 'mul' 'tmp_7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 79 [4/7] (1.49ns)   --->   "%tmp_7 = mul i32 %i_op_assign, %tmp_1" [kernel.cpp:1176]   --->   Operation 79 'mul' 'tmp_7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 80 [3/7] (1.49ns)   --->   "%tmp_7 = mul i32 %i_op_assign, %tmp_1" [kernel.cpp:1176]   --->   Operation 80 'mul' 'tmp_7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 81 [2/7] (1.49ns)   --->   "%tmp_7 = mul i32 %i_op_assign, %tmp_1" [kernel.cpp:1176]   --->   Operation 81 'mul' 'tmp_7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.49>
ST_9 : Operation 82 [1/7] (1.49ns)   --->   "%tmp_7 = mul i32 %i_op_assign, %tmp_1" [kernel.cpp:1176]   --->   Operation 82 'mul' 'tmp_7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.51>
ST_10 : Operation 83 [1/1] (1.51ns)   --->   "%tmp5 = add i32 %tmp_7, %i_op_assign_1" [kernel.cpp:1176]   --->   Operation 83 'add' 'tmp5' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.49>
ST_11 : Operation 84 [7/7] (1.49ns)   --->   "%tmp6 = mul i32 %tmp5, %tmp_1" [kernel.cpp:1176]   --->   Operation 84 'mul' 'tmp6' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 85 [6/7] (1.49ns)   --->   "%tmp6 = mul i32 %tmp5, %tmp_1" [kernel.cpp:1176]   --->   Operation 85 'mul' 'tmp6' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 86 [5/7] (1.49ns)   --->   "%tmp6 = mul i32 %tmp5, %tmp_1" [kernel.cpp:1176]   --->   Operation 86 'mul' 'tmp6' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 87 [4/7] (1.49ns)   --->   "%tmp6 = mul i32 %tmp5, %tmp_1" [kernel.cpp:1176]   --->   Operation 87 'mul' 'tmp6' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.49>
ST_15 : Operation 88 [3/7] (1.49ns)   --->   "%tmp6 = mul i32 %tmp5, %tmp_1" [kernel.cpp:1176]   --->   Operation 88 'mul' 'tmp6' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.49>
ST_16 : Operation 89 [2/7] (1.49ns)   --->   "%tmp6 = mul i32 %tmp5, %tmp_1" [kernel.cpp:1176]   --->   Operation 89 'mul' 'tmp6' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.49>
ST_17 : Operation 90 [1/7] (1.49ns)   --->   "%tmp6 = mul i32 %tmp5, %tmp_1" [kernel.cpp:1176]   --->   Operation 90 'mul' 'tmp6' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.51>
ST_18 : Operation 91 [1/1] (1.51ns)   --->   "%tmp4 = add i32 %i_op_assign_2, %tmp6" [kernel.cpp:1292]   --->   Operation 91 'add' 'tmp4' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.49>
ST_19 : Operation 92 [7/7] (1.49ns)   --->   "%tmp7 = mul i32 %tmp4, %tmp_2" [kernel.cpp:1176]   --->   Operation 92 'mul' 'tmp7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.49>
ST_20 : Operation 93 [6/7] (1.49ns)   --->   "%tmp7 = mul i32 %tmp4, %tmp_2" [kernel.cpp:1176]   --->   Operation 93 'mul' 'tmp7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.49>
ST_21 : Operation 94 [5/7] (1.49ns)   --->   "%tmp7 = mul i32 %tmp4, %tmp_2" [kernel.cpp:1176]   --->   Operation 94 'mul' 'tmp7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.49>
ST_22 : Operation 95 [4/7] (1.49ns)   --->   "%tmp7 = mul i32 %tmp4, %tmp_2" [kernel.cpp:1176]   --->   Operation 95 'mul' 'tmp7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.49>
ST_23 : Operation 96 [3/7] (1.49ns)   --->   "%tmp7 = mul i32 %tmp4, %tmp_2" [kernel.cpp:1176]   --->   Operation 96 'mul' 'tmp7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.49>
ST_24 : Operation 97 [2/7] (1.49ns)   --->   "%tmp7 = mul i32 %tmp4, %tmp_2" [kernel.cpp:1176]   --->   Operation 97 'mul' 'tmp7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.49>
ST_25 : Operation 98 [1/7] (1.49ns)   --->   "%tmp7 = mul i32 %tmp4, %tmp_2" [kernel.cpp:1176]   --->   Operation 98 'mul' 'tmp7' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.51>
ST_26 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node local_w_idx)   --->   "%tmp_11 = shl i32 %ii, 3" [kernel.cpp:1176]   --->   Operation 99 'shl' 'tmp_11' <Predicate = (!done)> <Delay = 0.00>
ST_26 : Operation 100 [1/1] (1.51ns) (out node of the LUT)   --->   "%local_w_idx = add i32 %tmp_11, %tmp7" [kernel.cpp:1176]   --->   Operation 100 'add' 'local_w_idx' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 101 [1/1] (0.00ns)   --->   "%bus_w_idx = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %local_w_idx, i32 4, i32 31)" [kernel.cpp:1177]   --->   Operation 101 'partselect' 'bus_w_idx' <Predicate = (!done)> <Delay = 0.00>
ST_26 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %local_w_idx, i32 3)" [kernel.cpp:1184]   --->   Operation 102 'bitselect' 'tmp_12' <Predicate = (!done)> <Delay = 0.00>
ST_26 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %3, label %2" [kernel.cpp:1184]   --->   Operation 103 'br' <Predicate = (!done)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.26>
ST_27 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_9 = zext i28 %bus_w_idx to i64" [kernel.cpp:1179]   --->   Operation 104 'zext' 'tmp_9' <Predicate = (!done)> <Delay = 0.00>
ST_27 : Operation 105 [1/1] (0.00ns)   --->   "%weight_burst_buf2_V_s = getelementptr [2304 x i512]* %weight_burst_buf2_V, i64 0, i64 %tmp_9" [kernel.cpp:1179]   --->   Operation 105 'getelementptr' 'weight_burst_buf2_V_s' <Predicate = (!done)> <Delay = 0.00>
ST_27 : Operation 106 [3/3] (2.26ns)   --->   "%bus_w_data_V = load i512* %weight_burst_buf2_V_s, align 8" [kernel.cpp:1179]   --->   Operation 106 'load' 'bus_w_data_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2304> <RAM>

State 28 <SV = 27> <Delay = 2.26>
ST_28 : Operation 107 [2/3] (2.26ns)   --->   "%bus_w_data_V = load i512* %weight_burst_buf2_V_s, align 8" [kernel.cpp:1179]   --->   Operation 107 'load' 'bus_w_data_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2304> <RAM>

State 29 <SV = 28> <Delay = 2.26>
ST_29 : Operation 108 [1/3] (2.26ns)   --->   "%bus_w_data_V = load i512* %weight_burst_buf2_V_s, align 8" [kernel.cpp:1179]   --->   Operation 108 'load' 'bus_w_data_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 2304> <RAM>

State 30 <SV = 29> <Delay = 2.16>
ST_30 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str718)" [kernel.cpp:1170]   --->   Operation 109 'specregionbegin' 'tmp_s' <Predicate = (!done)> <Delay = 0.00>
ST_30 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:1171]   --->   Operation 110 'specpipeline' <Predicate = (!done)> <Delay = 0.00>
ST_30 : Operation 111 [1/1] (0.00ns)   --->   "%fifo_w_data_V_1 = trunc i512 %bus_w_data_V to i256" [kernel.cpp:1186]   --->   Operation 111 'trunc' 'fifo_w_data_V_1' <Predicate = (!done & !tmp_12)> <Delay = 0.00>
ST_30 : Operation 112 [1/1] (0.85ns)   --->   "br label %._crit_edge_ifconv" [kernel.cpp:1187]   --->   Operation 112 'br' <Predicate = (!done & !tmp_12)> <Delay = 0.85>
ST_30 : Operation 113 [1/1] (0.00ns)   --->   "%fifo_w_data_V = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %bus_w_data_V, i32 256, i32 511)" [kernel.cpp:1189]   --->   Operation 113 'partselect' 'fifo_w_data_V' <Predicate = (!done & tmp_12)> <Delay = 0.00>
ST_30 : Operation 114 [1/1] (0.85ns)   --->   "br label %._crit_edge_ifconv" [kernel.cpp:1190]   --->   Operation 114 'br' <Predicate = (!done & tmp_12)> <Delay = 0.85>
ST_30 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_V = phi i256 [ %fifo_w_data_V, %3 ], [ %fifo_w_data_V_1, %2 ]"   --->   Operation 115 'phi' 'tmp_V' <Predicate = (!done)> <Delay = 0.00>
ST_30 : Operation 116 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_conv_weight_V_V, i256 %tmp_V)" [kernel.cpp:1286]   --->   Operation 116 'write' <Predicate = (!done)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_30 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str718, i32 %tmp_s)" [kernel.cpp:1305]   --->   Operation 117 'specregionend' 'empty' <Predicate = (!done)> <Delay = 0.00>
ST_30 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:1305]   --->   Operation 118 'br' <Predicate = (!done)> <Delay = 0.00>

State 31 <SV = 2> <Delay = 0.00>
ST_31 : Operation 119 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 119 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_31 : Operation 120 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:1307]   --->   Operation 120 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 0.85ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_op', kernel.cpp:1292) with incoming values : ('oo_4', kernel.cpp:1292) [22]  (0.85 ns)

 <State 2>: 4.13ns
The critical path consists of the following:
	'phi' operation ('i_op', kernel.cpp:1294) with incoming values : ('p_3', kernel.cpp:1294) [23]  (0 ns)
	'add' operation ('p', kernel.cpp:1294) [57]  (1.51 ns)
	'icmp' operation ('tmp_3', kernel.cpp:1295) [58]  (1.26 ns)
	'and' operation ('tmp1', kernel.cpp:1295) [62]  (0 ns)
	'and' operation ('sel_tmp1', kernel.cpp:1295) [63]  (0.485 ns)
	'select' operation ('sel_tmp', kernel.cpp:1294) [69]  (0 ns)
	'select' operation ('sel_tmp3', kernel.cpp:1294) [70]  (0 ns)
	'select' operation ('p_3', kernel.cpp:1294) [71]  (0.87 ns)

 <State 3>: 4.51ns
The critical path consists of the following:
	'icmp' operation ('tmp_10', kernel.cpp:1298) [60]  (1.26 ns)
	'select' operation ('p_s', kernel.cpp:1298) [61]  (0 ns)
	'select' operation ('sel_tmp2', kernel.cpp:1295) [64]  (0 ns)
	'select' operation ('sel_tmp4', kernel.cpp:1289) [65]  (0.87 ns)
	'select' operation ('oo_4', kernel.cpp:1292) [68]  (0.87 ns)
	'phi' operation ('i_op', kernel.cpp:1292) with incoming values : ('oo_4', kernel.cpp:1292) [22]  (0 ns)
	'add' operation ('oo', kernel.cpp:1297) [59]  (1.51 ns)

 <State 4>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_7', kernel.cpp:1176) [31]  (1.49 ns)

 <State 5>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_7', kernel.cpp:1176) [31]  (1.49 ns)

 <State 6>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_7', kernel.cpp:1176) [31]  (1.49 ns)

 <State 7>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_7', kernel.cpp:1176) [31]  (1.49 ns)

 <State 8>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_7', kernel.cpp:1176) [31]  (1.49 ns)

 <State 9>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_7', kernel.cpp:1176) [31]  (1.49 ns)

 <State 10>: 1.51ns
The critical path consists of the following:
	'add' operation ('tmp5', kernel.cpp:1176) [33]  (1.51 ns)

 <State 11>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp6', kernel.cpp:1176) [34]  (1.49 ns)

 <State 12>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp6', kernel.cpp:1176) [34]  (1.49 ns)

 <State 13>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp6', kernel.cpp:1176) [34]  (1.49 ns)

 <State 14>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp6', kernel.cpp:1176) [34]  (1.49 ns)

 <State 15>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp6', kernel.cpp:1176) [34]  (1.49 ns)

 <State 16>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp6', kernel.cpp:1176) [34]  (1.49 ns)

 <State 17>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp6', kernel.cpp:1176) [34]  (1.49 ns)

 <State 18>: 1.51ns
The critical path consists of the following:
	'add' operation ('tmp4', kernel.cpp:1292) [35]  (1.51 ns)

 <State 19>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp7', kernel.cpp:1176) [36]  (1.49 ns)

 <State 20>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp7', kernel.cpp:1176) [36]  (1.49 ns)

 <State 21>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp7', kernel.cpp:1176) [36]  (1.49 ns)

 <State 22>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp7', kernel.cpp:1176) [36]  (1.49 ns)

 <State 23>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp7', kernel.cpp:1176) [36]  (1.49 ns)

 <State 24>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp7', kernel.cpp:1176) [36]  (1.49 ns)

 <State 25>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp7', kernel.cpp:1176) [36]  (1.49 ns)

 <State 26>: 1.51ns
The critical path consists of the following:
	'shl' operation ('i_op', kernel.cpp:1176) [32]  (0 ns)
	'add' operation ('local_w_idx', kernel.cpp:1176) [37]  (1.51 ns)

 <State 27>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('weight_burst_buf2_V_s', kernel.cpp:1179) [40]  (0 ns)
	'load' operation ('bus_w_data.V', kernel.cpp:1179) on array 'weight_burst_buf2_V' [41]  (2.27 ns)

 <State 28>: 2.27ns
The critical path consists of the following:
	'load' operation ('bus_w_data.V', kernel.cpp:1179) on array 'weight_burst_buf2_V' [41]  (2.27 ns)

 <State 29>: 2.27ns
The critical path consists of the following:
	'load' operation ('bus_w_data.V', kernel.cpp:1179) on array 'weight_burst_buf2_V' [41]  (2.27 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('fifo_w_data.V') with incoming values : ('fifo_w_data.V', kernel.cpp:1186) ('fifo_w_data.V', kernel.cpp:1189) [51]  (0.85 ns)
	'phi' operation ('fifo_w_data.V') with incoming values : ('fifo_w_data.V', kernel.cpp:1186) ('fifo_w_data.V', kernel.cpp:1189) [51]  (0 ns)
	fifo write on port 'fifo_conv_weight_V_V' (kernel.cpp:1286) [52]  (1.31 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
