
*** Running vivado
    with args -log hweval_montgomery.vds -m64 -tempDir /tmp -mode batch -messageDb vivado.pb -notrace -source hweval_montgomery.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source hweval_montgomery.tcl -notrace
Command: synth_design -top hweval_montgomery -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22329 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1151.379 ; gain = 164.137 ; free physical = 2342 ; free virtual = 20573
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hweval_montgomery' [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/hweval_montgomery.v:3]
INFO: [Synth 8-638] synthesizing module 'montgomery' [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/montgomery.v:25]
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter LOOP_START bound to: 1 - type: integer 
	Parameter LOOP_START_WAIT bound to: 2 - type: integer 
	Parameter LOOP_ADD_M bound to: 3 - type: integer 
	Parameter LOOP_ADD_M_WAIT bound to: 4 - type: integer 
	Parameter LOOP_SHIFT bound to: 5 - type: integer 
	Parameter SUB_COND bound to: 6 - type: integer 
	Parameter SUB_COND_WAIT bound to: 7 - type: integer 
	Parameter DONE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder' [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'adder' (1#1) [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/adder.v:3]
WARNING: [Synth 8-689] width (512) of port connection 'in_b' does not match port width (514) of module 'adder' [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/montgomery.v:95]
WARNING: [Synth 8-3848] Net cond_sub_s in module/entity montgomery does not have driver. [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/montgomery.v:103]
INFO: [Synth 8-256] done synthesizing module 'montgomery' (2#1) [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/montgomery.v:25]
WARNING: [Synth 8-689] width (512) of port connection 'result' does not match port width (514) of module 'montgomery' [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/hweval_montgomery.v:24]
INFO: [Synth 8-256] done synthesizing module 'hweval_montgomery' (3#1) [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/hweval_montgomery.v:3]
WARNING: [Synth 8-3331] design adder has unconnected port shift
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.824 ; gain = 204.582 ; free physical = 2302 ; free virtual = 20533
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin subtractor:start to constant 0 [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/rtl/montgomery.v:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1191.824 ; gain = 204.582 ; free physical = 2302 ; free virtual = 20533
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/constraints/constraints.tcl]
Constraints for hw_evals
INFO: [Vivado 12-1808] Property 'PACKAGE_PIN' is not supported for elaborated designs for objects of type 'port'. [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/constraints/constraints.tcl:7]
Finished Sourcing Tcl File [/users/students/r0692167/Documents/DDP/multiplier/rsa-project/src/constraints/constraints.tcl]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1548.324 ; gain = 0.000 ; free physical = 2020 ; free virtual = 20251
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1548.328 ; gain = 561.086 ; free physical = 2017 ; free virtual = 20248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1548.332 ; gain = 561.090 ; free physical = 2017 ; free virtual = 20248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1548.332 ; gain = 561.090 ; free physical = 2017 ; free virtual = 20248
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done_sig" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'montgomery'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_add_b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_add_m" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "should_add_m" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_c" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                             0000 |                             0000
              LOOP_START |                             0001 |                             0001
         LOOP_START_WAIT |                             0010 |                             0010
              LOOP_ADD_M |                             0011 |                             0011
         LOOP_ADD_M_WAIT |                             0100 |                             0100
              LOOP_SHIFT |                             0101 |                             0101
                SUB_COND |                             0110 |                             0110
           SUB_COND_WAIT |                             0111 |                             0111
                    DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'montgomery'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1548.332 ; gain = 561.090 ; free physical = 2017 ; free virtual = 20248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    129 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input    512 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              515 Bit    Registers := 3     
	              514 Bit    Registers := 7     
	              512 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input    515 Bit        Muxes := 3     
	   2 Input    515 Bit        Muxes := 6     
	   2 Input    514 Bit        Muxes := 11    
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hweval_montgomery 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    512 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    129 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              515 Bit    Registers := 1     
	              514 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    515 Bit        Muxes := 1     
	   2 Input    515 Bit        Muxes := 2     
	   2 Input    514 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module montgomery 
Detailed RTL Component Info : 
+---Registers : 
	              514 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    514 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1548.332 ; gain = 561.090 ; free physical = 2017 ; free virtual = 20248
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design adder has unconnected port shift
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1548.332 ; gain = 561.090 ; free physical = 2017 ; free virtual = 20248
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1548.332 ; gain = 561.090 ; free physical = 2017 ; free virtual = 20248

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (reg_result_reg[514]) is unused and will be removed from module adder.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\montgomery_instance/adder_b /\b_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\montgomery_instance/adder_b /\b_reg[513] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\montgomery_instance/adder_m /\b_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\montgomery_instance/adder_m /\b_reg[513] )
WARNING: [Synth 8-3332] Sequential element (b_reg[513]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (b_reg[512]) is unused and will be removed from module adder__1.
WARNING: [Synth 8-3332] Sequential element (b_reg[513]) is unused and will be removed from module adder__2.
WARNING: [Synth 8-3332] Sequential element (b_reg[512]) is unused and will be removed from module adder__2.
WARNING: [Synth 8-3332] Sequential element (b_reg[513]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[512]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[511]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[510]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[509]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[508]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[507]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[506]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[505]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[504]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[503]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[502]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[501]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[500]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[499]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[498]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[497]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[496]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[495]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[494]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[493]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[492]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[491]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[490]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[489]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[488]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[487]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[486]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[485]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[484]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[483]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[482]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[481]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[480]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[479]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[478]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[477]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[476]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[475]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[474]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[473]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[472]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[471]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[470]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[469]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[468]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[467]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[466]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[465]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[464]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[463]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[462]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[461]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[460]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[459]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[458]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[457]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[456]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[455]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[454]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[453]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[452]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[451]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[450]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[449]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[448]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[447]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[446]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[445]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[444]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[443]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[442]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[441]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[440]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[439]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[438]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[437]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[436]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[435]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[434]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[433]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[432]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[431]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[430]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[429]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[428]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[427]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[426]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[425]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[424]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[423]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[422]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[421]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[420]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (b_reg[419]) is unused and will be removed from module adder.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1548.332 ; gain = 561.090 ; free physical = 2009 ; free virtual = 20240
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1548.332 ; gain = 561.090 ; free physical = 2009 ; free virtual = 20240

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /tmp/.Xil_r0692167/Vivado-22315-pc-klas2-14.esat.kuleuven.be/realtime/hweval_montgomery_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1556.332 ; gain = 569.090 ; free physical = 1998 ; free virtual = 20229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1589.340 ; gain = 602.098 ; free physical = 1966 ; free virtual = 20197
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1620.793 ; gain = 633.551 ; free physical = 1934 ; free virtual = 20165
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1620.793 ; gain = 633.551 ; free physical = 1934 ; free virtual = 20165

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1620.793 ; gain = 633.551 ; free physical = 1934 ; free virtual = 20165
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1620.793 ; gain = 633.551 ; free physical = 1933 ; free virtual = 20164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1620.793 ; gain = 633.551 ; free physical = 1933 ; free virtual = 20164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1620.793 ; gain = 633.551 ; free physical = 1934 ; free virtual = 20165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1620.793 ; gain = 633.551 ; free physical = 1934 ; free virtual = 20165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1620.793 ; gain = 633.551 ; free physical = 1934 ; free virtual = 20165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1620.793 ; gain = 633.551 ; free physical = 1934 ; free virtual = 20165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   112|
|3     |LUT1   |  1554|
|4     |LUT2   |   776|
|5     |LUT3   |  2741|
|6     |LUT4   |    45|
|7     |LUT5   |   520|
|8     |LUT6   |   145|
|9     |MUXF7  |    68|
|10    |MUXF8  |    34|
|11    |FDRE   |  5654|
|12    |FDSE   |    24|
|13    |IBUF   |     2|
|14    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------+------+
|      |Instance              |Module     |Cells |
+------+----------------------+-----------+------+
|1     |top                   |           | 11677|
|2     |  montgomery_instance |montgomery |  8597|
|3     |    adder_b           |adder      |  3789|
|4     |    adder_m           |adder_0    |  3273|
|5     |    subtractor        |adder_1    |    15|
+------+----------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1620.793 ; gain = 633.551 ; free physical = 1934 ; free virtual = 20165
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2061 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1620.793 ; gain = 184.910 ; free physical = 1934 ; free virtual = 20165
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1620.801 ; gain = 633.559 ; free physical = 1935 ; free virtual = 20166
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1620.801 ; gain = 554.004 ; free physical = 1936 ; free virtual = 20167
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1652.816 ; gain = 0.000 ; free physical = 1934 ; free virtual = 20166
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 15:51:20 2017...
