#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Tue Jul 16 10:56:48 2024
# Process ID: 8284
# Log file: /home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/synth/tl_bit/planAhead_run_1/planAhead.log
# Journal file: /home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/synth/tl_bit/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2634 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/synth/tl_bit/pa.fromHdl.tcl
# create_project -name tl_bit -dir "/home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/synth/tl_bit/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top_traffic_light_cntrl.ucf" [current_fileset -constrset]
Adding file '/home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/synth/tl_bit/top_traffic_light_cntrl.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../../rtl/rtl/traffic_light_cntrl.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../rtl/rtl/sec_timer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../rtl/rtl/top_traffic_light_cntrl.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top_traffic_light_cntrl $srcset
# add_files [list {top_traffic_light_cntrl.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/rtl/rtl/traffic_light_cntrl.v" into library work
Analyzing Verilog file "/home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/rtl/rtl/sec_timer.v" into library work
Analyzing Verilog file "/home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/rtl/rtl/top_traffic_light_cntrl.v" into library work
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/synth/tl_bit/top_traffic_light_cntrl.ucf]
Finished Parsing UCF File [/home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/synth/tl_bit/top_traffic_light_cntrl.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2f589c28
open_rtl_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2788.055 ; gain = 145.020
update_compile_order -fileset sim_1
startgroup
set_property package_pin P84 [get_ports clk]
endgroup
startgroup
set_property package_pin P22 [get_ports reset_n]
endgroup
set_property package_pin "" [get_ports [list  {e_light[1]}]]
startgroup
set_property package_pin P33 [get_ports {e_light[0]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {e_light[1]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {e_light[1]}]]
set_property is_loc_fixed true [get_ports [list  {e_light[1]}]]
startgroup
set_property package_pin P30 [get_ports {n_light[0]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {n_light[1]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {s_light[0]}]
endgroup
startgroup
set_property package_pin P26 [get_ports {s_light[1]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {w_light[0]}]
endgroup
startgroup
set_property package_pin P23 [get_ports {w_light[1]}]
endgroup
save_constraints
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /home/ise/Manipal_project/traffic_light_controller_time_manipal_bit/traffic_light/synth/tl_bit/planAhead_pid8284.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Jul 16 11:24:38 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
