

================================================================
== Vivado HLS Report for 'IdentityAdd'
================================================================
* Date:           Mon Feb 20 12:10:29 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        layernorm_kern29
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str305, i32 0, i32 0, [1 x i8]* @p_str306, [1 x i8]* @p_str307, [1 x i8]* @p_str308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str309, [1 x i8]* @p_str310)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str298, i32 0, i32 0, [1 x i8]* @p_str299, [1 x i8]* @p_str300, [1 x i8]* @p_str301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str302, [1 x i8]* @p_str303)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str277, i32 0, i32 0, [1 x i8]* @p_str278, [1 x i8]* @p_str279, [1 x i8]* @p_str280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str281, [1 x i8]* @p_str282)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in2_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str270, i32 0, i32 0, [1 x i8]* @p_str271, [1 x i8]* @p_str272, [1 x i8]* @p_str273, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str274, [1 x i8]* @p_str275)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in2_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str263, i32 0, i32 0, [1 x i8]* @p_str264, [1 x i8]* @p_str265, [1 x i8]* @p_str266, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str267, [1 x i8]* @p_str268)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in2_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str256, i32 0, i32 0, [1 x i8]* @p_str257, [1 x i8]* @p_str258, [1 x i8]* @p_str259, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str260, [1 x i8]* @p_str261)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in2_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str249, i32 0, i32 0, [1 x i8]* @p_str250, [1 x i8]* @p_str251, [1 x i8]* @p_str252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str253, [1 x i8]* @p_str254)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in2_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str242, i32 0, i32 0, [1 x i8]* @p_str243, [1 x i8]* @p_str244, [1 x i8]* @p_str245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str246, [1 x i8]* @p_str247)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in1_0_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str228, i32 0, i32 0, [1 x i8]* @p_str229, [1 x i8]* @p_str230, [1 x i8]* @p_str231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str232, [1 x i8]* @p_str233)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in1_0_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str214, i32 0, i32 0, [1 x i8]* @p_str215, [1 x i8]* @p_str216, [1 x i8]* @p_str217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str218, [1 x i8]* @p_str219)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in1_0_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str200, i32 0, i32 0, [1 x i8]* @p_str201, [1 x i8]* @p_str202, [1 x i8]* @p_str203, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str204, [1 x i8]* @p_str205)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in1_0_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str186, i32 0, i32 0, [1 x i8]* @p_str187, [1 x i8]* @p_str188, [1 x i8]* @p_str189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str190, [1 x i8]* @p_str191)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in1_0_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str172, i32 0, i32 0, [1 x i8]* @p_str173, [1 x i8]* @p_str174, [1 x i8]* @p_str175, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str176, [1 x i8]* @p_str177)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in1_0_V_data_V, i8* %in1_0_V_id_V, i8* %in1_0_V_dest_V, i16* %in1_0_V_user_V, i1* %in1_0_V_last_V)" [src/modules.hpp:2790]   --->   Operation 21 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:2790]   --->   Operation 22 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.83ns)   --->   "%empty_367 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in2_V_data_V, i8* %in2_V_id_V, i8* %in2_V_dest_V, i16* %in2_V_user_V, i1* %in2_V_last_V)" [src/modules.hpp:2791]   --->   Operation 23 'read' 'empty_367' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V, i8 29, i8 30, i16 49, i1 false)" [src/modules.hpp:2800]   --->   Operation 24 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i512 %tmp_data_V to i32" [src/modules.hpp:2790]   --->   Operation 25 'trunc' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %tmp_142, i6 0)" [src/modules.hpp:2790]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tmp_142, i4 0)" [src/modules.hpp:2790]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl2 = zext i36 %tmp_s to i38" [src/modules.hpp:2790]   --->   Operation 28 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%bound = sub i38 %p_shl, %p_shl2" [src/modules.hpp:2790]   --->   Operation 29 'sub' 'bound' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "br label %.preheader" [src/modules.hpp:2802]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i38 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]"   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %0 ], [ %j_4, %.preheader.preheader ]"   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i38 %indvar_flatten, %bound" [src/modules.hpp:2790]   --->   Operation 33 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.02ns)   --->   "%indvar_flatten_next = add i38 %indvar_flatten, 1"   --->   Operation 34 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.preheader.preheader" [src/modules.hpp:2790]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%tmp_3 = icmp eq i6 %j, -16" [src/modules.hpp:2803]   --->   Operation 36 'icmp' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%j_mid2 = select i1 %tmp_3, i6 0, i6 %j" [src/modules.hpp:2803]   --->   Operation 37 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%out_data_last_V = icmp eq i6 %j_mid2, -17" [src/modules.hpp:2816]   --->   Operation 38 'icmp' 'out_data_last_V' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.78ns)   --->   "%j_4 = add i6 1, %j_mid2" [src/modules.hpp:2803]   --->   Operation 39 'add' 'j_4' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 40 [1/1] (1.83ns)   --->   "%empty_368 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in1_0_V_data_V, i8* %in1_0_V_id_V, i8* %in1_0_V_dest_V, i16* %in1_0_V_user_V, i1* %in1_0_V_last_V)" [src/modules.hpp:2805]   --->   Operation 40 'read' 'empty_368' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_data_V_16 = extractvalue { i512, i8, i8, i16, i1 } %empty_368, 0" [src/modules.hpp:2805]   --->   Operation 41 'extractvalue' 'tmp_data_V_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.83ns)   --->   "%empty_369 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in2_V_data_V, i8* %in2_V_id_V, i8* %in2_V_dest_V, i16* %in2_V_user_V, i1* %in2_V_last_V)" [src/modules.hpp:2806]   --->   Operation 42 'read' 'empty_369' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_17 = extractvalue { i512, i8, i8, i16, i1 } %empty_369, 0" [src/modules.hpp:2806]   --->   Operation 43 'extractvalue' 'tmp_data_V_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i512 %tmp_data_V_16 to i32" [src/modules.hpp:2810]   --->   Operation 44 'trunc' 'tmp_143' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_144 = trunc i512 %tmp_data_V_17 to i32" [src/modules.hpp:2810]   --->   Operation 45 'trunc' 'tmp_144' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.01ns)   --->   "%tmp_V_0_trunc = add i32 %tmp_143, %tmp_144" [src/modules.hpp:2810]   --->   Operation 46 'add' 'tmp_V_0_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_22_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 32, i32 63)" [src/modules.hpp:2810]   --->   Operation 47 'partselect' 'p_Result_22_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_23_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 32, i32 63)" [src/modules.hpp:2810]   --->   Operation 48 'partselect' 'p_Result_23_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.01ns)   --->   "%tmp_V_1_trunc = add i32 %p_Result_22_1, %p_Result_23_1" [src/modules.hpp:2810]   --->   Operation 49 'add' 'tmp_V_1_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_22_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 64, i32 95)" [src/modules.hpp:2810]   --->   Operation 50 'partselect' 'p_Result_22_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_23_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 64, i32 95)" [src/modules.hpp:2810]   --->   Operation 51 'partselect' 'p_Result_23_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.01ns)   --->   "%tmp_V_2_trunc = add i32 %p_Result_22_2, %p_Result_23_2" [src/modules.hpp:2810]   --->   Operation 52 'add' 'tmp_V_2_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_22_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 96, i32 127)" [src/modules.hpp:2810]   --->   Operation 53 'partselect' 'p_Result_22_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_23_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 96, i32 127)" [src/modules.hpp:2810]   --->   Operation 54 'partselect' 'p_Result_23_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.01ns)   --->   "%tmp_V_3_trunc = add i32 %p_Result_22_3, %p_Result_23_3" [src/modules.hpp:2810]   --->   Operation 55 'add' 'tmp_V_3_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_22_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 128, i32 159)" [src/modules.hpp:2810]   --->   Operation 56 'partselect' 'p_Result_22_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_23_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 128, i32 159)" [src/modules.hpp:2810]   --->   Operation 57 'partselect' 'p_Result_23_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.01ns)   --->   "%tmp_V_4_trunc = add i32 %p_Result_22_4, %p_Result_23_4" [src/modules.hpp:2810]   --->   Operation 58 'add' 'tmp_V_4_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_22_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 160, i32 191)" [src/modules.hpp:2810]   --->   Operation 59 'partselect' 'p_Result_22_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_23_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 160, i32 191)" [src/modules.hpp:2810]   --->   Operation 60 'partselect' 'p_Result_23_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.01ns)   --->   "%tmp_V_5_trunc = add i32 %p_Result_22_5, %p_Result_23_5" [src/modules.hpp:2810]   --->   Operation 61 'add' 'tmp_V_5_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_22_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 192, i32 223)" [src/modules.hpp:2810]   --->   Operation 62 'partselect' 'p_Result_22_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_23_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 192, i32 223)" [src/modules.hpp:2810]   --->   Operation 63 'partselect' 'p_Result_23_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.01ns)   --->   "%tmp_V_6_trunc = add i32 %p_Result_22_6, %p_Result_23_6" [src/modules.hpp:2810]   --->   Operation 64 'add' 'tmp_V_6_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_22_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 224, i32 255)" [src/modules.hpp:2810]   --->   Operation 65 'partselect' 'p_Result_22_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_23_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 224, i32 255)" [src/modules.hpp:2810]   --->   Operation 66 'partselect' 'p_Result_23_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.01ns)   --->   "%tmp_V_7_trunc = add i32 %p_Result_22_7, %p_Result_23_7" [src/modules.hpp:2810]   --->   Operation 67 'add' 'tmp_V_7_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_22_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 256, i32 287)" [src/modules.hpp:2810]   --->   Operation 68 'partselect' 'p_Result_22_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_23_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 256, i32 287)" [src/modules.hpp:2810]   --->   Operation 69 'partselect' 'p_Result_23_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.01ns)   --->   "%tmp_V_8_trunc = add i32 %p_Result_22_8, %p_Result_23_8" [src/modules.hpp:2810]   --->   Operation 70 'add' 'tmp_V_8_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_22_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 288, i32 319)" [src/modules.hpp:2810]   --->   Operation 71 'partselect' 'p_Result_22_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_23_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 288, i32 319)" [src/modules.hpp:2810]   --->   Operation 72 'partselect' 'p_Result_23_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.01ns)   --->   "%tmp_V_9_trunc = add i32 %p_Result_22_9, %p_Result_23_9" [src/modules.hpp:2810]   --->   Operation 73 'add' 'tmp_V_9_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_22_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 320, i32 351)" [src/modules.hpp:2810]   --->   Operation 74 'partselect' 'p_Result_22_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_23_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 320, i32 351)" [src/modules.hpp:2810]   --->   Operation 75 'partselect' 'p_Result_23_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.01ns)   --->   "%tmp_V_10_trunc = add i32 %p_Result_22_s, %p_Result_23_s" [src/modules.hpp:2810]   --->   Operation 76 'add' 'tmp_V_10_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_22_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 352, i32 383)" [src/modules.hpp:2810]   --->   Operation 77 'partselect' 'p_Result_22_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_23_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 352, i32 383)" [src/modules.hpp:2810]   --->   Operation 78 'partselect' 'p_Result_23_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.01ns)   --->   "%tmp_V_11_trunc = add i32 %p_Result_22_10, %p_Result_23_10" [src/modules.hpp:2810]   --->   Operation 79 'add' 'tmp_V_11_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_22_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 384, i32 415)" [src/modules.hpp:2810]   --->   Operation 80 'partselect' 'p_Result_22_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_23_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 384, i32 415)" [src/modules.hpp:2810]   --->   Operation 81 'partselect' 'p_Result_23_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.01ns)   --->   "%tmp_V_12_trunc = add i32 %p_Result_22_11, %p_Result_23_11" [src/modules.hpp:2810]   --->   Operation 82 'add' 'tmp_V_12_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_22_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 416, i32 447)" [src/modules.hpp:2810]   --->   Operation 83 'partselect' 'p_Result_22_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_23_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 416, i32 447)" [src/modules.hpp:2810]   --->   Operation 84 'partselect' 'p_Result_23_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.01ns)   --->   "%tmp_V_13_trunc = add i32 %p_Result_22_12, %p_Result_23_12" [src/modules.hpp:2810]   --->   Operation 85 'add' 'tmp_V_13_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_22_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 448, i32 479)" [src/modules.hpp:2810]   --->   Operation 86 'partselect' 'p_Result_22_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_23_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 448, i32 479)" [src/modules.hpp:2810]   --->   Operation 87 'partselect' 'p_Result_23_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.01ns)   --->   "%tmp_V_14_trunc = add i32 %p_Result_22_13, %p_Result_23_13" [src/modules.hpp:2810]   --->   Operation 88 'add' 'tmp_V_14_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_22_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_16, i32 480, i32 511)" [src/modules.hpp:2810]   --->   Operation 89 'partselect' 'p_Result_22_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_23_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_17, i32 480, i32 511)" [src/modules.hpp:2810]   --->   Operation 90 'partselect' 'p_Result_23_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.01ns)   --->   "%tmp_V_15_trunc = add i32 %p_Result_22_14, %p_Result_23_14" [src/modules.hpp:2810]   --->   Operation 91 'add' 'tmp_V_15_trunc' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str33)" [src/modules.hpp:2803]   --->   Operation 92 'specregionbegin' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:2804]   --->   Operation 93 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_data_V_15 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V_15_trunc, i32 %tmp_V_14_trunc, i32 %tmp_V_13_trunc, i32 %tmp_V_12_trunc, i32 %tmp_V_11_trunc, i32 %tmp_V_10_trunc, i32 %tmp_V_9_trunc, i32 %tmp_V_8_trunc, i32 %tmp_V_7_trunc, i32 %tmp_V_6_trunc, i32 %tmp_V_5_trunc, i32 %tmp_V_4_trunc, i32 %tmp_V_3_trunc, i32 %tmp_V_2_trunc, i32 %tmp_V_1_trunc, i32 %tmp_V_0_trunc)" [src/modules.hpp:2810]   --->   Operation 94 'bitconcatenate' 'tmp_data_V_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_15, i8 29, i8 30, i16 49, i1 %out_data_last_V)" [src/modules.hpp:2818]   --->   Operation 95 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%empty_370 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str33, i32 %tmp)" [src/modules.hpp:2819]   --->   Operation 96 'specregionend' 'empty_370' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader" [src/modules.hpp:2803]   --->   Operation 97 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:2821]   --->   Operation 98 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in1_0_V_data_V' (src/modules.hpp:2790) [31]  (1.84 ns)
	fifo write on port 'out_V_data_V' (src/modules.hpp:2800) [34]  (1.84 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/modules.hpp:2803) [43]  (0 ns)
	'icmp' operation ('tmp_3', src/modules.hpp:2803) [48]  (0.785 ns)
	'select' operation ('j_mid2', src/modules.hpp:2803) [49]  (0.384 ns)
	'icmp' operation ('out_data.last.V', src/modules.hpp:2816) [105]  (0.785 ns)

 <State 3>: 2.85ns
The critical path consists of the following:
	fifo read on port 'in1_0_V_data_V' (src/modules.hpp:2805) [52]  (1.84 ns)
	'add' operation ('tmp_V_0_trunc', src/modules.hpp:2810) [58]  (1.02 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo write on port 'out_V_data_V' (src/modules.hpp:2818) [106]  (1.84 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
