`timescale 1ns/1ps

module and_4bit (
    input [3:0] A,
    input [3:0] B,
    output [3:0] Y
);

assign Y = A & B;

endmodule
