<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="I2C_bus.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2c_bus_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_bus_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_clk_freq_div.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="i2c_clk_freq_div.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="i2c_clk_freq_div.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2c_clk_freq_div_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_clk_freq_div_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_slave.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="i2c_slave.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="i2c_slave.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_slave_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2c_slave_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="i2c_slave_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_slave_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="reg_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rising_edge_det_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rising_edge_det_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rising_edge_det_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="scl_gen_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scl_gen_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="slave_reg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="slave_reg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="slave_reg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_i2c_master.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="uart_i2c_master.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="uart_i2c_master.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_i2c_master_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_i2c_master_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="uart_i2c_master_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_i2c_master_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525423978" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1525423978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526848515" xil_pn:in_ck="1715345881674704307" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1526848515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="i2c_bus.vhd"/>
      <outfile xil_pn:name="i2c_bus_components.vhd"/>
      <outfile xil_pn:name="i2c_bus_tb.vhd"/>
      <outfile xil_pn:name="i2c_clk_freq_div.vhd"/>
      <outfile xil_pn:name="i2c_clk_freq_div_tb.vhd"/>
      <outfile xil_pn:name="i2c_slave.vhd"/>
      <outfile xil_pn:name="i2c_slave_tb.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
      <outfile xil_pn:name="reg_tb.vhd"/>
      <outfile xil_pn:name="rising_edge_det.vhd"/>
      <outfile xil_pn:name="rising_edge_det_tb.vhd"/>
      <outfile xil_pn:name="scl_gen.vhd"/>
      <outfile xil_pn:name="scl_gen_tb.vhd"/>
      <outfile xil_pn:name="slave_reg.vhd"/>
      <outfile xil_pn:name="uart_i2c_master.vhd"/>
      <outfile xil_pn:name="uart_i2c_master_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526848515" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-526337317207783645" xil_pn:start_ts="1526848515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526848515" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2062138156508937823" xil_pn:start_ts="1526848515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526843005" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3982600973648892729" xil_pn:start_ts="1526843005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526848515" xil_pn:in_ck="1715345881674704307" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1526848515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="i2c_bus.vhd"/>
      <outfile xil_pn:name="i2c_bus_components.vhd"/>
      <outfile xil_pn:name="i2c_bus_tb.vhd"/>
      <outfile xil_pn:name="i2c_clk_freq_div.vhd"/>
      <outfile xil_pn:name="i2c_clk_freq_div_tb.vhd"/>
      <outfile xil_pn:name="i2c_slave.vhd"/>
      <outfile xil_pn:name="i2c_slave_tb.vhd"/>
      <outfile xil_pn:name="reg.vhd"/>
      <outfile xil_pn:name="reg_tb.vhd"/>
      <outfile xil_pn:name="rising_edge_det.vhd"/>
      <outfile xil_pn:name="rising_edge_det_tb.vhd"/>
      <outfile xil_pn:name="scl_gen.vhd"/>
      <outfile xil_pn:name="scl_gen_tb.vhd"/>
      <outfile xil_pn:name="slave_reg.vhd"/>
      <outfile xil_pn:name="uart_i2c_master.vhd"/>
      <outfile xil_pn:name="uart_i2c_master_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526848517" xil_pn:in_ck="1715345881674704307" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5324404273086851290" xil_pn:start_ts="1526848515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="i2c_slave_tb_beh.prj"/>
      <outfile xil_pn:name="i2c_slave_tb_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1526848517" xil_pn:in_ck="5461585677634766546" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8653162299462880749" xil_pn:start_ts="1526848517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="i2c_slave_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
