$date
	Fri May 12 10:11:12 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! out [7:0] $end
$var wire 1 " full $end
$var wire 1 # empty $end
$var reg 1 $ clk $end
$var reg 8 % in [7:0] $end
$var reg 1 & re $end
$var reg 1 ' rst $end
$var reg 1 ( we $end
$scope module fifo $end
$var wire 1 $ clk $end
$var wire 8 ) in [7:0] $end
$var wire 8 * out [7:0] $end
$var wire 1 & re $end
$var wire 1 ' rst $end
$var wire 1 ( we $end
$var reg 1 # empty $end
$var reg 1 " full $end
$var reg 4 + head [3:0] $end
$var reg 4 , tail [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
b0 )
0(
1'
0&
b0 %
0$
x#
x"
bx !
$end
#5
0"
1#
b0 ,
b0 +
1$
#10
0$
#15
1$
#20
0$
b1 %
b1 )
0'
#25
1$
#30
0$
1(
#35
0#
b1 !
b1 *
b1 +
1$
#40
0$
b10 %
b10 )
#45
b10 +
1$
#50
0$
b11 %
b11 )
#55
b11 +
1$
#60
0$
0(
b100 %
b100 )
#65
1$
#70
0$
1&
#75
b10 !
b10 *
b1 ,
1$
#80
0$
#85
b11 !
b11 *
b10 ,
1$
#90
0$
#95
1#
bx !
bx *
b11 ,
1$
#100
0$
#105
1"
0#
b100 ,
1$
#110
0$
#115
0"
b101 ,
1$
#120
0$
#125
b110 ,
1$
#130
0$
