INFO: [HLS 200-10] Running '/mnt/shares/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'mahdi' on host 'agent-1' (Linux_x86_64 version 5.4.0-87-generic) on Mon Nov 08 13:27:57 EST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/mahdi/finalIPs/finalIPs/RSA2'
Sourcing Tcl script '/home/mahdi/finalIPs/finalIPs/RSA2/RSA2_prj/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/mahdi/finalIPs/finalIPs/RSA2/RSA2_prj'.
INFO: [HLS 200-10] Adding design file 'galapagos_packet.h' to the project
INFO: [HLS 200-10] Adding design file 'key_core_two.cpp' to the project
INFO: [HLS 200-10] Adding design file 'key_core_two.hpp' to the project
INFO: [HLS 200-10] Adding design file 'packet_size.h' to the project
INFO: [HLS 200-10] Opening solution '/home/mahdi/finalIPs/finalIPs/RSA2/RSA2_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'key_core_two.cpp' ... 
WARNING: [HLS 200-40] In file included from key_core_two.cpp:1:
In file included from key_core_two.cpp:3:
In file included from ./key_core_two.hpp:6:
./galapagos_packet.h:74:23: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using interface = hls::stream<galapagos::stream_packet<T> >;
                      ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 6372 ; free virtual = 57503
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 6372 ; free virtual = 57503
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 6343 ; free virtual = 57475
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 6336 ; free virtual = 57469
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 6305 ; free virtual = 57438
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 6305 ; free virtual = 57439
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'key_core_two' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'key_core_two' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.94 seconds; current allocated memory: 130.847 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 138.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'key_core_two' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/id' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/in_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/in_V_dest_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/in_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/in_V_id_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/in_V_user_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/in_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'key_core_two/timeStep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'key_core_two' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'time_step_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'trans_done' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'secret_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'modulus_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'base_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'key_core_two_mul_128ns_512s_512_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'key_core_two_mul_512s_128ns_512_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'key_core_two_udiv_512s_128ns_512_516_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'key_core_two'.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 164.358 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'key_core_two_mul_128ns_512s_512_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'key_core_two_udiv_512s_128ns_512_516_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'key_core_two_mul_512s_128ns_512_2_1_MulnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 916.309 ; gain = 208.078 ; free physical = 6198 ; free virtual = 57342
INFO: [VHDL 208-304] Generating VHDL RTL for key_core_two.
INFO: [VLOG 209-307] Generating Verilog RTL for key_core_two.
INFO: [HLS 200-112] Total elapsed time: 39.1 seconds; peak allocated memory: 164.358 MB.
