<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: property with local variables
rc: 255 (means success: 0)
should_fail: 0
tags: 16.10
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-16/16.10--property-local-var.sv.html" target="file-frame">tests/chapter-16/16.10--property-local-var.sv</a>
defines: 
time_elapsed: 2.732s
ram usage: 47756 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpn3cp5gug/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-16 <a href="../../../tests/chapter-16/16.10--property-local-var.sv.html" target="file-frame">tests/chapter-16/16.10--property-local-var.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.10--property-local-var.sv.html#l-8" target="file-frame">tests/chapter-16/16.10--property-local-var.sv:8</a>: No timescale set for &#34;clk_gen&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.10--property-local-var.sv.html#l-37" target="file-frame">tests/chapter-16/16.10--property-local-var.sv:37</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-16/16.10--property-local-var.sv.html#l-8" target="file-frame">tests/chapter-16/16.10--property-local-var.sv:8</a>: Compile module &#34;work@clk_gen&#34;.

[INF:CP0303] <a href="../../../tests/chapter-16/16.10--property-local-var.sv.html#l-37" target="file-frame">tests/chapter-16/16.10--property-local-var.sv:37</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-16/16.10--property-local-var.sv.html#l-37" target="file-frame">tests/chapter-16/16.10--property-local-var.sv:37</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:123
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:124, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:125
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:126
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:127
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:128
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@clk_gen, id:129, file:<a href="../../../tests/chapter-16/16.10--property-local-var.sv.html" target="file-frame">tests/chapter-16/16.10--property-local-var.sv</a>, line:8, parent:work@top
  |vpiDefName:work@clk_gen
  |vpiFullName:work@clk_gen
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:19
      |vpiFullName:work@clk_gen
      |vpiStmt:
      \_assignment: , id:4, line:20
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (data_reg_0), id:2, line:20
          |vpiName:data_reg_0
          |vpiFullName:work@clk_gen.data_reg_0
        |vpiRhs:
        \_constant: , id:3, line:20
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_assignment: , id:7, line:21
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (data_reg_1), id:5, line:21
          |vpiName:data_reg_1
          |vpiFullName:work@clk_gen.data_reg_1
        |vpiRhs:
        \_constant: , id:6, line:21
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_assignment: , id:10, line:22
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (data_reg_2), id:8, line:22
          |vpiName:data_reg_2
          |vpiFullName:work@clk_gen.data_reg_2
        |vpiRhs:
        \_constant: , id:9, line:22
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_assignment: , id:13, line:23
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (out), id:11, line:23
          |vpiName:out
          |vpiFullName:work@clk_gen.out
        |vpiRhs:
        \_constant: , id:12, line:23
          |vpiConstType:7
          |vpiSize:32
          |INT:0
  |vpiProcess:
  \_always: , id:14, line:26
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:15, line:26
      |vpiCondition:
      \_operation: , id:16, line:26
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), id:17, line:26
          |vpiName:clk
          |vpiFullName:work@clk_gen.clk
      |vpiStmt:
      \_begin: , id:18, line:26
        |vpiFullName:work@clk_gen
        |vpiStmt:
        \_if_stmt: , id:20, line:27
          |vpiCondition:
          \_ref_obj: (valid), id:19, line:27
            |vpiName:valid
            |vpiFullName:work@clk_gen.valid
          |vpiStmt:
          \_begin: , id:21, line:27
            |vpiFullName:work@clk_gen
            |vpiStmt:
            \_assignment: , id:26, line:28
              |vpiLhs:
              \_ref_obj: (data_reg_0), id:22, line:28
                |vpiName:data_reg_0
                |vpiFullName:work@clk_gen.data_reg_0
              |vpiRhs:
              \_operation: , id:24, line:28
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (in), id:23, line:28
                  |vpiName:in
                  |vpiFullName:work@clk_gen.in
                |vpiOperand:
                \_constant: , id:25, line:28
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:1
            |vpiStmt:
            \_assignment: , id:31, line:29
              |vpiLhs:
              \_ref_obj: (data_reg_1), id:27, line:29
                |vpiName:data_reg_1
                |vpiFullName:work@clk_gen.data_reg_1
              |vpiRhs:
              \_operation: , id:29, line:29
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (data_reg_0), id:28, line:29
                  |vpiName:data_reg_0
                  |vpiFullName:work@clk_gen.data_reg_0
                |vpiOperand:
                \_constant: , id:30, line:29
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:1
            |vpiStmt:
            \_assignment: , id:36, line:30
              |vpiLhs:
              \_ref_obj: (data_reg_2), id:32, line:30
                |vpiName:data_reg_2
                |vpiFullName:work@clk_gen.data_reg_2
              |vpiRhs:
              \_operation: , id:34, line:30
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (data_reg_1), id:33, line:30
                  |vpiName:data_reg_1
                  |vpiFullName:work@clk_gen.data_reg_1
                |vpiOperand:
                \_constant: , id:35, line:30
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:1
            |vpiStmt:
            \_assignment: , id:41, line:31
              |vpiLhs:
              \_ref_obj: (out), id:37, line:31
                |vpiName:out
                |vpiFullName:work@clk_gen.out
              |vpiRhs:
              \_operation: , id:39, line:31
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (data_reg_2), id:38, line:31
                  |vpiName:data_reg_2
                  |vpiFullName:work@clk_gen.data_reg_2
                |vpiOperand:
                \_constant: , id:40, line:31
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:1
  |vpiPort:
  \_port: (valid), id:130, line:9
    |vpiName:valid
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:135
      |vpiActual:
      \_logic_net: (valid), id:134, line:9
        |vpiName:valid
        |vpiFullName:work@clk_gen.valid
  |vpiPort:
  \_port: (clk), id:131, line:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:137
      |vpiActual:
      \_logic_net: (clk), id:136, line:10
        |vpiName:clk
        |vpiFullName:work@clk_gen.clk
  |vpiPort:
  \_port: (out), id:132, line:11
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:139
      |vpiActual:
      \_logic_net: (out), id:138, line:11
        |vpiName:out
        |vpiFullName:work@clk_gen.out
        |vpiNetType:48
  |vpiPort:
  \_port: (in), id:133, line:12
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:141
      |vpiActual:
      \_logic_net: (in), id:140, line:12
        |vpiName:in
        |vpiFullName:work@clk_gen.in
  |vpiNet:
  \_logic_net: (valid), id:134, line:9
  |vpiNet:
  \_logic_net: (clk), id:136, line:10
  |vpiNet:
  \_logic_net: (out), id:138, line:11
  |vpiNet:
  \_logic_net: (in), id:140, line:12
  |vpiNet:
  \_logic_net: (data_reg_0), id:142, line:15
    |vpiName:data_reg_0
    |vpiFullName:work@clk_gen.data_reg_0
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (data_reg_1), id:143, line:16
    |vpiName:data_reg_1
    |vpiFullName:work@clk_gen.data_reg_1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (data_reg_2), id:144, line:17
    |vpiName:data_reg_2
    |vpiFullName:work@clk_gen.data_reg_2
    |vpiNetType:48
|uhdmallModules:
\_module: work@top, id:145, file:<a href="../../../tests/chapter-16/16.10--property-local-var.sv.html" target="file-frame">tests/chapter-16/16.10--property-local-var.sv</a>, line:37, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:42
    |vpiStmt:
    \_begin: , id:43, line:47
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , id:46, line:48
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (cycle), id:44, line:48
          |vpiName:cycle
          |vpiFullName:work@top.cycle
        |vpiRhs:
        \_constant: , id:45, line:48
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_assignment: , id:49, line:49
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk), id:47, line:49
          |vpiName:clk
          |vpiFullName:work@top.clk
        |vpiRhs:
        \_constant: , id:48, line:49
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_assignment: , id:52, line:50
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (valid), id:50, line:50
          |vpiName:valid
          |vpiFullName:work@top.valid
        |vpiRhs:
        \_constant: , id:51, line:50
          |vpiConstType:7
          |vpiSize:32
          |INT:1
  |vpiProcess:
  \_always: , id:56, line:62
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:57, line:62
      |vpiCondition:
      \_operation: , id:58, line:62
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), id:59, line:62
          |vpiName:clk
          |vpiFullName:work@top.clk
      |vpiStmt:
      \_assignment: , id:64, line:63
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (cycle), id:60, line:63
          |vpiName:cycle
          |vpiFullName:work@top.cycle
        |vpiRhs:
        \_operation: , id:62, line:63
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (cycle), id:61, line:63
            |vpiName:cycle
            |vpiFullName:work@top.cycle
          |vpiOperand:
          \_constant: , id:63, line:63
            |vpiConstType:7
            |vpiSize:32
            |INT:1
  |vpiProcess:
  \_initial: , id:65
    |vpiStmt:
    \_begin: , id:66, line:65
      |vpiFullName:work@top
      |vpiStmt:
      \_forever_stmt: , id:67, line:66
        |vpiStmt:
        \_begin: , id:68, line:66
          |vpiFullName:work@top
          |vpiStmt:
          \_delay_control: , id:69, line:67
            |vpiStmt:
            \_assignment: , id:73, line:67
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (clk), id:70, line:67
                |vpiName:clk
                |vpiFullName:work@top.clk
              |vpiRhs:
              \_operation: , id:71, line:67
                |vpiOpType:4
                |vpiOperand:
                \_ref_obj: (clk), id:72, line:67
                  |vpiName:clk
                  |vpiFullName:work@top.clk
  |vpiProcess:
  \_initial: , id:74
    |vpiStmt:
    \_delay_control: , id:75, line:71
      |#1000
      |vpiStmt:
      \_sys_func_call: ($finish), id:76, line:71
        |vpiName:$finish
  |vpiContAssign:
  \_cont_assign: , id:55, line:60
    |vpiRhs:
    \_ref_obj: (cycle), id:54, line:60
      |vpiName:cycle
      |vpiFullName:work@top.cycle
      |vpiActual:
      \_logic_net: (cycle), id:146, line:39
        |vpiName:cycle
        |vpiFullName:work@top.cycle
    |vpiLhs:
    \_ref_obj: (in), id:53, line:60
      |vpiName:in
      |vpiFullName:work@top.in
      |vpiActual:
      \_logic_net: (in), id:150, line:43
        |vpiName:in
        |vpiFullName:work@top.in
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (cycle), id:146, line:39
  |vpiNet:
  \_logic_net: (valid), id:147, line:40
    |vpiName:valid
    |vpiFullName:work@top.valid
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (clk), id:148, line:41
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (out), id:149, line:42
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (in), id:150, line:43
|uhdmtopModules:
\_module: work@top (work@top), id:151, file:<a href="../../../tests/chapter-16/16.10--property-local-var.sv.html" target="file-frame">tests/chapter-16/16.10--property-local-var.sv</a>, line:37
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiModule:
  \_module: work@clk_gen (dut), id:152, file:<a href="../../../tests/chapter-16/16.10--property-local-var.sv.html" target="file-frame">tests/chapter-16/16.10--property-local-var.sv</a>, line:45, parent:work@top
    |vpiDefName:work@clk_gen
    |vpiName:dut
    |vpiFullName:work@top.dut
    |vpiPort:
    \_port: (valid), id:88, line:9, parent:dut
      |vpiName:valid
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (valid), id:116, line:45
        |vpiName:valid
        |vpiActual:
        \_logic_net: (valid), id:78, line:40, parent:work@top
          |vpiName:valid
          |vpiFullName:work@top.valid
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: , id:111
        |vpiActual:
        \_logic_net: (valid), id:92, line:9, parent:dut
          |vpiName:valid
          |vpiFullName:work@top.dut.valid
    |vpiPort:
    \_port: (clk), id:89, line:10, parent:dut
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), id:118, line:45
        |vpiName:clk
        |vpiActual:
        \_logic_net: (clk), id:79, line:41, parent:work@top
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: , id:112
        |vpiActual:
        \_logic_net: (clk), id:93, line:10, parent:dut
          |vpiName:clk
          |vpiFullName:work@top.dut.clk
    |vpiPort:
    \_port: (out), id:90, line:11, parent:dut
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (out), id:120, line:45
        |vpiName:out
        |vpiActual:
        \_logic_net: (out), id:83, line:42, parent:work@top
          |vpiName:out
          |vpiFullName:work@top.out
          |vpiNetType:36
          |vpiRange:
          \_range: , id:82
            |vpiLeftRange:
            \_constant: , id:80
              |INT:7
            |vpiRightRange:
            \_constant: , id:81
              |INT:0
      |vpiLowConn:
      \_ref_obj: , id:113
        |vpiActual:
        \_logic_net: (out), id:97, line:11, parent:dut
          |vpiName:out
          |vpiFullName:work@top.dut.out
          |vpiNetType:48
          |vpiRange:
          \_range: , id:96
            |vpiLeftRange:
            \_constant: , id:94
              |INT:7
            |vpiRightRange:
            \_constant: , id:95
              |INT:0
    |vpiPort:
    \_port: (in), id:91, line:12, parent:dut
      |vpiName:in
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (in), id:122, line:45
        |vpiName:in
        |vpiActual:
        \_logic_net: (in), id:87, line:43, parent:work@top
          |vpiName:in
          |vpiFullName:work@top.in
          |vpiNetType:36
          |vpiRange:
          \_range: , id:86
            |vpiLeftRange:
            \_constant: , id:84
              |INT:7
            |vpiRightRange:
            \_constant: , id:85
              |INT:0
      |vpiLowConn:
      \_ref_obj: , id:114
        |vpiActual:
        \_logic_net: (in), id:98, line:12, parent:dut
          |vpiName:in
          |vpiFullName:work@top.dut.in
    |vpiNet:
    \_logic_net: (valid), id:92, line:9, parent:dut
    |vpiNet:
    \_logic_net: (clk), id:93, line:10, parent:dut
    |vpiNet:
    \_logic_net: (out), id:97, line:11, parent:dut
    |vpiNet:
    \_logic_net: (in), id:98, line:12, parent:dut
    |vpiNet:
    \_logic_net: (data_reg_0), id:102, line:15, parent:dut
      |vpiName:data_reg_0
      |vpiFullName:work@top.dut.data_reg_0
      |vpiNetType:48
      |vpiRange:
      \_range: , id:101
        |vpiLeftRange:
        \_constant: , id:99
          |INT:7
        |vpiRightRange:
        \_constant: , id:100
          |INT:0
    |vpiNet:
    \_logic_net: (data_reg_1), id:106, line:16, parent:dut
      |vpiName:data_reg_1
      |vpiFullName:work@top.dut.data_reg_1
      |vpiNetType:48
      |vpiRange:
      \_range: , id:105
        |vpiLeftRange:
        \_constant: , id:103
          |INT:7
        |vpiRightRange:
        \_constant: , id:104
          |INT:0
    |vpiNet:
    \_logic_net: (data_reg_2), id:110, line:17, parent:dut
      |vpiName:data_reg_2
      |vpiFullName:work@top.dut.data_reg_2
      |vpiNetType:48
      |vpiRange:
      \_range: , id:109
        |vpiLeftRange:
        \_constant: , id:107
          |INT:7
        |vpiRightRange:
        \_constant: , id:108
          |INT:0
    |vpiInstance:
    \_module: work@top (work@top), id:151, file:<a href="../../../tests/chapter-16/16.10--property-local-var.sv.html" target="file-frame">tests/chapter-16/16.10--property-local-var.sv</a>, line:37
    |vpiModule:
    \_module: work@top (work@top), id:151, file:<a href="../../../tests/chapter-16/16.10--property-local-var.sv.html" target="file-frame">tests/chapter-16/16.10--property-local-var.sv</a>, line:37
  |vpiNet:
  \_logic_net: (cycle), id:77, line:39, parent:work@top
    |vpiName:cycle
    |vpiFullName:work@top.cycle
  |vpiNet:
  \_logic_net: (valid), id:78, line:40, parent:work@top
  |vpiNet:
  \_logic_net: (clk), id:79, line:41, parent:work@top
  |vpiNet:
  \_logic_net: (out), id:83, line:42, parent:work@top
  |vpiNet:
  \_logic_net: (in), id:87, line:43, parent:work@top

Object: work_clk_gen of type 32 @ 8
Object:  of type 24 @ 0
Object: work_clk_gen of type 4 @ 19
Object:  of type 3 @ 20
Object:  of type 7 @ 20
Object: data_reg_0 of type 608 @ 20
Object:  of type 3 @ 21
Object:  of type 7 @ 21
Object: data_reg_1 of type 608 @ 21
Object:  of type 3 @ 22
Object:  of type 7 @ 22
Object: data_reg_2 of type 608 @ 22
Object:  of type 3 @ 23
Object:  of type 7 @ 23
Object: out of type 608 @ 23
Object:  of type 1 @ 26
Object:  of type 39 @ 26
Object: clk of type 608 @ 26
Object: work_clk_gen of type 4 @ 26
Object:  of type 22 @ 27
Object: valid of type 608 @ 27
Object: work_clk_gen of type 4 @ 27
Object:  of type 3 @ 28
Object:  of type 39 @ 28
Object: in of type 608 @ 28
Object:  of type 7 @ 28
Object: data_reg_0 of type 608 @ 28
Object:  of type 3 @ 29
Object:  of type 39 @ 29
Object: data_reg_0 of type 608 @ 29
Object:  of type 7 @ 29
Object: data_reg_1 of type 608 @ 29
Object:  of type 3 @ 30
Object:  of type 39 @ 30
Object: data_reg_1 of type 608 @ 30
Object:  of type 7 @ 30
Object: data_reg_2 of type 608 @ 30
Object:  of type 3 @ 31
Object:  of type 39 @ 31
Object: data_reg_2 of type 608 @ 31
Object:  of type 7 @ 31
Object: out of type 608 @ 31
Object: work_top of type 32 @ 37
Object:  of type 8 @ 60
Object: cycle of type 608 @ 60
Object: in of type 608 @ 60
Object:  of type 24 @ 0
Object: work_top of type 4 @ 47
Object:  of type 3 @ 48
Object:  of type 7 @ 48
Object: cycle of type 608 @ 48
Object:  of type 3 @ 49
Object:  of type 7 @ 49
Object: clk of type 608 @ 49
Object:  of type 3 @ 50
Object:  of type 7 @ 50
Object: valid of type 608 @ 50
Object:  of type 1 @ 62
Object:  of type 39 @ 62
Object: clk of type 608 @ 62
Object:  of type 3 @ 63
Object:  of type 39 @ 63
Object: cycle of type 608 @ 63
Object:  of type 7 @ 63
Object: cycle of type 608 @ 63
Object:  of type 24 @ 0
Object: work_top of type 4 @ 65
Object:  of type 17 @ 66
%Error: 	! Unhandled type: 17
Object:  of type 24 @ 0
Object:  of type 11 @ 71
%Error: 	! Unhandled type: 11
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 37
Object: dut of type 32 @ 45
Object: valid of type 44 @ 9
Object: clk of type 44 @ 10
Object: out of type 44 @ 11
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: in of type 44 @ 12
Object: valid of type 36 @ 9
Object: clk of type 36 @ 10
Object: out of type 36 @ 11
Object: in of type 36 @ 12
Object: data_reg_0 of type 36 @ 15
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: data_reg_1 of type 36 @ 16
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: data_reg_2 of type 36 @ 17
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: valid of type 608 @ 45
Object: clk of type 608 @ 45
Object: out of type 608 @ 45
Object: in of type 608 @ 45
Object: cycle of type 36 @ 39
%Error: 	! Unhandled net type: 0
Object: valid of type 36 @ 40
Object: clk of type 36 @ 41
Object: out of type 36 @ 42
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>