Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Thu Jan  7 11:41:51 2021
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (468)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: ss/beta_clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (468)
--------------------------------------------------
 There are 468 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.577        0.000                      0                  534        0.169        0.000                      0                  534        4.500        0.000                       0                   311  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.577        0.000                      0                  534        0.169        0.000                      0                  534        4.500        0.000                       0                   311  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.384ns  (logic 1.723ns (26.989%)  route 4.661ns (73.011%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.559     5.080    fdc/CLK
    SLICE_X52Y30         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  fdc/p2_pokemon_cur_hp_reg[0]/Q
                         net (fo=11, routed)          1.193     6.792    fdc/lights_OBUF[5]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.154     6.946 f  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.538     7.484    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.327     7.811 f  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           0.996     8.807    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I0_O)        0.150     8.957 f  fdc/cur_option_state[2]_i_10/O
                         net (fo=1, routed)           0.436     9.393    fdc/state_last/cur_option_state[2]_i_3_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I1_O)        0.326     9.719 r  fdc/state_last/cur_option_state[2]_i_6/O
                         net (fo=1, routed)           0.853    10.572    fdc/state_last/cur_option_state[2]_i_6_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.696 f  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.644    11.340    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I1_O)        0.124    11.464 r  fdc/state_last/cur_option_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.464    fdc/state_last_n_3
    SLICE_X49Y33         FDRE                                         r  fdc/cur_option_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.444    14.785    fdc/CLK
    SLICE_X49Y33         FDRE                                         r  fdc/cur_option_state_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X49Y33         FDRE (Setup_fdre_C_D)        0.031    15.041    fdc/cur_option_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 1.723ns (27.648%)  route 4.509ns (72.352%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.559     5.080    fdc/CLK
    SLICE_X52Y30         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  fdc/p2_pokemon_cur_hp_reg[0]/Q
                         net (fo=11, routed)          1.193     6.792    fdc/lights_OBUF[5]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.154     6.946 f  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.538     7.484    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.327     7.811 f  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           0.996     8.807    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I0_O)        0.150     8.957 f  fdc/cur_option_state[2]_i_10/O
                         net (fo=1, routed)           0.436     9.393    fdc/state_last/cur_option_state[2]_i_3_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I1_O)        0.326     9.719 r  fdc/state_last/cur_option_state[2]_i_6/O
                         net (fo=1, routed)           0.853    10.572    fdc/state_last/cur_option_state[2]_i_6_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.696 f  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.492    11.188    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I1_O)        0.124    11.312 r  fdc/state_last/cur_option_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.312    fdc/state_last_n_2
    SLICE_X50Y33         FDRE                                         r  fdc/cur_option_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.445    14.786    fdc/CLK
    SLICE_X50Y33         FDRE                                         r  fdc/cur_option_state_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X50Y33         FDRE (Setup_fdre_C_D)        0.081    15.106    fdc/cur_option_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.723ns (29.095%)  route 4.199ns (70.905%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.559     5.080    fdc/CLK
    SLICE_X52Y30         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  fdc/p2_pokemon_cur_hp_reg[0]/Q
                         net (fo=11, routed)          1.193     6.792    fdc/lights_OBUF[5]
    SLICE_X53Y31         LUT4 (Prop_lut4_I1_O)        0.154     6.946 f  fdc/p2_pokemon_cur_hp[4]_i_4/O
                         net (fo=4, routed)           0.538     7.484    fdc/p2_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.327     7.811 f  fdc/FSM_sequential_cur_fight_state[2]_i_8/O
                         net (fo=6, routed)           0.996     8.807    fdc/FSM_sequential_cur_fight_state[2]_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I0_O)        0.150     8.957 f  fdc/cur_option_state[2]_i_10/O
                         net (fo=1, routed)           0.436     9.393    fdc/state_last/cur_option_state[2]_i_3_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I1_O)        0.326     9.719 r  fdc/state_last/cur_option_state[2]_i_6/O
                         net (fo=1, routed)           0.853    10.572    fdc/state_last/cur_option_state[2]_i_6_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.696 r  fdc/state_last/cur_option_state[2]_i_3/O
                         net (fo=3, routed)           0.182    10.878    fdc/state_last/cur_option_state[2]_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    11.002 r  fdc/state_last/cur_option_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.002    fdc/state_last_n_4
    SLICE_X48Y33         FDSE                                         r  fdc/cur_option_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.444    14.785    fdc/CLK
    SLICE_X48Y33         FDSE                                         r  fdc/cur_option_state_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X48Y33         FDSE (Setup_fdse_C_D)        0.031    15.041    fdc/cur_option_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.886ns (33.921%)  route 3.674ns (66.079%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.558     5.079    fdc/hpReduceTime/CLK
    SLICE_X50Y29         FDRE                                         r  fdc/hpReduceTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  fdc/hpReduceTime/count_reg[39]/Q
                         net (fo=3, routed)           1.073     6.630    fdc/hpReduceTime/count[39]
    SLICE_X50Y23         LUT6 (Prop_lut6_I2_O)        0.296     6.926 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.617     7.543    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X50Y24         LUT5 (Prop_lut5_I4_O)        0.149     7.692 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.495     8.187    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.355     8.542 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.294     8.836    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.745     9.706    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.153     9.859 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.449    10.308    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I5_O)        0.331    10.639 r  fdc/hpReduceTime/p2_pokemon_cur_hp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.639    fdc/hpReduceTime_n_4
    SLICE_X53Y31         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.442    14.783    fdc/CLK
    SLICE_X53Y31         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)        0.031    15.053    fdc/p2_pokemon_cur_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.886ns (33.946%)  route 3.670ns (66.054%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.558     5.079    fdc/hpReduceTime/CLK
    SLICE_X50Y29         FDRE                                         r  fdc/hpReduceTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  fdc/hpReduceTime/count_reg[39]/Q
                         net (fo=3, routed)           1.073     6.630    fdc/hpReduceTime/count[39]
    SLICE_X50Y23         LUT6 (Prop_lut6_I2_O)        0.296     6.926 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.617     7.543    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X50Y24         LUT5 (Prop_lut5_I4_O)        0.149     7.692 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.495     8.187    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.355     8.542 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.294     8.836    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.745     9.706    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.153     9.859 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.445    10.304    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X53Y31         LUT6 (Prop_lut6_I1_O)        0.331    10.635 r  fdc/hpReduceTime/p2_pokemon_cur_hp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.635    fdc/hpReduceTime_n_5
    SLICE_X53Y31         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.442    14.783    fdc/CLK
    SLICE_X53Y31         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)        0.029    15.051    fdc/p2_pokemon_cur_hp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 1.886ns (34.619%)  route 3.562ns (65.381%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.558     5.079    fdc/hpReduceTime/CLK
    SLICE_X50Y29         FDRE                                         r  fdc/hpReduceTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  fdc/hpReduceTime/count_reg[39]/Q
                         net (fo=3, routed)           1.073     6.630    fdc/hpReduceTime/count[39]
    SLICE_X50Y23         LUT6 (Prop_lut6_I2_O)        0.296     6.926 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.617     7.543    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X50Y24         LUT5 (Prop_lut5_I4_O)        0.149     7.692 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.495     8.187    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.355     8.542 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.294     8.836    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.745     9.706    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.153     9.859 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.337    10.196    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I2_O)        0.331    10.527 r  fdc/hpReduceTime/p2_pokemon_cur_hp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.527    fdc/hpReduceTime_n_6
    SLICE_X53Y30         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.441    14.782    fdc/CLK
    SLICE_X53Y30         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[1]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.029    15.050    fdc/p2_pokemon_cur_hp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.886ns (34.638%)  route 3.559ns (65.362%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.558     5.079    fdc/hpReduceTime/CLK
    SLICE_X50Y29         FDRE                                         r  fdc/hpReduceTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  fdc/hpReduceTime/count_reg[39]/Q
                         net (fo=3, routed)           1.073     6.630    fdc/hpReduceTime/count[39]
    SLICE_X50Y23         LUT6 (Prop_lut6_I2_O)        0.296     6.926 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.617     7.543    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X50Y24         LUT5 (Prop_lut5_I4_O)        0.149     7.692 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.495     8.187    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.355     8.542 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.294     8.836    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.745     9.706    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.153     9.859 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.334    10.193    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X53Y30         LUT6 (Prop_lut6_I1_O)        0.331    10.524 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.524    fdc/hpReduceTime_n_3
    SLICE_X53Y30         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.441    14.782    fdc/CLK
    SLICE_X53Y30         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[4]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X53Y30         FDRE (Setup_fdre_C_D)        0.031    15.052    fdc/p2_pokemon_cur_hp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.886ns (34.728%)  route 3.545ns (65.272%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.558     5.079    fdc/hpReduceTime/CLK
    SLICE_X50Y29         FDRE                                         r  fdc/hpReduceTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  fdc/hpReduceTime/count_reg[39]/Q
                         net (fo=3, routed)           1.073     6.630    fdc/hpReduceTime/count[39]
    SLICE_X50Y23         LUT6 (Prop_lut6_I2_O)        0.296     6.926 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.617     7.543    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X50Y24         LUT5 (Prop_lut5_I4_O)        0.149     7.692 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.495     8.187    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.355     8.542 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.294     8.836    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.745     9.706    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X52Y30         LUT3 (Prop_lut3_I0_O)        0.153     9.859 r  fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3/O
                         net (fo=5, routed)           0.320    10.179    fdc/hpReduceTime/p2_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X52Y30         LUT4 (Prop_lut4_I2_O)        0.331    10.510 r  fdc/hpReduceTime/p2_pokemon_cur_hp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.510    fdc/hpReduceTime_n_7
    SLICE_X52Y30         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.441    14.782    fdc/CLK
    SLICE_X52Y30         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)        0.081    15.102    fdc/p2_pokemon_cur_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 cdc/p2_pokemon_speed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/FSM_sequential_cur_fight_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.840ns (34.282%)  route 3.527ns (65.718%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.560     5.081    cdc/CLK
    SLICE_X55Y31         FDRE                                         r  cdc/p2_pokemon_speed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.419     5.500 r  cdc/p2_pokemon_speed_reg[5]/Q
                         net (fo=2, routed)           0.994     6.494    cdc/p2_pokemon_speed[5]
    SLICE_X55Y32         LUT4 (Prop_lut4_I0_O)        0.299     6.793 r  cdc/FSM_sequential_cur_fight_state[2]_i_17/O
                         net (fo=1, routed)           0.000     6.793    cdc/FSM_sequential_cur_fight_state[2]_i_17_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.191 r  cdc/FSM_sequential_cur_fight_state_reg[2]_i_5/CO[3]
                         net (fo=11, routed)          1.325     8.517    fdc/FSM_sequential_cur_fight_state_reg[1]_1[0]
    SLICE_X50Y33         LUT4 (Prop_lut4_I0_O)        0.148     8.665 r  fdc/FSM_sequential_cur_fight_state[2]_i_10/O
                         net (fo=1, routed)           0.594     9.259    fdc/FSM_sequential_cur_fight_state[2]_i_10_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.328     9.587 f  fdc/FSM_sequential_cur_fight_state[2]_i_4/O
                         net (fo=1, routed)           0.162     9.749    fdc/FSM_sequential_cur_fight_state[2]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.873 r  fdc/FSM_sequential_cur_fight_state[2]_i_2/O
                         net (fo=1, routed)           0.452    10.324    fdc/FSM_sequential_cur_fight_state[2]_i_2_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I0_O)        0.124    10.448 r  fdc/FSM_sequential_cur_fight_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.448    fdc/FSM_sequential_cur_fight_state[2]_i_1_n_0
    SLICE_X50Y31         FDRE                                         r  fdc/FSM_sequential_cur_fight_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.442    14.783    fdc/CLK
    SLICE_X50Y31         FDRE                                         r  fdc/FSM_sequential_cur_fight_state_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)        0.077    15.085    fdc/FSM_sequential_cur_fight_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.846ns (34.675%)  route 3.478ns (65.325%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.558     5.079    fdc/hpReduceTime/CLK
    SLICE_X50Y29         FDRE                                         r  fdc/hpReduceTime/count_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  fdc/hpReduceTime/count_reg[39]/Q
                         net (fo=3, routed)           1.073     6.630    fdc/hpReduceTime/count[39]
    SLICE_X50Y23         LUT6 (Prop_lut6_I2_O)        0.296     6.926 r  fdc/hpReduceTime/count[39]_i_6__0/O
                         net (fo=2, routed)           0.617     7.543    fdc/hpReduceTime/count[39]_i_6__0_n_0
    SLICE_X50Y24         LUT5 (Prop_lut5_I4_O)        0.149     7.692 r  fdc/hpReduceTime/count[39]_i_18/O
                         net (fo=2, routed)           0.495     8.187    fdc/hpReduceTime/count[39]_i_18_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I0_O)        0.355     8.542 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6/O
                         net (fo=1, routed)           0.294     8.836    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_6_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4/O
                         net (fo=2, routed)           0.554     9.515    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_4_n_0
    SLICE_X53Y29         LUT3 (Prop_lut3_I0_O)        0.118     9.633 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3/O
                         net (fo=4, routed)           0.445    10.077    fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_3_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I2_O)        0.326    10.403 r  fdc/hpReduceTime/p1_pokemon_cur_hp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.403    fdc/hpReduceTime_n_11
    SLICE_X52Y29         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         1.441    14.782    fdc/CLK
    SLICE_X52Y29         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[4]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X52Y29         FDRE (Setup_fdre_C_D)        0.077    15.098    fdc/p1_pokemon_cur_hp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.186%)  route 0.129ns (47.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X44Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.129     1.715    key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X43Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X43Y38         FDCE (Hold_fdce_C_D)         0.066     1.546    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 key_de/inst/inst/is_break_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.561     1.444    key_de/inst/inst/clk
    SLICE_X45Y37         FDPE                                         r  key_de/inst/inst/is_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  key_de/inst/inst/is_break_reg/Q
                         net (fo=1, routed)           0.096     1.681    key_de/is_break
    SLICE_X47Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.726 r  key_de/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.726    key_de/been_break_i_1_n_0
    SLICE_X47Y37         FDCE                                         r  key_de/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.957    key_de/CLK
    SLICE_X47Y37         FDCE                                         r  key_de/been_break_reg/C
                         clock pessimism             -0.498     1.459    
    SLICE_X47Y37         FDCE (Hold_fdce_C_D)         0.092     1.551    key_de/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X40Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.095     1.681    key_de/inst/inst/Ps2Interface_i/data_count[3]
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.726 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.726    key_de/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X41Y42         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X41Y42         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y42         FDPE (Hold_fdpe_C_D)         0.092     1.550    key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.565     1.448    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y42         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.103     1.692    key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X48Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.737 r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.737    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X48Y42         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.835     1.962    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y42         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.501     1.461    
    SLICE_X48Y42         FDPE (Hold_fdpe_C_D)         0.092     1.553    key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.736%)  route 0.137ns (49.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X45Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=4, routed)           0.137     1.723    key_de/inst/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X42Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.831     1.958    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X42Y38         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X42Y38         FDCE (Hold_fdce_C_D)         0.059     1.539    key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 key_de/op/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.560     1.443    key_de/op/CLK
    SLICE_X47Y36         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  key_de/op/signal_single_pulse_reg/Q
                         net (fo=6, routed)           0.128     1.713    key_de/pulse_been_ready
    SLICE_X47Y34         FDCE                                         r  key_de/key_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.828     1.955    key_de/CLK
    SLICE_X47Y34         FDCE                                         r  key_de/key_valid_reg/C
                         clock pessimism             -0.498     1.457    
    SLICE_X47Y34         FDCE (Hold_fdce_C_D)         0.070     1.527    key_de/key_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 fdc/p1_pokemon_cur_hp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.556     1.439    fdc/CLK
    SLICE_X53Y28         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  fdc/p1_pokemon_cur_hp_reg[0]/Q
                         net (fo=8, routed)           0.133     1.713    fdc/hpReduceTime/p1_pokemon_cur_hp_reg[7]_1[0]
    SLICE_X52Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  fdc/hpReduceTime/p1_pokemon_cur_hp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    fdc/hpReduceTime_n_13
    SLICE_X52Y28         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.825     1.952    fdc/CLK
    SLICE_X52Y28         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[2]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.120     1.572    fdc/p1_pokemon_cur_hp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key_de/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.560     1.443    key_de/op/CLK
    SLICE_X47Y36         FDRE                                         r  key_de/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.128     1.571 f  key_de/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.626    key_de/op/signal_delay
    SLICE_X47Y36         LUT2 (Prop_lut2_I1_O)        0.099     1.725 r  key_de/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.725    key_de/op/signal_single_pulse_i_1_n_0
    SLICE_X47Y36         FDRE                                         r  key_de/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.829     1.956    key_de/op/CLK
    SLICE_X47Y36         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X47Y36         FDRE (Hold_fdre_C_D)         0.091     1.534    key_de/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 key_de/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.455%)  route 0.146ns (43.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.561     1.444    key_de/CLK
    SLICE_X47Y37         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.146     1.731    key_de/state__0[1]
    SLICE_X46Y37         LUT2 (Prop_lut2_I0_O)        0.048     1.779 r  key_de/key[7]_i_1/O
                         net (fo=1, routed)           0.000     1.779    key_de/key0_in[7]
    SLICE_X46Y37         FDCE                                         r  key_de/key_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.957    key_de/CLK
    SLICE_X46Y37         FDCE                                         r  key_de/key_reg[7]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X46Y37         FDCE (Hold_fdce_C_D)         0.131     1.588    key_de/key_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 key_de/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.789%)  route 0.150ns (44.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.561     1.444    key_de/CLK
    SLICE_X47Y37         FDCE                                         r  key_de/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.150     1.735    key_de/state__0[1]
    SLICE_X46Y37         LUT2 (Prop_lut2_I0_O)        0.048     1.783 r  key_de/key[9]_i_2/O
                         net (fo=1, routed)           0.000     1.783    key_de/key0_in[9]
    SLICE_X46Y37         FDCE                                         r  key_de/key_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=310, routed)         0.830     1.957    key_de/CLK
    SLICE_X46Y37         FDCE                                         r  key_de/key_reg[9]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X46Y37         FDCE (Hold_fdce_C_D)         0.131     1.588    key_de/key_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y33   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   cdc/FSM_sequential_p1_pokemon_id_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y32   cdc/FSM_sequential_p1_pokemon_id_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y31   cdc/p1_pokemon_hp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y31   cdc/p1_pokemon_hp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y31   cdc/p1_pokemon_hp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y31   cdc/p1_pokemon_hp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y32   cdc/p1_pokemon_hp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y31   cdc/p1_pokemon_hp_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y40   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y41   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y32   cdc/FSM_sequential_p1_pokemon_id_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y32   cdc/FSM_sequential_p1_pokemon_id_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   cdc/p1_pokemon_hp_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   cdc/p1_pokemon_speed_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y32   cdc/p1_pokemon_speed_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   cdc/p1_pokemon_speed_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   cdc/p1_pokemon_speed_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   cdc/p2_pokemon_hp_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   cdc/p2_pokemon_speed_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y32   cdc/p2_pokemon_speed_reg[2]/C



