*/**/.DS_Store
.DS_Store
# .gitignore
/test/generated_tb
__pycache__
.venv
vunit_out
sim_build
wave.vcd
results.xml
project_reti_logiche
e~project_reti_logiche.o
# design*
e~project*
work-*
/build
/thesis/*
!/thesis/Configuration_files
!/thesis/Images
!/thesis/resources
!/thesis/thesis.tex
!/thesis/thesis.pdf
!/thesis/*thesis_plain.pdf
!/thesis/*thesis_plain.tex