|test_ALU
A[0] => ALU:Port_ALU.A[0]
A[1] => ALU:Port_ALU.A[1]
A[2] => ALU:Port_ALU.A[2]
A[3] => ALU:Port_ALU.A[3]
A[4] => ALU:Port_ALU.A[4]
A[5] => ALU:Port_ALU.A[5]
A[6] => ALU:Port_ALU.A[6]
A[7] => ALU:Port_ALU.A[7]
B[0] => ALU:Port_ALU.B[0]
B[1] => ALU:Port_ALU.B[1]
B[2] => ALU:Port_ALU.B[2]
B[3] => ALU:Port_ALU.B[3]
B[4] => ALU:Port_ALU.B[4]
B[5] => ALU:Port_ALU.B[5]
B[6] => ALU:Port_ALU.B[6]
B[7] => ALU:Port_ALU.B[7]
ALU_Sel[0] => ALU:Port_ALU.ALU_Sel[0]
ALU_Sel[1] => ALU:Port_ALU.ALU_Sel[1]
vec_NZVC[0] <= ALU:Port_ALU.NZVC[0]
vec_NZVC[1] <= ALU:Port_ALU.NZVC[1]
vec_NZVC[2] <= ALU:Port_ALU.NZVC[2]
vec_NZVC[3] <= ALU:Port_ALU.NZVC[3]
uni[0] <= BCD7Seg:BCD_2.F[0]
uni[1] <= BCD7Seg:BCD_2.F[1]
uni[2] <= BCD7Seg:BCD_2.F[2]
uni[3] <= BCD7Seg:BCD_2.F[3]
uni[4] <= BCD7Seg:BCD_2.F[4]
uni[5] <= BCD7Seg:BCD_2.F[5]
uni[6] <= BCD7Seg:BCD_2.F[6]
dec[0] <= BCD7Seg:BCD_1.F[0]
dec[1] <= BCD7Seg:BCD_1.F[1]
dec[2] <= BCD7Seg:BCD_1.F[2]
dec[3] <= BCD7Seg:BCD_1.F[3]
dec[4] <= BCD7Seg:BCD_1.F[4]
dec[5] <= BCD7Seg:BCD_1.F[5]
dec[6] <= BCD7Seg:BCD_1.F[6]


|test_ALU|ALU:Port_ALU
A[0] => Add0.IN8
A[0] => Add1.IN16
A[0] => LessThan0.IN8
A[1] => Add0.IN7
A[1] => Add1.IN15
A[1] => LessThan0.IN7
A[2] => Add0.IN6
A[2] => Add1.IN14
A[2] => LessThan0.IN6
A[3] => Add0.IN5
A[3] => Add1.IN13
A[3] => LessThan0.IN5
A[4] => Add0.IN4
A[4] => Add1.IN12
A[4] => LessThan0.IN4
A[5] => Add0.IN3
A[5] => Add1.IN11
A[5] => LessThan0.IN3
A[6] => Add0.IN2
A[6] => Add1.IN10
A[6] => LessThan0.IN2
A[7] => Add0.IN1
A[7] => ALU_PROCESS.IN0
A[7] => Add1.IN9
A[7] => ALU_PROCESS.IN0
A[7] => LessThan0.IN1
A[7] => ALU_PROCESS.IN0
A[7] => ALU_PROCESS.IN0
B[0] => Add0.IN16
B[0] => LessThan0.IN16
B[0] => Add1.IN8
B[1] => Add0.IN15
B[1] => LessThan0.IN15
B[1] => Add1.IN7
B[2] => Add0.IN14
B[2] => LessThan0.IN14
B[2] => Add1.IN6
B[3] => Add0.IN13
B[3] => LessThan0.IN13
B[3] => Add1.IN5
B[4] => Add0.IN12
B[4] => LessThan0.IN12
B[4] => Add1.IN4
B[5] => Add0.IN11
B[5] => LessThan0.IN11
B[5] => Add1.IN3
B[6] => Add0.IN10
B[6] => LessThan0.IN10
B[6] => Add1.IN2
B[7] => Add0.IN9
B[7] => ALU_PROCESS.IN1
B[7] => ALU_PROCESS.IN1
B[7] => LessThan0.IN9
B[7] => Add1.IN1
B[7] => ALU_PROCESS.IN1
B[7] => ALU_PROCESS.IN1
ALU_Sel[0] => Equal0.IN1
ALU_Sel[0] => Equal2.IN1
ALU_Sel[1] => Equal0.IN0
ALU_Sel[1] => Equal2.IN0
Result[0] <= Result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
NZVC[0] <= NZVC[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
NZVC[1] <= NZVC[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
NZVC[2] <= NZVC[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
NZVC[3] <= NZVC[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|test_ALU|BCD7Seg:BCD_1
IA => Mux0.IN16
IA => Mux1.IN16
IA => Mux2.IN16
IA => Mux3.IN16
IA => Mux4.IN16
IA => Mux5.IN16
IA => Mux6.IN16
IB => Mux0.IN17
IB => Mux1.IN17
IB => Mux2.IN17
IB => Mux3.IN17
IB => Mux4.IN17
IB => Mux5.IN17
IB => Mux6.IN17
IC => Mux0.IN18
IC => Mux1.IN18
IC => Mux2.IN18
IC => Mux3.IN18
IC => Mux4.IN18
IC => Mux5.IN18
IC => Mux6.IN18
ID => Mux0.IN19
ID => Mux1.IN19
ID => Mux2.IN19
ID => Mux3.IN19
ID => Mux4.IN19
ID => Mux5.IN19
ID => Mux6.IN19
F[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test_ALU|BCD7Seg:BCD_2
IA => Mux0.IN16
IA => Mux1.IN16
IA => Mux2.IN16
IA => Mux3.IN16
IA => Mux4.IN16
IA => Mux5.IN16
IA => Mux6.IN16
IB => Mux0.IN17
IB => Mux1.IN17
IB => Mux2.IN17
IB => Mux3.IN17
IB => Mux4.IN17
IB => Mux5.IN17
IB => Mux6.IN17
IC => Mux0.IN18
IC => Mux1.IN18
IC => Mux2.IN18
IC => Mux3.IN18
IC => Mux4.IN18
IC => Mux5.IN18
IC => Mux6.IN18
ID => Mux0.IN19
ID => Mux1.IN19
ID => Mux2.IN19
ID => Mux3.IN19
ID => Mux4.IN19
ID => Mux5.IN19
ID => Mux6.IN19
F[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


