# SAP_1

The goal is to design and implement a Simple As Possible (SAP-1) computer using ModelSim and Verilog. The SAP-1 design is a great way to understand how a computer works at the fundamental level. To implement SAP-1, there are multiple methods. One method is to model it is using a hardware descriptive language like Verilog.
