
*** Running vivado
    with args -log fpga_datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_datapath.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Apr 11 19:13:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_datapath.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/utils_1/imports/synth_1/fpga_datapath.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/utils_1/imports/synth_1/fpga_datapath.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_datapath -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 957.020 ; gain = 467.172
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'rd1_val', assumed default net type 'wire' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/complete-datapath.v:54]
INFO: [Synth 8-11241] undeclared symbol 'wb_val', assumed default net type 'wire' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/complete-datapath.v:55]
INFO: [Synth 8-11241] undeclared symbol 'xwrite_mem', assumed default net type 'wire' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/complete-datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'fpga_datapath' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/fpga_datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'complete_datapath' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/complete-datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/program_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/program_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_mem' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/instruction_mem.v:3]
INFO: [Synth 8-3876] $readmem data file 'instruction_memory.txt' is read successfully [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/instruction_mem.v:14]
INFO: [Synth 8-6155] done synthesizing module 'instruction_mem' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/instruction_mem.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/control_unit.v:51]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-3876] $readmem data file 'register_memory.txt' is read successfully [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/register_file.v:40]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/sign_extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_to_1_16bit' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/mux_2_to_1_16bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_to_1_16bit' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/mux_2_to_1_16bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/alu.v:38]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'jump_adder' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/jump_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jump_adder' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/jump_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/pc_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch_selector' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/branch_selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_selector' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/branch_selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/data_memory.v:23]
WARNING: [Synth 8-6090] variable 'dm_data' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/data_memory.v:77]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'complete_datapath' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/complete-datapath.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fpga_datapath' (0#1) [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/fpga_datapath.v:3]
WARNING: [Synth 8-4767] Trying to implement RAM 'DM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "DM_reg" dissolved into registers
WARNING: [Synth 8-3848] Net xwrite_mem in module/entity complete_datapath does not have driver. [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sim_1/new/complete-datapath.v:75]
WARNING: [Synth 8-3848] Net an in module/entity fpga_datapath does not have driver. [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/fpga_datapath.v:6]
WARNING: [Synth 8-3848] Net seg in module/entity fpga_datapath does not have driver. [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/sources_1/new/fpga_datapath.v:7]
WARNING: [Synth 8-7129] Port clock in module instruction_mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[3] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[6] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[5] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[4] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[3] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[2] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[1] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[0] in module fpga_datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.129 ; gain = 605.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.129 ; gain = 605.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.129 ; gain = 605.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1095.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/constrs_1/new/processor_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'clock_IBUF'. [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/constrs_1/new/processor_constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/constrs_1/new/processor_constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/constrs_1/new/processor_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.srcs/constrs_1/new/processor_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_datapath_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_datapath_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1191.289 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1191.289 ; gain = 701.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1191.289 ; gain = 701.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1191.289 ; gain = 701.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1191.289 ; gain = 701.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 256   
	                1 Bit    Registers := 2     
+---Muxes : 
	 129 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 389   
	   8 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 124   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port dm_address[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_address[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_address[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_address[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_address[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_address[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_address[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dm_address[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[3] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[6] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[5] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[4] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[3] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[2] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[1] in module fpga_datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[0] in module fpga_datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1191.289 ; gain = 701.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------+------------------------------+-----------+----------------------+----------------+
|Module Name   | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+--------------+------------------------------+-----------+----------------------+----------------+
|fpga_datapath | datapath_inst/rf_inst/RM_reg | Implied   | 16 x 16              | RAM16X1D x 16  | 
+--------------+------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1264.559 ; gain = 774.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1264.707 ; gain = 774.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------+------------------------------+-----------+----------------------+----------------+
|Module Name   | RTL Object                   | Inference | Size (Depth x Width) | Primitives     | 
+--------------+------------------------------+-----------+----------------------+----------------+
|fpga_datapath | datapath_inst/rf_inst/RM_reg | Implied   | 16 x 16              | RAM16X1D x 16  | 
+--------------+------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1276.383 ; gain = 786.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1490.289 ; gain = 1000.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1490.289 ; gain = 1000.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1490.289 ; gain = 1000.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1490.289 ; gain = 1000.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1490.289 ; gain = 1000.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1490.289 ; gain = 1000.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    12|
|3     |LUT1     |     3|
|4     |LUT2     |    35|
|5     |LUT3     |     6|
|6     |LUT4     |    23|
|7     |LUT5     |    23|
|8     |LUT6     |    47|
|9     |RAM16X1D |    16|
|10    |FDRE     |     9|
|11    |IBUF     |     1|
|12    |OBUF     |    16|
|13    |OBUFT    |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1490.289 ; gain = 1000.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1490.289 ; gain = 904.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1490.289 ; gain = 1000.441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1490.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1490.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 16 instances

Synth Design complete | Checksum: b970c5c3
INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 38 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 1490.289 ; gain = 1192.332
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1490.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/cse590_project1_vivado/cse590_project1_vivado.runs/synth_1/fpga_datapath.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_datapath_utilization_synth.rpt -pb fpga_datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 11 19:13:58 2025...
