
icc2_shell> open_lib lib
Information: Loading library file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis_ICC2_Version2/lib' (FILE-007)
Information: Loading library file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis_ICC2_Version2/CLIBs/saed14rvt_tt0p8v125c.ndm' (FILE-007)
Information: Loading library file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis_ICC2_Version2/CLIBs/saed14hvt_tt0p8v125c.ndm' (FILE-007)
Information: Loading library file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis_ICC2_Version2/CLIBs/saed14lvt_tt0p8v125c.ndm' (FILE-007)
Information: Loading library file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis_ICC2_Version2/CLIBs/saed14rvt_tt0p8v125c_physical_only.ndm' (FILE-007)
Information: Loading library file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis_ICC2_Version2/CLIBs/saed14hvt_tt0p8v125c_physical_only.ndm' (FILE-007)
Information: Loading library file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis_ICC2_Version2/CLIBs/saed14lvt_tt0p8v125c_physical_only.ndm' (FILE-007)
Information: Loading library file '/home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis_ICC2_Version2/CLIBs/EXPLORE_physical_only.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_tt0p8v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "lib'. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14hvt_tt0p8v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "lib'. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_tt0p8v125c', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "lib'. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt_tt0p8v125c_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "lib'. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14hvt_tt0p8v125c_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "lib'. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14lvt_tt0p8v125c_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "lib'. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'EXPLORE_physical_only', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "lib'. (NDM-102)
Information: Auto created reference libraries are up-to-date, no need to rebuild. (LIB-084)
{lib}
icc2_shell> list_blocks
Lib lib /home/userdata/21mvd0086/Simple_Processor_Working/Physical_Synthesis_ICC2_Version2/lib tech current
  ->  0 simple_processor_Top.design May-22-15:53
  ->  0 import_done.design May-22-15:53
  ->  0 Simple_Processor_Floorplan_done.design May-22-16:12
  ->  0 Simple_Processor_Powerplan_done.design May-22-16:19
  ->  0 Placement_done_22nd_may.design May-22-17:31
  ->  0 CTS_Done_22nd_May.design May-22-17:32
  ->  0 Simple_Processor_27th_May_Done.design May-27-18:40
  ->  0 Simple_Processor_Placement_27th_May_done.design May-27-18:42
  ->  0 29th_MAY_FLOORPLAN.design May-29-20:04
  ->  0 29th_MAY_POWERPLAN_DONE.design May-29-20:59
  ->  0 29th_MAY_PLACEMENT_DONE.design May-29-21:12
11
icc2_shell> open_block 29th_MAY_PLACEMENT_DONE
Information: User units loaded from library 'saed14rvt_tt0p8v125c' (LNK-040)
Opening block 'lib:29th_MAY_PLACEMENT_DONE.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Begin building search trees for block lib:29th_MAY_PLACEMENT_DONE.design
Done building search trees for block lib:29th_MAY_PLACEMENT_DONE.design (time 0s)
{lib:29th_MAY_PLACEMENT_DONE.design}
icc2_shell> link_block
Using libraries: lib saed14rvt_tt0p8v125c saed14hvt_tt0p8v125c saed14lvt_tt0p8v125c saed14rvt_tt0p8v125c_physical_only saed14hvt_tt0p8v125c_physical_only saed14lvt_tt0p8v125c_physical_only EXPLORE_physical_only
Visiting block lib:29th_MAY_PLACEMENT_DONE.design
  skip name data 44... end_option 
Design 'simple_processor_Top' was successfully linked.
1
icc2_shell> start_gui
Load ICV ICCII menu file: /home/synopsys/installs/icvalidator/P-2019.06-3/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE INFO: Found a usable port: 2446

icc2_shell> source cts.tcl
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : simple_processor_Top
 Version: P-2019.03-SP4
 Date   : Sun May 29 21:18:04 2022
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  NEX-048      Error  1          Port shape or size is abnormal for port '%portName'.
  TCK-001      Warn   51         The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-002      Warn   41         The register clock pin '%pin' has no fanin clocks. Mode:'%mode'.
  ----------------------------------------------------------------------------------------------------
  Total 94 EMS messages : 1 errors, 92 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101             1          %s will work on the following scenarios.
  CTS-107             1          %s will work on all clocks in active scenarios, including %d mas...
  LGL-050             8          Library cell %s is missing supply pins. Its power structure cann...
  NEX-001             2          Technology layer '%s' setting '%s' is not valid
  NEX-007             6          Parasitic Tech Library layer '%s' parameter '%s' = %2.3f does no...
  PDC-003             2          Routing direction of metal layer %s is neither "horizontal" nor ...
  PLACE-007           1053       Library cell %s/%s has Vth implant on layer %d which does not co...
  PVT-032             2          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 1075 non-EMS messages : 1053 errors, 18 warnings, 4 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2022May29211804.log'.
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ADDF_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ADDF_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ADDF_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ADDF_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ADDH_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ADDH_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ADDH_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ADDH_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_MM_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_MM_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN3_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN4_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN4_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN4_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO211_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO21B_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO21B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO21B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO21B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO21_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO21_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO22_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO221_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO222_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO2BB2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO2BB2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO2BB2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO2BB2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO2BB2_V1_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO2BB2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO2BB2_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO2BB2_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO2BB2_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO31_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO32_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AO33_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI211_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_V1_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI21_V1_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI22_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI221_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI22_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI222_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI22_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI22_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI22_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI31_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI31_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI311_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI311_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI311_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI311_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI311_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI31_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI32_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI32_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI33_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI33_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOI33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_CDC_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_CDC_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_ECO_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_ECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_ECO_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_ECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_U_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_UCDC_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_UCDC_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_ECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_ECO_15.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_ECO_18.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_ECO_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_V4_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_V4_32.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_V4_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_V4_64.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_V4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DELPROGS4_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DELPROGS4_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DELPROGS4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DELPROGS4_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DELPROGS4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DELPROGS4_Y2_24.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DELPROGS9_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN2_V1_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN3_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN4_M_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EN4_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO2_V1_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_EO4_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_ECO_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_ECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_ECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_S_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX2_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX3_V1M_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX3_V1M_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX3_V1M_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX3_V1M_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX4_V1M_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX4_V1M_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX4_V1M_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUX4_V1U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI2_B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI2_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_MUXI4_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2B_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_CDC_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_CDC_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_CDC_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_CDC_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_MM_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3B_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND3_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND4_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND4_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND4_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ND4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2B_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_MM_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3B_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR3_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR4_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA211_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA21_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA221_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA222_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA22_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA2BB2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA2BB2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA2BB2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA2BB2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA2BB2_V1_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA2BB2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA2BB2_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA2BB2_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA2BB2_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA31_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA31_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA32_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA32_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OA33_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI21_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI21_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI211_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI21_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI21_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI21_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI21_V1_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI21_V1_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI22_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI221_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI22_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI222_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI22_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI31_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI31_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI311_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI311_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI311_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI311_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI311_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI32_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI32_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI33_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI33_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OAI33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_ISO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_ISO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDNQ_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDNQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDNQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDNQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDNRBSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDNRBSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDNRBSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDNRBSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDN_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDN_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDN_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDN_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPCBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPCBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPCBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPCBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPCBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPCBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPCBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPCBQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPCBQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPMQ_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPMQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPMQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPMQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQB_V3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQ_V2_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQ_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQ_V2ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRBSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPRB_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPSBQ_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPSBQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPSBQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPSBQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPSQB_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPS_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPSYNSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPSYNSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPSYNSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPSYNSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDP_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDP_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDP_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDP_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDP_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDP_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDP_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTNLT_V5_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTNLT_V5_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTNLT_V5_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTNLT_V5_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTNLT_V5_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTNLT_V5_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTNLT_V5_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTNLT_V5_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_24.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPLT_V5_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPL_V5_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPL_V5_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPL_V5_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKGTPL_V5_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKINVGTPLT_V7_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKINVGTPLT_V7_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKINVGTPLT_V7_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKINVGTPLT_V7_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKINVGTPLT_V7_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKINVGTPLT_V7_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CKINVGTPLT_V7_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CLKSPLT_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CLKSPLT_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDCKNR2PQ_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDND2NQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDND2NQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDND2NQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQOR2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQOR2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQOR2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNQ_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNR2PQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNR2PQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNR2PQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDNRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDOR2PQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDOR2PQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDOR2PQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPQ_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPRSQB_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LDPSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDNQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDNQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDNQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPMQ_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPMQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPMQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPMQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPMQ_LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPMQ_LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPMQ_LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQB_V3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBSBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBSBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBSBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPRBSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNSBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNSBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNSBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDP_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDP_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDP_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDP_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDP_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDP_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS0CL1_P_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS0CL1_P_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS0CL1_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS0CL1_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS0CL1_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS0CL1_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS1CL0_P_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS1CL0_P_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS1CL0_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS1CL0_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS1CL0_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS1CL0_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_PMM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_PMM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_PSECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_PSECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_PSECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2B_PSECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_PECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_PS_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_PS_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_PS_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_PS_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_PECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_PS_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_PS_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_PS_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_PS_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2B_PMM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2B_PMM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2B_PSECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2B_PSECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2B_PSECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_OR2B_PSECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TIE0_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TIE0_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TIE1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TIE1_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TIEDIN_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TIEDIN_V1ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TIEDIN_PV1ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_15.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_18.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FDPCBQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_DELPROGS9_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_ISO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_ISO4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_ISO4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AN2_ISO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOBUF_IW_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOBUF_IW_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOBUF_IW_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOBUF_IW_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOINV_IW_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOINV_IW_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOINV_IW_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOINV_IW_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_AOINV_IW_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSB2BDPRBQ_PV2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSB2BDPRBQ_PV2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSB2BDPRBQ_PV2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSB2BDPRBQ_PV2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN2_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN2_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN2_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN2_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN4_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN4_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN4_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDN4_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQM4_V2LPY2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPQM4_V2Y2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQM4_V2LPY2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FSDPSYNRBQM4_V2Y2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_INV_OR2_AN2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS0CL1_PECO4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_ISOS0CL1_PECO4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LSRDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LSRDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LSRDPQ4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_LSRDPQ4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_ISO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_NR2_ISO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_SRLD_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_SRRDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_SRRDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_SRRDPQ4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_SRRDPQ4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_SSRRDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_SSRRDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_SSRRDPQ4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_SSRRDPQ4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL32.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL64.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_ECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_ECO_15.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_ECO_18.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_ECO_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_ECO_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_NNWIV1Y2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_NNWIV1Y2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_NNWIY2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_NNWIY2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_NNWSPACERY2_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_NNWVDDBRKY2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILLP2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILLP3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_SPACER_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_FILL_Y2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TAPDS.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TAPPN.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_TAPPP10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CAPB2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CAPB3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CAPBIN13.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CAPBTAP6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CAPSPACER1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CAPT2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CAPT3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CAPTIN13.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CAPTTAP6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_CAPTTAPP6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX2_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX3_V1M_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX3_V1M_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX3_V1M_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX3_V1M_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX4_V1M_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX4_V1M_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX4_V1M_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUX4_V1U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI2_B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI2_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_MUXI4_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2B_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_CDC_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_CDC_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_CDC_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_CDC_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_MM_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3B_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND3_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND4_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND4_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND4_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ND4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2B_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_MM_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3B_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR3_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR4_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA211_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA21_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA221_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA222_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA22_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA2BB2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA2BB2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA2BB2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA2BB2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA2BB2_V1_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA2BB2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA2BB2_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA2BB2_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA2BB2_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA31_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA31_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA32_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA32_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OA33_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI21_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI21_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI211_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI21_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI21_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI21_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI21_V1_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI21_V1_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI22_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI221_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI22_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI222_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI22_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI31_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI31_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI311_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI311_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI311_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI311_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI311_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI32_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI32_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI33_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI33_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OAI33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_ISO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_ISO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ADDF_V1_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ADDF_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ADDF_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ADDF_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ADDF_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ADDF_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ADDH_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ADDH_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ADDH_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ADDH_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_MM_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_MM_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN3_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN4_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN4_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN4_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO211_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO21B_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO21B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO21B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO21B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO21_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO21_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO22_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO221_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO222_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO2BB2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO2BB2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO2BB2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO2BB2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO2BB2_V1_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO2BB2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO2BB2_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO2BB2_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO2BB2_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO31_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO32_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AO33_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI211_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_V1_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI21_V1_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI22_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI221_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI22_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI222_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI22_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI22_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI22_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI31_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI31_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI311_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI311_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI311_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI311_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI311_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI31_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI32_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI32_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI33_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI33_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOI33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_CDC_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_CDC_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_ECO_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_ECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_ECO_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_ECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_S_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_U_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_UCDC_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_UCDC_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_ECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_ECO_15.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_ECO_18.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_ECO_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_V4_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_V4_32.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_V4_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_V4_64.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_V4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DEL_L4D100_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DEL_L4D100_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DELPROGS4_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DELPROGS4_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DELPROGS4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DELPROGS4_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DELPROGS4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DELPROGS4_Y2_24.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DELPROGS9_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DELPROGS9_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DEL_R2V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DEL_R2V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DEL_R2V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DEL_R2V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DEL_R2V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DEL_R2V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN2_V1_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN3_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN4_M_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EN4_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO2_V1_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_EO4_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_ECO_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_ECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_ECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_S_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDNQ_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDNQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDNQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDNQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDNRBSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDNRBSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDNRBSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDNRBSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDN_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDN_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDN_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDN_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPCBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPCBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPCBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPCBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPCBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPCBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPCBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPCBQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPCBQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPMQ_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPMQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPMQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPMQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQ_V2ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRBSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPRB_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPSBQ_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPSBQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPSBQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPSBQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPSQB_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPS_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPSYNSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPSYNSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPSYNSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPSYNSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDP_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDP_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDP_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDP_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDP_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDP_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDP_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTNLT_V5_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTNLT_V5_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTNLT_V5_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTNLT_V5_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTNLT_V5_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTNLT_V5_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTNLT_V5_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTNLT_V5_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_24.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPLT_V5_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPL_V5_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPL_V5_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPL_V5_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKGTPL_V5_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKINVGTPLT_V7_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKINVGTPLT_V7_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKINVGTPLT_V7_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKINVGTPLT_V7_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKINVGTPLT_V7_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKINVGTPLT_V7_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CKINVGTPLT_V7_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CLKSPLT_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CLKSPLT_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDCKNR2PQ_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDND2NQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDND2NQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDND2NQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQOR2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQOR2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQOR2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNQ_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNR2PQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNR2PQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNR2PQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDNRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDOR2PQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDOR2PQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDOR2PQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPQ_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPRSQB_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LDPSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDNQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDNQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDNQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPMQ_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPMQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPMQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPMQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPMQ_LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPMQ_LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPMQ_LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQB_V3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBSBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBSBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBSBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPRBSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNSBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNSBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNSBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDP_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDP_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDP_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDP_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDP_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDP_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS0CL1_P_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS0CL1_P_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS0CL1_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS0CL1_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS0CL1_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS0CL1_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS1CL0_P_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS1CL0_P_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS1CL0_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS1CL0_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS1CL0_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS1CL0_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_PMM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_PMM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_PSECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_PSECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_PSECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_PSECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_PECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_PS_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_PS_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_PS_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_BUF_PS_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DEL_PR2V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_PECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_PS_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_PS_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_PS_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_PS_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2B_PMM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2B_PMM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2B_PSECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2B_PSECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2B_PSECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_OR2B_PSECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TIE0_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TIE0_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TIE1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TIE1_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TIEDIN_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TIEDIN_V1ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TIE1_V1ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TIE0_PV1ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TIE1_PV1ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TIEDIN_PV1ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_15.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_18.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_ISO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_ISO4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_ISO4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2_ISO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOBUF_IW_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOBUF_IW_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOBUF_IW_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOBUF_IW_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOINV_IW_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOINV_IW_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOINV_IW_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOINV_IW_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AOINV_IW_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSB2BDPRBQ_PV2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSB2BDPRBQ_PV2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSB2BDPRBQ_PV2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSB2BDPRBQ_PV2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN2_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN2_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN2_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN2_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN4_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN4_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN4_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDN4_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQM4_V2LPY2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPQM4_V2Y2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQM4_V2LPY2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FSDPSYNRBQM4_V2Y2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_INV_OR2_AN2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS0CL1_PECO4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_ISOS0CL1_PECO4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LSRDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LSRDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LSRDPQ4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_LSRDPQ4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_ISO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_NR2_ISO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_SRLD_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_SRRDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_SRRDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_SRRDPQ4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_SRRDPQ4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_SSRRDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_SSRRDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_SSRRDPQ4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_SSRRDPQ4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL32.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL64.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_ECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_ECO_15.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_ECO_18.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_ECO_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_ECO_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_NNWIV1Y2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_NNWIV1Y2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_NNWIY2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_NNWIY2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_NNWSPACERY2_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_NNWVDDBRKY2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILLP2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILLP3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_SPACER_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FILL_Y2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TAPDS.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TAPPN.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_TAPPP10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CAPB2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CAPB3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CAPBIN13.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CAPBTAP6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CAPSPACER1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CAPT2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CAPT3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CAPTIN13.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CAPTTAP6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_CAPTTAPP6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_AN2B_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQB_V3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQ_V2_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPQ_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14hvt_tt0p8v125c:SAEDHVT14_FDPCBQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ADDF_V1_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ADDF_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ADDF_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ADDF_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ADDF_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ADDF_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ADDH_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ADDH_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ADDH_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ADDH_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_MM_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_MM_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN3_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN4_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN4_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN4_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO211_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO21B_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO21B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO21B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO21B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO21_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO21_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO22_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO221_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO222_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO2BB2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO2BB2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO2BB2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO2BB2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO2BB2_V1_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO2BB2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO2BB2_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO2BB2_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO2BB2_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO31_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO32_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AO33_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI211_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_V1_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI21_V1_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI22_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI221_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI22_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI222_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI22_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI22_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI22_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI31_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI31_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI311_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI311_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI311_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI311_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI311_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI31_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI32_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI32_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI33_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI33_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOI33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_CDC_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_CDC_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_ECO_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_ECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_ECO_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_ECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_S_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_U_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_UCDC_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_UCDC_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_ECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_ECO_15.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_ECO_18.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_ECO_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_V4_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_V4_32.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_V4_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_V4_64.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_V4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DEL_L4D100_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DEL_L4D100_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DELPROGS4_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DELPROGS4_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DELPROGS4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DELPROGS4_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DELPROGS4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DELPROGS4_Y2_24.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DELPROGS9_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DELPROGS9_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DEL_R2V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DEL_R2V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DEL_R2V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DEL_R2V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DEL_R2V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DEL_R2V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN2_V1_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN3_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN4_M_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EN4_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO2_V1_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_EO4_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_ECO_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_ECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_ECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_S_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX2_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX3_V1M_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX3_V1M_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX3_V1M_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX3_V1M_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX4_V1M_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX4_V1M_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX4_V1M_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUX4_V1U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI2_B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI2_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI4_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2B_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_CDC_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_CDC_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_CDC_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_CDC_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_MM_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3B_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND3_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND4_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND4_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND4_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ND4_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2B_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_MM_10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3B_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR3_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR4_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA211_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21B_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21B_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21B_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21B_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA21_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA221_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA222_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA22_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA2BB2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA2BB2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA2BB2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA2BB2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA2BB2_V1_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA2BB2_V1_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA2BB2_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA2BB2_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA2BB2_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA31_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA31_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA32_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA32_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OA33_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI21_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI21_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI211_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI211_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI211_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI211_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI21_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI21_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI21_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI21_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI21_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI21_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI21_V1_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI21_V1_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI22_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI22_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI221_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI221_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI221_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI221_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI22_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI22_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI222_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI222_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI222_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI222_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI22_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI22_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI22_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI31_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI31_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI311_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI311_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI311_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI311_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI311_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI31_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI31_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI31_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI32_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI32_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI32_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI32_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI32_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI33_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI33_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI33_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI33_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OAI33_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_ISO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_ISO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2_MM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR3_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR3_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDNQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDNQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDNQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDN_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDN_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDN_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDN_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPCBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPCBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPCBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPCBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPCBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPCBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPCBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPCBQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPCBQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPMQ_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPMQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPMQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPMQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQB_V3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQ_V2_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQ_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQ_V2ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRBSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPRB_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPSBQ_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPSBQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPSBQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPSBQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPSQB_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPS_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPSYNSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPSYNSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPSYNSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPSYNSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDP_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDP_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDP_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDP_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDP_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDP_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDP_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTNLT_V5_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTNLT_V5_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTNLT_V5_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTNLT_V5_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTNLT_V5_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTNLT_V5_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTNLT_V5_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTNLT_V5_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_24.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPLT_V5_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPL_V5_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPL_V5_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPL_V5_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKGTPL_V5_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKINVGTPLT_V7_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKINVGTPLT_V7_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKINVGTPLT_V7_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKINVGTPLT_V7_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKINVGTPLT_V7_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKINVGTPLT_V7_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CKINVGTPLT_V7_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CLKSPLT_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CLKSPLT_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDCKNR2PQ_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDND2NQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDND2NQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDND2NQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQOR2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQOR2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQOR2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNR2PQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNR2PQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNR2PQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDOR2PQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDOR2PQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDOR2PQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_U_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_V1_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPQ_V1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPRSQB_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDPSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDNQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDNQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDNQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPMQ_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPMQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPMQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPMQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPMQ_LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPMQ_LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPMQ_LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQB_V3_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBSBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBSBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBSBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPRBSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQ_V3_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQ_V3_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNSBQ_V2LP_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNSBQ_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNSBQ_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDP_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDP_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDP_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDP_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDP_V2LP_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDP_V2LP_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS0CL1_P_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS0CL1_P_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS0CL1_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS0CL1_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS0CL1_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS0CL1_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS1CL0_P_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS1CL0_P_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS1CL0_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS1CL0_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS1CL0_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS1CL0_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_PMM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_PMM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_PSECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_PSECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_PSECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2B_PSECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_PECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_PS_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_PS_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_PS_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_BUF_PS_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DEL_PR2V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_PECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_PECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_PECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_PECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_PECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_PS_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_PS_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_PS_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_PS_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2B_PMM_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2B_PMM_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2B_PSECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2B_PSECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2B_PSECO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_OR2B_PSECO_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TIE0_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TIE0_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TIE1_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TIE1_V1_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TIEDIN_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TIEDIN_V1ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TIE1_V1ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TIE0_PV1ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TIE1_PV1ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TIEDIN_PV1ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_15.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_18.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV3_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_MUXI4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2B_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDNQ_V2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDNRBSBQ_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDNRBSBQ_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDNRBSBQ_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDNRBSBQ_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FDPCBQ_V3_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LDNQ_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_ISO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_ISO4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_ISO4_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AN2_ISO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOBUF_IW_0P75.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOBUF_IW_1P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOBUF_IW_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOBUF_IW_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOINV_IW_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOINV_IW_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOINV_IW_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOINV_IW_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_AOINV_IW_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSB2BDPRBQ_PV2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSB2BDPRBQ_PV2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSB2BDPRBQ_PV2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSB2BDPRBQ_PV2_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN2_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN2_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN2_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN2_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN4_V2_0P5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN4_V2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN4_V2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDN4_V2_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQM4_V2LPY2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPQM4_V2Y2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQM4_V2LPY2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FSDPSYNRBQM4_V2Y2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_INV_OR2_AN2_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS0CL1_PECO4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_ISOS0CL1_PECO4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LSRDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LSRDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LSRDPQ4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_LSRDPQ4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_ISO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_NR2_ISO_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_SRLD_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_SRRDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_SRRDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_SRRDPQ4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_SRRDPQ4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_SSRRDPQ_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_SSRRDPQ_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_SSRRDPQ4_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_SSRRDPQ4_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL32.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL5.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL64.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_ECO_1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_ECO_12.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_ECO_15.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_ECO_18.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_ECO_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_ECO_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_ECO_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_ECO_9.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_NNWIV1Y2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_NNWIV1Y2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_NNWIY2_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_NNWIY2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_NNWSPACERY2_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_NNWVDDBRKY2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILLP2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILLP3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_SPACER_7.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_FILL_Y2_3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TAPDS.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TAPPN.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_TAPPP10.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CAPB2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CAPB3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CAPBIN13.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CAPBTAP6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CAPSPACER1.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CAPT2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CAPT3.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CAPTIN13.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CAPTTAP6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14lvt_tt0p8v125c:SAEDLVT14_CAPTTAPP6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_AOLVLUBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLDNOR_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLDNOR_V2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLDNOR_V2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLDNOR_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLDNOR_V2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLDNOR_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLDNOR_V2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLDNOR_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLUNOR_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLUNOR_V2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLUNOR_V2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLUNOR_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLUNOR_V2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLUNOR_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLUNOR_V2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_ELVLUNOR_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_FSDN_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE0_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUFE1_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLDBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF4E0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF4E0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF4E0_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE0_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUFE1_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_LVLUBUF_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14rvt_tt0p8v125c_physical_only:SAEDRVT14_PGATDRV_V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_AOLVLUBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLDNOR_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLDNOR_V2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLDNOR_V2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLDNOR_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLDNOR_V2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLDNOR_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLDNOR_V2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLDNOR_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLUNOR_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLUNOR_V2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLUNOR_V2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLUNOR_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLUNOR_V2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLUNOR_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLUNOR_V2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_ELVLUNOR_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_FSDN_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE0_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUFE1_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLDBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF4E0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF4E0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF4E0_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE0_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUFE1_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_LVLUBUF_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14hvt_tt0p8v125c_physical_only:SAEDHVT14_PGATDRV_V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_AOLVLUBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLDNOR_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLDNOR_V2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLDNOR_V2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLDNOR_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLDNOR_V2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLDNOR_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLDNOR_V2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLDNOR_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLUNOR_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLUNOR_V2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLUNOR_V2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLUNOR_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLUNOR_V2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLUNOR_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLUNOR_V2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_ELVLUNOR_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_FSDN_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE0_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUFE1_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLDBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF4E0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF4E0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF4E0_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE0_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUFE1_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_LVLUBUF_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'saed14lvt_tt0p8v125c_physical_only:SAEDLVT14_PGATDRV_V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ADDF_V1_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ADDF_V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ADDF_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ADDF_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ADDF_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ADDF_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ADDH_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ADDH_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ADDH_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ADDH_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_MM_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_MM_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_MM_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_MM_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_MM_20.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_MM_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_MM_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_MM_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_PMM_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_PMM_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_PSECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_PSECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_PSECO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2B_PSECO_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_ECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_ISO4_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_ISO4_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_ISO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_ISO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_MM_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_MM_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_MM_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_MM_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_MM_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_MM_20.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_MM_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_MM_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_MM_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN2_MM_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN3_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN3_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN3_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN3_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN4_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN4_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN4_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN4_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN4_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AN4_ECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO211_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO211_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO211_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO211_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO21B_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO21B_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO21B_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO21B_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO21_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO21_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO21_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO21_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO21_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO221_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO221_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO221_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO221_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO222_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO222_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO222_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO222_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO22_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO22_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO22_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO22_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO22_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO2BB2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO2BB2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO2BB2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO2BB2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO2BB2_V1_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO2BB2_V1_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO2BB2_V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO2BB2_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO2BB2_V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO31_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO31_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO31_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO31_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO32_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO32_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO32_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO32_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO33_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO33_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO33_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AO33_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOBUF_IW_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOBUF_IW_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOBUF_IW_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOBUF_IW_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI211_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI211_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI211_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI211_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI21_V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI221_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI221_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI221_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI221_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI222_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI222_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI222_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI222_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI22_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI22_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI22_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI22_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI22_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI22_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI22_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI22_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI22_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI311_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI311_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI311_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI311_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI311_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI31_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI31_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI31_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI31_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI31_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI31_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI32_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI32_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI32_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI32_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI32_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI33_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI33_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI33_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI33_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOI33_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOINV_IW_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOINV_IW_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOINV_IW_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOINV_IW_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOINV_IW_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_AOLVLUBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_20.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_CDC_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_CDC_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_ECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_ECO_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_ECO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_ECO_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_ECO_7.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_ECO_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_PECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_PECO_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_PECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_PECO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_PECO_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_PS_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_PS_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_PS_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_PS_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_20.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_S_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_UCDC_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_UCDC_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_BUF_U_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CAPB2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CAPB3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CAPBIN13.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CAPBTAP6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CAPSPACER1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CAPT2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CAPT3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CAPTIN13.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CAPTTAP6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CAPTTAPP6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTNLT_V5_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTNLT_V5_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTNLT_V5_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTNLT_V5_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTNLT_V5_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTNLT_V5_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTNLT_V5_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTNLT_V5_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_20.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_24.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPLT_V5_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPL_V5_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPL_V5_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPL_V5_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKGTPL_V5_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKINVGTPLT_V7_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKINVGTPLT_V7_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKINVGTPLT_V7_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKINVGTPLT_V7_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKINVGTPLT_V7_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKINVGTPLT_V7_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CKINVGTPLT_V7_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CLKSPLT_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_CLKSPLT_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_ECO_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_ECO_15.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_ECO_18.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_ECO_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_ECO_9.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_15.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_18.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_9.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_PV3_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_V4_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_V4_32.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_V4_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_V4_64.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DCAP_V4_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DELPROGS4_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DELPROGS4_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DELPROGS4_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DELPROGS4_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DELPROGS4_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DELPROGS4_Y2_24.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DELPROGS9_V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DELPROGS9_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DEL_L4D100_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DEL_L4D100_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DEL_PR2V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DEL_R2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DEL_R2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DEL_R2V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DEL_R2V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DEL_R2V3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_DEL_R2V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLDNOR_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLDNOR_V2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLDNOR_V2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLDNOR_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLDNOR_V2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLDNOR_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLDNOR_V2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLDNOR_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLUNOR_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLUNOR_V2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLUNOR_V2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLUNOR_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLUNOR_V2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLUNOR_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLUNOR_V2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ELVLUNOR_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN2_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN2_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN2_V1_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN2_V1_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN3_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN3_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN4_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN4_M_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EN4_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_MM_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_MM_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_MM_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_MM_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_V1_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO2_V1_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO3_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO4_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO4_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_EO4_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDNQ_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDNQ_V3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDNQ_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDNQ_V3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDNRBSBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDNRBSBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDNRBSBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDNRBSBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDN_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDN_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDN_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDN_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPCBQ_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPCBQ_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPCBQ_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPCBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPCBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPCBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPCBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPCBQ_V3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPCBQ_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPCBQ_V3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPMQ_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPMQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPMQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPMQ_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQB_V3_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQ_V2ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQ_V2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQ_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQ_V3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQ_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPQ_V3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBQ_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBQ_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBQ_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBSBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBSBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBSBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRBSBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPRB_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPSBQ_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPSBQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPSBQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPSBQ_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPSQB_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPSYNSBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPSYNSBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPSYNSBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPSYNSBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDPS_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDP_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDP_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDP_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDP_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDP_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDP_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FDP_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL32.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL64.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILLP2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILLP3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_ECO_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_ECO_15.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_ECO_18.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_ECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_ECO_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_ECO_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_ECO_9.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_NNWIV1Y2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_NNWIV1Y2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_NNWIY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_NNWIY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_NNWSPACERY2_7.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_NNWVDDBRKY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_SPACER_7.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FILL_Y2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSB2BDPRBQ_PV2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSB2BDPRBQ_PV2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSB2BDPRBQ_PV2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSB2BDPRBQ_PV2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN2_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN2_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN2_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN2_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN4_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN4_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN4_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN4_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDNQ_V3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDNQ_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDNQ_V3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDN_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPMQ_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPMQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPMQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPMQ_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPMQ_LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPMQ_LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPMQ_LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQB_V3_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQM4_V2LPY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQM4_V2Y2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQ_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQ_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQ_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQ_V3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQ_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPQ_V3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBQ_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBQ_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBQ_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBQ_V3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBQ_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBQ_V3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBSBQ_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBSBQ_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBSBQ_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBSBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBSBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBSBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPRBSBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSBQ_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSBQ_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSBQ_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQM4_V2LPY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQM4_V2Y2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQ_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQ_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQ_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQ_V3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQ_V3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNRBQ_V3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNSBQ_V2LP_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNSBQ_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNSBQ_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNSBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNSBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNSBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDPSYNSBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDP_V2LP_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDP_V2LP_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDP_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDP_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDP_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_FSDP_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_20.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_ECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_ECO_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_ECO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_ECO_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_ECO_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_OR2_AN2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_PECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_PECO_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_PECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_PECO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_PECO_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_PS_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_PS_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_PS_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_PS_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_20.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_7.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_INV_S_9.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS0CL1_PECO4_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS0CL1_PECO4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS0CL1_PECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS0CL1_PECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS0CL1_PECO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS0CL1_PECO_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS0CL1_P_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS0CL1_P_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS1CL0_PECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS1CL0_PECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS1CL0_PECO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS1CL0_PECO_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS1CL0_P_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ISOS1CL0_P_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDCKNR2PQ_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDND2NQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDND2NQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDND2NQ_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQOR2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQOR2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQOR2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNQ_V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNR2PQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNR2PQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNR2PQ_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNRBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNRBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNRBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDNRBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDOR2PQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDOR2PQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDOR2PQ_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPQ_V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPRSQB_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPSBQ_V2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPSBQ_V2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPSBQ_V2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LDPSBQ_V2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LSRDPQ4_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LSRDPQ4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LSRDPQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LSRDPQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE0_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUFE1_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLDBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF4E0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF4E0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF4E0_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE0_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUFE1_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2V1_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2V1_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2V1_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_LVLUBUF_IY2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_ECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_MM_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_MM_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_MM_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_MM_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX2_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX3_V1M_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX3_V1M_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX3_V1M_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX3_V1M_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX4_V1M_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX4_V1M_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX4_V1M_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUX4_V1U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI2_B_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI2_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI2_ECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI2_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI3_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI4_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_MUXI4_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2B_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2B_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2B_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2B_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2B_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2B_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_CDC_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_CDC_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_CDC_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_CDC_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_ECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_MM_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_MM_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_MM_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_MM_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_MM_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_MM_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_MM_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_MM_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_MM_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND2_MM_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3B_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3B_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3B_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3B_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3B_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND3_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND4_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND4_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND4_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND4_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND4_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_ND4_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2B_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2B_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2B_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2B_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2B_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2B_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_ECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_ISO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_ISO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_MM_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_MM_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_MM_10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_MM_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_MM_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_MM_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_MM_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_MM_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_MM_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR2_MM_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3B_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3B_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3B_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3B_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3B_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3B_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR3_ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR4_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_NR4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA211_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA211_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA211_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA211_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21B_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21B_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21B_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21B_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21_MM_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21_MM_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21_MM_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA21_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA221_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA221_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA221_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA221_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA222_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA222_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA222_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA222_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA22_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA22_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA22_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA22_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA22_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA2BB2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA2BB2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA2BB2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA2BB2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA2BB2_V1_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA2BB2_V1_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA2BB2_V1_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA2BB2_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA2BB2_V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA31_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA31_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA31_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA31_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA31_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA32_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA32_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA32_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA32_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA32_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA33_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA33_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA33_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OA33_U_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI211_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI211_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI211_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI211_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI21_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI21_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI21_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI21_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI21_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI21_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI21_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI21_V1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI21_V1_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI21_V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI221_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI221_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI221_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI221_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI222_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI222_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI222_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI222_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI22_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI22_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI22_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI22_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI22_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI22_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI22_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI311_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI311_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI311_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI311_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI311_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI31_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI31_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI31_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI31_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI31_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI32_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI32_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI32_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI32_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI32_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI33_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI33_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI33_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI33_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OAI33_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2B_PMM_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2B_PMM_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2B_PSECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2B_PSECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2B_PSECO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2B_PSECO_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_ECO_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_ISO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_ISO_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_12.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_16.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_1P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_20.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR2_MM_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR3_0P5.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR3_0P75.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR3_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR3_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR3_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR4_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_OR4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_PGATDRV_V1_8.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_SRLD_3.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_SRRDPQ4_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_SRRDPQ4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_SRRDPQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_SRRDPQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_SSRRDPQ4_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_SSRRDPQ4_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_SSRRDPQ_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_SSRRDPQ_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TAPDS.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TAPPN.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TAPPP10.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TIE0_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TIE0_PV1ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TIE0_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TIE1_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TIE1_PV1ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TIE1_V1ECO_1.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TIE1_V1_2.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TIEDIN_4.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TIEDIN_PV1ECO_6.frame' which has no logical model. (NDMUI-010)
Warning: The 'set_lib_cell_purpose' command cannot be used on library cell 'EXPLORE_physical_only:SAEDSLVT14_TIEDIN_V1ECO_6.frame' which has no logical model. (NDMUI-010)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_2.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_4.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_6.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_8.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_16.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_tt0p8v125c:SAEDRVT14_BUF_S_20.timing' is set in the current block '29th_MAY_PLACEMENT_DONE', because the actual library setting may not be overwritten. (ATTR-12)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.652246 ohm/um, via_r = 0.613555 ohm/cut, c = 0.122086 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.129271 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0


BEGIN: COMMAND clock_opt, STAGE build_clock : Sun May 29, 2022 21:18:14.

Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 30
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_8
There is no CTS reference for ICG cells
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
CTS NDR rule list:
   Clock: clock (mode func); Net Type: internal; Rule: clk_rule; Min Layer: M6; Max Layer: M7
   Clock: clock (mode func); Net Type: root;     Rule: clk_rule; Min Layer: M6; Max Layer: M7

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.33 sec, cpu time is 0 hr : 0 min : 0.33 sec. (CTS-104)
Drc Mode Option: auto
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 38 total shapes.
Layer M2: cached 171 shapes out of 171 total shapes.
Cached 513 vias out of 1238 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
 Creating timing abstraction of clock tree(s)
For clock 'clock' @ corner 'fast': latency = 0.023
For clock 'clock' @ corner 'slow': latency = 0.023
 Abstraction finished successfully
OCV derate values 1.000 (early) and 1.000 (late)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.652246 ohm/um, via_r = 0.613555 ohm/cut, c = 0.122086 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.129271 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is VR for design 'simple_processor_Top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 538, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes     0.0232  0.0232  0.0232  0.0232   fast
clock        Yes     0.0232  0.0232  0.0232  0.0232   slow

Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 538, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
Setting the local skew CTS slack threshold value to 0.050000
Using threshold of 0.050000 to filter timing paths
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Computing global skew target..
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: clock (mode func corner fast) as 2.000000
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Mark clock trees...
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.652246 ohm/um, via_r = 0.613555 ohm/cut, c = 0.122086 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.129271 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is VR for design 'simple_processor_Top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 538, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = Clock
 Clocks:
     clock (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 100.000000
 Number of load sinks = 97
 Number of ignore points = 0
 Added 4 Repeaters. Built 1 Repeater Level
Information: The RC mode used is VR for design 'simple_processor_Top'. (NEX-022)
 Phase delay: Clock : (0.024 0.008) : skew = 0.016
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.22 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************

No latency bottleneck found > 0.500
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 4 buffers and 0 inverters added (total area 1.42) by Clock Tree Synthesis.
Information: 0 out of 4 clock cells have been moved due to NDR or via ladder related legalization rules.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDHVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
parastics information loaded to the router.
Total number of global routed clock nets: 5
Information: The run time for clock net global routing is 0 hr : 0 min : 0.27 sec, cpu time is 0 hr : 0 min : 0.27 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Information: Design 29th_MAY_PLACEMENT_DONE has 544 nets, 5 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 5, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clock mode: func root: Clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clock mode: func root: Clock
Clock QoR Before Optimization:
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Post Optimization: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          cts_buf_1355542/A
  (1) 0.0340            0.0340          cts_buf_1355542/X
  (2) 0.0348            0.0007          G1_Controller/PS_reg_0_/CK
Shortest path:
  (0) 0.0000            0.0000          cts_buf_1365543/A
  (1) 0.0119            0.0119          cts_buf_1365543/X
  (2) 0.0120            0.0000          G2_Datapath/Reg1/dout_reg_2_/CK
Information: CTS QoR Post Optimization: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          cts_buf_1355542/A
  (1) 0.0340            0.0340          cts_buf_1355542/X
  (2) 0.0348            0.0007          G1_Controller/PS_reg_0_/CK
Shortest path:
  (0) 0.0000            0.0000          cts_buf_1365543/A
  (1) 0.0119            0.0119          cts_buf_1365543/X
  (2) 0.0120            0.0000          G2_Datapath/Reg1/dout_reg_2_/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 4 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clock mode: func root: Clock
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
Setting target skew for clock: clock (mode func corner fast) as 2.000000
Setting target skew for clock: clock (mode func corner slow) as 2.000000
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 5 flat clock tree nets.
There are 4 non-sink instances (total area 1.42) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 4 buffers and 0 inverters (total area 1.42).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.46u 00:00:00.14s 00:00:02.61e: 

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 5, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clock        Yes     0.0341  0.0341  0.0341  0.0341   fast
clock        Yes     0.0341  0.0341  0.0341  0.0341   slow

Info: clearing CTS-GR option
Info: clearinf CTO-GR option

Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Information: Design 29th_MAY_PLACEMENT_DONE has 544 nets, 5 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.652221 ohm/um, via_r = 0.613459 ohm/cut, c = 0.122081 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.129274 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:    24 s (  0.01 hr )  ELAPSE:    79 s (  0.02 hr )  MEM-PEAK:   913 MB

npo-clock-opt timing update complete          CPU:    24 s (  0.01 hr )  ELAPSE:    79 s (  0.02 hr )  MEM-PEAK:   913 MB

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: CLOCK
9: INPUTS
10: OUTPUTS

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -   0.0000     0.0000      0
    1   2        -          -   0.0000     0.0000      0
    1   3        -          -   0.0000     0.0000      0
    1   4        -          -   0.0000     0.0000      0
    1   5        -          -   0.0000     0.0000      0
    1   6        -          -   0.0000     0.0000      0
    1   7        -          -   0.0000     0.0000      0
    1   8        -          -   0.1115     9.8656     97
    1   9        -          -   0.0000     0.0000      0
    1  10        -          -   0.0000     0.0000      0
    2   1   0.0000     0.0000        -          -      -
    2   2   0.0000     0.0000        -          -      -
    2   3   0.0000     0.0000        -          -      -
    2   4   0.0000     0.0000        -          -      -
    2   5   0.0000     0.0000        -          -      -
    2   6   0.0000     0.0000        -          -      -
    2   7   0.0000     0.0000        -          -      -
    2   8   0.0000     0.0000        -          -      -
    2   9   0.0000     0.0000        -          -      -
    2  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.1115     9.8656     97        0     0.0000        - 2548731.25
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 2548731.25
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.1115     9.8656     97        0     0.0000        0 2548731.25       256.68        527         12         35
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.1115     9.8656     97        0        0 2548731.25       256.68        527
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
npo-clock-opt initialization complete         CPU:    32 s (  0.01 hr )  ELAPSE:    87 s (  0.02 hr )  MEM-PEAK:   913 MB
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

    Scenario func_fast  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_fast  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:28     0.000     0.000   319.413     0.000     0.000        12        35         0     0.000       913 

Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

npo-clock-opt optimization Phase 3 Iter  1          0.00        0.00     10.56         -       0.000  2548731.25           0.025       913


npo-clock-opt optimization Phase 5 Iter  1          0.00        0.00     10.56         -       0.000  2459924.75           0.025       913
Core Area = 9 X 9 ()
npo-clock-opt optimization Phase 5 Iter  2          0.00        0.00     10.56         -       0.000  2459924.75           0.025       913
npo-clock-opt optimization Phase 5 Iter  3          0.00        0.00     10.56         -       0.000  2459924.75           0.025       913

Layer name: M1, Mask name: metal1, Layer number: 19
Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
Layer name: M9, Mask name: metal9, Layer number: 35
Layer name: MRDL, Mask name: metal10, Layer number: 47
CCL: Total Usage Adjustment : 1
INFO: Derive row count 10 from GR congestion map (41/4)
INFO: Derive col count 10 from GR congestion map (42/4)
Convert timing mode ...
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=SAEDLVT14_BUF_20: best inverter=SAEDLVT14_INV_S_16: useInverter=true: effort=low: 0.501: func_slow: 0
ABF: Best buffer=SAEDLVT14_BUF_20: best inverter=SAEDLVT14_INV_S_16: useInverter=true: effort=low: 0.501: func_fast: 0
ABF: Core Area = 9 X 9 ()
npo-clock-opt optimization Phase 6 Iter  1          0.00        0.00     10.56         -       0.000  2459924.75           0.030       948
npo-clock-opt optimization Phase 6 Iter  2          0.00        0.00     10.56         -       0.000  2459924.75           0.030       948
Core Area = 9 X 9 ()
Layer name: M1, Mask name: metal1, Layer number: 19
Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
Layer name: M9, Mask name: metal9, Layer number: 35
Layer name: MRDL, Mask name: metal10, Layer number: 47
npo-clock-opt optimization Phase 6 Iter  3          0.00        0.00     10.56         -       0.000  2459924.75           0.030       982
npo-clock-opt optimization Phase 6 Iter  4          0.00        0.00     10.56         -       0.000  2459924.75           0.030       982
Layer name: M1, Mask name: metal1, Layer number: 19
Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
Layer name: M9, Mask name: metal9, Layer number: 35
Layer name: MRDL, Mask name: metal10, Layer number: 47
npo-clock-opt optimization Phase 6 Iter  5          0.00        0.00     10.56         -       0.000  2459924.75           0.030       982
npo-clock-opt optimization Phase 6 Iter  6          0.00        0.00     10.56         -       0.000  2459924.75           0.030       982
npo-clock-opt optimization Phase 6 Iter  7          0.00        0.00     10.56         -       0.000  2459924.75           0.030       982
npo-clock-opt optimization Phase 6 Iter  8          0.00        0.00     10.56         -       0.000  2459924.75           0.030       982
npo-clock-opt optimization Phase 6 Iter  9          0.00        0.00     10.56         -       0.000  2459924.75           0.030       982
Layer name: M1, Mask name: metal1, Layer number: 19
Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
Layer name: M9, Mask name: metal9, Layer number: 35
Layer name: MRDL, Mask name: metal10, Layer number: 47
npo-clock-opt optimization Phase 6 Iter 10          0.00        0.00     10.56         -       0.000  2459924.75           0.030       982
npo-clock-opt optimization Phase 6 Iter 11          0.00        0.00     10.56         -       0.000  2459924.75           0.030       982



npo-clock-opt optimization Phase 9 Iter  1          0.00        0.00     10.56         -       0.000  2459924.75           0.030       982

npo-clock-opt optimization Phase 10 Iter  1         0.00        0.00     10.56         -       0.000  2459924.75           0.030       982
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 8.763275, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.108093, TNHS = -9.857409, NHVP = 97

    Scenario func_fast  WNS = invalid, TNS = invalid (DRC only)
    Scenario func_slow (setup) WNS = 8.76328, TNS = 0, NVP = 0
    Scenario func_fast (hold) WNHS = -0.108093, TNHS = -9.85741, NHVP = 97
    Scenario func_slow
       Path Group INPUTS  WNS = 8.763275, TNS = 0.000000, NVP = 0
       Path Group CLOCK  WNS = 9.625923, TNS = 0.000000, NVP = 0
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.108093, TNHS = -9.857408, NHVP = 97
       Path Group INPUTS  WNHS = 0.351123, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...
CCD-Info: Prepone 0.000000 0.000000 0 Postpone 0.000000 0.000000 0

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 8.763275, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.108093, TNHS = -9.857409, NHVP = 97

    Scenario func_fast  WNS = invalid, TNS = invalid (DRC only)
    Scenario func_slow (setup) WNS = 8.76328, TNS = 0, NVP = 0
    Scenario func_fast (hold) WNHS = -0.108093, TNHS = -9.85741, NHVP = 97
    Scenario func_slow
       Path Group INPUTS  WNS = 8.763275, TNS = 0.000000, NVP = 0
       Path Group CLOCK  WNS = 9.625923, TNS = 0.000000, NVP = 0
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.108093, TNHS = -9.857408, NHVP = 97
       Path Group INPUTS  WNHS = 0.351123, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:00.21u 00:00:00.00s 00:00:00.21e: 
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 5, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for compute useful skew is 0 hr : 0 min : 0.47 sec, cpu time is 0 hr : 0 min : 0.47 sec. (CTS-104)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_8
There is no CTS reference for ICG cells
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
CTS NDR rule list:
   Clock: clock (mode func); Net Type: internal; Rule: clk_rule; Min Layer: M6; Max Layer: M7
   Clock: clock (mode func); Net Type: root;     Rule: clk_rule; Min Layer: M6; Max Layer: M7

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 39 total shapes.
Layer M2: cached 171 shapes out of 182 total shapes.
Cached 513 vias out of 1485 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.01 sec, cpu time is 0 hr : 0 min : 1.00 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: 0 out of 4 clock cells have been moved due to NDR or via ladder related legalization rules.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDHVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Global route buffer aware mode is ON.
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clock mode: func root: Clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
-------------------------------------------------------------
Optimizing clock tree with useful skew
clock: clock mode: func root: Clock
Clock QoR Before Optimization:
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Pre CCD Optimization: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 8.763275, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.108093, TNHS = -9.857409, NHVP = 97

    Scenario func_fast  WNS = invalid, TNS = invalid (DRC only)
    Scenario func_slow (setup) WNS = 8.76328, TNS = 0, NVP = 0
    Scenario func_fast (hold) WNHS = -0.108093, TNHS = -9.85741, NHVP = 97
    Scenario func_slow
       Path Group INPUTS  WNS = 8.763275, TNS = 0.000000, NVP = 0
       Path Group CLOCK  WNS = 9.625923, TNS = 0.000000, NVP = 0
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.108093, TNHS = -9.857408, NHVP = 97
       Path Group INPUTS  WNHS = 0.351123, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...
CCD-Info: Prepone 0.000000 0.000000 0 Postpone 0.000001 0.000001 98

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 8.763275, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.108093, TNHS = -9.857409, NHVP = 97

    Scenario func_fast  WNS = invalid, TNS = invalid (DRC only)
    Scenario func_slow (setup) WNS = 8.76328, TNS = 0, NVP = 0
    Scenario func_fast (hold) WNHS = -0.108093, TNHS = -9.85741, NHVP = 97
    Scenario func_slow
       Path Group INPUTS  WNS = 8.763275, TNS = 0.000000, NVP = 0
       Path Group CLOCK  WNS = 9.625923, TNS = 0.000000, NVP = 0
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.108093, TNHS = -9.857408, NHVP = 97
       Path Group INPUTS  WNHS = 0.351122, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found no predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization NOT committed
CTS: CPUTIME for useful skew computation: 00:00:00.24u 00:00:00.01s 00:00:00.26e: 
Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Information: Design 29th_MAY_PLACEMENT_DONE has 544 nets, 5 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.652221 ohm/um, via_r = 0.613459 ohm/cut, c = 0.122081 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.129274 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 5, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CUS Based Optimization cpu time 00:00:00.46u 00:00:00.01s 00:00:00.48e: 
Clock Qor After Optimization:
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Post CCD Optimization: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Post CCD Optimization: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)
Clock Qor After Patch GR:
Clock: clock, Mode: func, Root: Clock
Information: CTS QoR Post CCD Optimization: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = fast; ClockRoot = Clock. (CTS-037)
Information: CTS QoR Post CCD Optimization: GlobalSkew = 0.0228; ID = 0.0348; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 4; ClockBufArea = 1.4208; ClockCellArea = 1.4208; Clock = clock; Mode = func; Corner = slow; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.48 sec, cpu time is 0 hr : 0 min : 0.48 sec.
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 4 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 39 total shapes.
Layer M2: cached 171 shapes out of 182 total shapes.
Cached 513 vias out of 1485 total vias.

Legalizing Top Level Design simple_processor_Top ... 
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 138 ref cells (100 fillers) from library
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none   0.2000     none  
  LVTIMP   LVTIMP   0.2000     none     none  
  LVTIMP   LVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      504.34          748        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    748
number of references:               138
number of site rows:                 37
number of locations attempted:     5573
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         523 (5749 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.016 um ( 0.03 row height)
rms weighted cell displacement:   0.016 um ( 0.03 row height)
max cell displacement:            0.296 um ( 0.49 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:                6
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: G2_Datapath/m1/U87 (SAEDHVT14_ND2_CDC_0P5)
  Input location: (18.168,16)
  Legal location: (17.872,16)
  Displacement:   0.296 um ( 0.49 row height)
Cell: G2_Datapath/Reg7/U12 (SAEDHVT14_AO32_U_0P5)
  Input location: (19.278,3.4)
  Legal location: (19.13,3.4)
  Displacement:   0.148 um ( 0.25 row height)
Cell: G2_Datapath/m1/U14 (SAEDHVT14_AOI22_0P5)
  Input location: (15.356,6.4)
  Legal location: (15.504,6.4)
  Displacement:   0.148 um ( 0.25 row height)
Cell: G2_Datapath/Reg7/U4 (SAEDHVT14_INV_0P5)
  Input location: (18.982,3.4)
  Legal location: (18.834,3.4)
  Displacement:   0.148 um ( 0.25 row height)
Cell: G2_Datapath/Reg1/dout_reg_2_ (SAEDHVT14_FDP_V2LP_0P5)
  Input location: (19.722,3.4)
  Legal location: (19.87,3.4)
  Displacement:   0.148 um ( 0.25 row height)
Cell: G2_Datapath/Reg5/dout_reg_0_ (SAEDHVT14_FDP_V2LP_0P5)
  Input location: (16.392,16)
  Legal location: (16.318,16)
  Displacement:   0.074 um ( 0.12 row height)
Cell: G2_Datapath/Reg1/dout_reg_4_ (SAEDRVT14_FDP_V2_1)
  Input location: (12.914,1.6)
  Legal location: (12.914,1.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G1_Controller/U48 (SAEDHVT14_MUX2_U_0P5)
  Input location: (3.072,2.2)
  Legal location: (3.072,2.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G1_Controller/U49 (SAEDHVT14_MUX2_U_0P5)
  Input location: (3.442,1.6)
  Legal location: (3.442,1.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G1_Controller/U57 (SAEDHVT14_MUX2_U_0P5)
  Input location: (3.812,2.8)
  Legal location: (3.812,2.8)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 1.12 sec, cpu time is 0 hr : 0 min : 1.12 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 5 flat clock tree nets.
There are 4 non-sink instances (total area 1.42) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 4 buffers and 0 inverters (total area 1.42).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:03.36u 00:00:00.11s 00:00:03.48e: 
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Current block utilization is '0.50890', effective utilization is '0.63333'. (OPT-055)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:52     0.000     0.000   319.413     0.000     0.000        12        35         0     0.000      1044 


npo-clock-opt optimization Phase 11 Iter  1         0.00        0.00     10.56         -       0.000  2459924.75           0.031      1044

Enable dominated scenarios

npo-clock-opt optimization complete                 0.00        0.00     10.56         -       0.000  2459924.75           0.031      1044
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050011407  3.179565719244  5.567213454587  2.894454387461  6.565921217863  9.017937505874  3.358443925933  9.863454166480  6.078175664085  2.744209541123  8.318118104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.108626516094  2.700163000410  3.840402764440  3.750207253169  7.663451342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.579328873244  5.867624398251  7.173846085364  9.669810199761  7.591480847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.419600954655  4.570761210692  5.624820508820  7.826858453678  4.759136918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.621933297107  9.584587026385  2.041779087119  3.921161067338  0.650481182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.842085630224  8.244488351196  3.504822405451  1.682717212888  7.173436218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.884214674371  1.017056600142  5.811561366269  5.826731083342  4.349386792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.049015842518  1.265325619839  0.417712013533  1.833873665081  6.448550237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.796081354997  2.300523869254  0.754637730179  1.961422611696  2.781306841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.544802563619  7.452713863732  1.902879624529  5.623408459547  7.269366508696
Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Information: Design 29th_MAY_PLACEMENT_DONE has 544 nets, 5 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.652221 ohm/um, via_r = 0.613459 ohm/cut, c = 0.122081 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.129274 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: CLOCK
9: INPUTS
10: OUTPUTS

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -   0.0000     0.0000      0
    1   2        -          -   0.0000     0.0000      0
    1   3        -          -   0.0000     0.0000      0
    1   4        -          -   0.0000     0.0000      0
    1   5        -          -   0.0000     0.0000      0
    1   6        -          -   0.0000     0.0000      0
    1   7        -          -   0.0000     0.0000      0
    1   8        -          -   0.1081     9.8576     97
    1   9        -          -   0.0000     0.0000      0
    1  10        -          -   0.0000     0.0000      0
    2   1   0.0000     0.0000        -          -      -
    2   2   0.0000     0.0000        -          -      -
    2   3   0.0000     0.0000        -          -      -
    2   4   0.0000     0.0000        -          -      -
    2   5   0.0000     0.0000        -          -      -
    2   6   0.0000     0.0000        -          -      -
    2   7   0.0000     0.0000        -          -      -
    2   8   0.0000     0.0000        -          -      -
    2   9   0.0000     0.0000        -          -      -
    2  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.1081     9.8576     97        0     0.0000        - 2459924.75
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 2459924.75
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.1081     9.8576     97        0     0.0000        0 2459924.75       256.68        527         12         35
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.1081     9.8576     97        0        0 2459924.75       256.68        527

npo-clock-opt command complete                CPU:    58 s (  0.02 hr )  ELAPSE:   113 s (  0.03 hr )  MEM-PEAK:  1044 MB
npo-clock-opt command statistics  CPU=34 sec (0.01 hr) ELAPSED=34 sec (0.01 hr) MEM-PEAK=1.020 GB


END: COMMAND clock_opt, STAGE build_clock : Sun May 29, 2022 21:18:51.


BEGIN: COMMAND clock_opt, STAGE route_clock : Sun May 29, 2022 21:18:51.

npo-clock-opt optimization Phase 15 Iter  1         0.00        0.00     10.55         -       0.000  2459924.75           0.031      1044
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDHVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  124  Alloctr  124  Proc 2407 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.deterministic                                    :        off                 
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,24.72,24.20)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  127  Alloctr  128  Proc 2407 
Net statistics:
Total number of nets     = 544
Number of nets to route  = 5
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
6 nets are fully connected,
 of which 2 are detail routed and 4 are global routed.
1 nets have non-default rule clk_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  128  Proc 2407 
Average gCell capacity  3.05     on layer (1)    M1
Average gCell capacity  6.85     on layer (2)    M2
Average gCell capacity  7.48     on layer (3)    M3
Average gCell capacity  6.48     on layer (4)    M4
Average gCell capacity  4.58     on layer (5)    M5
Average gCell capacity  4.46     on layer (6)    M6
Average gCell capacity  4.28     on layer (7)    M7
Average gCell capacity  4.00     on layer (8)    M8
Average gCell capacity  4.00     on layer (9)    M9
Average gCell capacity  0.93     on layer (10)   MRDL
Average number of tracks per gCell 8.00  on layer (1)    M1
Average number of tracks per gCell 9.83  on layer (2)    M2
Average number of tracks per gCell 8.00  on layer (3)    M3
Average number of tracks per gCell 7.98  on layer (4)    M4
Average number of tracks per gCell 4.95  on layer (5)    M5
Average number of tracks per gCell 4.93  on layer (6)    M6
Average number of tracks per gCell 4.95  on layer (7)    M7
Average number of tracks per gCell 4.93  on layer (8)    M8
Average number of tracks per gCell 4.95  on layer (9)    M9
Average number of tracks per gCell 0.98  on layer (10)   MRDL
Number of gCells = 17220
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  128  Alloctr  129  Proc 2407 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used  128  Alloctr  129  Proc 2407 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  160  Alloctr  161  Proc 2407 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  160  Alloctr  161  Proc 2407 
Initial. Routing result:
Initial. Both Dirs: Overflow =     8 Max = 2 GRCs =     8 (0.23%)
Initial. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     6 (0.35%)
Initial. V routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.12%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.06%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.06%)
Initial. M7         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     6 (0.35%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 192.03
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1.41
Initial. Layer M3 wire length = 79.49
Initial. Layer M4 wire length = 87.89
Initial. Layer M5 wire length = 0.62
Initial. Layer M6 wire length = 16.72
Initial. Layer M7 wire length = 5.91
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 247
Initial. Via VIA12SQ_C count = 7
Initial. Via VIA23SQ_C count = 124
Initial. Via VIA34SQ_C count = 100
Initial. Via VIA45SQ count = 5
Initial. Via VIA56SQ count = 5
Initial. Via VIA67SQ_C count = 6
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  160  Alloctr  161  Proc 2407 
phase1. Routing result:
phase1. Both Dirs: Overflow =     4 Max = 2 GRCs =     5 (0.15%)
phase1. H routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     5 (0.29%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     5 (0.29%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 192.09
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1.41
phase1. Layer M3 wire length = 80.25
phase1. Layer M4 wire length = 87.89
phase1. Layer M5 wire length = 0.62
phase1. Layer M6 wire length = 16.73
phase1. Layer M7 wire length = 5.18
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 245
phase1. Via VIA12SQ_C count = 7
phase1. Via VIA23SQ_C count = 124
phase1. Via VIA34SQ_C count = 100
phase1. Via VIA45SQ count = 5
phase1. Via VIA56SQ count = 5
phase1. Via VIA67SQ_C count = 4
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  160  Alloctr  161  Proc 2407 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.12%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.23%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.23%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 192.09
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1.41
phase2. Layer M3 wire length = 80.25
phase2. Layer M4 wire length = 87.89
phase2. Layer M5 wire length = 1.23
phase2. Layer M6 wire length = 16.73
phase2. Layer M7 wire length = 4.58
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 247
phase2. Via VIA12SQ_C count = 7
phase2. Via VIA23SQ_C count = 124
phase2. Via VIA34SQ_C count = 100
phase2. Via VIA45SQ count = 5
phase2. Via VIA56SQ count = 7
phase2. Via VIA67SQ_C count = 4
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  160  Alloctr  161  Proc 2407 
phase3. Routing result:
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.12%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.23%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.23%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 192.09
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 1.41
phase3. Layer M3 wire length = 80.25
phase3. Layer M4 wire length = 87.89
phase3. Layer M5 wire length = 1.23
phase3. Layer M6 wire length = 16.73
phase3. Layer M7 wire length = 4.58
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 247
phase3. Via VIA12SQ_C count = 7
phase3. Via VIA23SQ_C count = 124
phase3. Via VIA34SQ_C count = 100
phase3. Via VIA45SQ count = 5
phase3. Via VIA56SQ count = 7
phase3. Via VIA67SQ_C count = 4
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  160  Alloctr  161  Proc 2407 

Congestion utilization per direction:
Average vertical track utilization   =  1.15 %
Peak    vertical track utilization   = 52.63 %
Average horizontal track utilization =  1.06 %
Peak    horizontal track utilization = 45.45 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  160  Alloctr  160  Proc 2407 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   36  Proc    0 
[GR: Done] Total (MB): Used  160  Alloctr  160  Proc 2407 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  156  Alloctr  157  Proc 2407 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  120  Alloctr  121  Proc 2407 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 71 of 375


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  121  Alloctr  121  Proc 2407 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  121  Alloctr  121  Proc 2407 

Number of wires with overlap after iteration 1 = 36 of 304


Wire length and via report:
---------------------------
Number of M1 wires: 1             : 0
Number of M2 wires: 56           VIA12SQ_C: 7
Number of M3 wires: 143                  VIA23SQ_C: 122
Number of M4 wires: 88           VIA34SQ_C: 111
Number of M5 wires: 8            VIA45SQ: 11
Number of M6 wires: 6            VIA56SQ: 7
Number of M7 wires: 2            VIA67SQ_C: 4
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 304               vias: 262

Total M1 wire length: 0.1
Total M2 wire length: 5.2
Total M3 wire length: 89.5
Total M4 wire length: 88.0
Total M5 wire length: 1.5
Total M6 wire length: 16.7
Total M7 wire length: 4.7
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 205.7

Longest M1 wire length: 0.1
Longest M2 wire length: 0.6
Longest M3 wire length: 6.7
Longest M4 wire length: 18.4
Longest M5 wire length: 0.5
Longest M6 wire length: 10.2
Longest M7 wire length: 3.4
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  120  Alloctr  121  Proc 2407 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used  128  Alloctr  129  Proc 2407 
Total number of nets = 544, of which 0 are not extracted
Total number of open nets = 537, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/20 Partitions, Violations =   0
Routed  2/20 Partitions, Violations =   0
Routed  3/20 Partitions, Violations =   3
Routed  4/20 Partitions, Violations =   6
Routed  5/20 Partitions, Violations =   3
Routed  6/20 Partitions, Violations =   7
Routed  7/20 Partitions, Violations =   7
Routed  8/20 Partitions, Violations =   5
Routed  9/20 Partitions, Violations =   1
Routed  10/20 Partitions, Violations =  1
Routed  11/20 Partitions, Violations =  1
Routed  12/20 Partitions, Violations =  0
Routed  13/20 Partitions, Violations =  2
Routed  14/20 Partitions, Violations =  3
Routed  15/20 Partitions, Violations =  3
Routed  16/20 Partitions, Violations =  2
Routed  17/20 Partitions, Violations =  4
Routed  18/20 Partitions, Violations =  4
Routed  19/20 Partitions, Violations =  0
Routed  20/20 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   28  Alloctr   28  Proc    0 
[Iter 0] Total (MB): Used  148  Alloctr  149  Proc 2407 

End DR iteration 0 with 20 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used  120  Alloctr  121  Proc 2407 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  120  Alloctr  121  Proc 2407 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    257 micron
Total Number of Contacts =             206
Total Number of Wires =                273
Total Number of PtConns =              58
Total Number of Routed Wires =       273
Total Routed Wire Length =           206 micron
Total Number of Routed Contacts =       206
        Layer                 M1 :          0 micron
        Layer                 M2 :         23 micron
        Layer                 M3 :        141 micron
        Layer                 M4 :         70 micron
        Layer                 M5 :          2 micron
        Layer                 M6 :         17 micron
        Layer                 M7 :          5 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :          4
        Via       VIA56SQ_C(rot) :          4
        Via              VIA56SQ :          1
        Via         VIA45SQ(rot) :          9
        Via            VIA34SQ_C :         78
        Via          VIA3_34SQ_C :          4
        Via            VIA23SQ_C :          1
        Via       VIA23SQ_C(rot) :         94
        Via   VIA2_33_3SQ_C(rot) :          4
        Via            VIA12SQ_C :          7

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 206 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 99      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (99      vias)
    Layer VIA3       =  0.00% (0      / 82      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (82      vias)
    Layer VIA4       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 206 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
    Layer VIA2       =  0.00% (0      / 99      vias)
    Layer VIA3       =  0.00% (0      / 82      vias)
    Layer VIA4       =  0.00% (0      / 9       vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
    Layer VIA6       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 206 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 99      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (99      vias)
    Layer VIA3       =  0.00% (0      / 82      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (82      vias)
    Layer VIA4       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 544
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}


END: COMMAND clock_opt, STAGE route_clock : Sun May 29, 2022 21:18:52.


BEGIN: COMMAND clock_opt, STAGE final_opto : Sun May 29, 2022 21:18:52.

Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Begin building search trees for block lib:29th_MAY_PLACEMENT_DONE.design
Done building search trees for block lib:29th_MAY_PLACEMENT_DONE.design (time 0s)
Information: Design 29th_MAY_PLACEMENT_DONE has 544 nets, 0 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.652221 ohm/um, via_r = 0.613459 ohm/cut, c = 0.122081 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.129274 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:    59 s (  0.02 hr )  ELAPSE:   115 s (  0.03 hr )  MEM-PEAK:  1044 MB
Information: Removed 0 routing shapes from 1322 signal nets

npo-clock-opt timing update complete          CPU:    59 s (  0.02 hr )  ELAPSE:   115 s (  0.03 hr )  MEM-PEAK:  1044 MB

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: CLOCK
9: INPUTS
10: OUTPUTS

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -   0.0000     0.0000      0
    1   2        -          -   0.0000     0.0000      0
    1   3        -          -   0.0000     0.0000      0
    1   4        -          -   0.0000     0.0000      0
    1   5        -          -   0.0000     0.0000      0
    1   6        -          -   0.0000     0.0000      0
    1   7        -          -   0.0000     0.0000      0
    1   8        -          -   0.1084     9.9138     97
    1   9        -          -   0.0000     0.0000      0
    1  10        -          -   0.0000     0.0000      0
    2   1   0.0000     0.0000        -          -      -
    2   2   0.0000     0.0000        -          -      -
    2   3   0.0000     0.0000        -          -      -
    2   4   0.0000     0.0000        -          -      -
    2   5   0.0000     0.0000        -          -      -
    2   6   0.0000     0.0000        -          -      -
    2   7   0.0000     0.0000        -          -      -
    2   8   0.0000     0.0000        -          -      -
    2   9   0.0000     0.0000        -          -      -
    2  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.1084     9.9138     97        0     0.0000        - 2459924.75
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 2459924.75
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.1084     9.9138     97        0     0.0000        0 2459924.75       256.68        527         12         35
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.1084     9.9138     97        0        0 2459924.75       256.68        527
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
npo-clock-opt initialization complete         CPU:    66 s (  0.02 hr )  ELAPSE:   122 s (  0.03 hr )  MEM-PEAK:  1044 MB
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled

Running post-clock optimization step.
Turning on CRPR.

npo-clock-opt optimization Phase 20 Iter  1         0.00        0.00      9.91         -       0.000  2459924.75           0.034      1044

Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 21 Iter  1         0.00        0.00      9.91         -       0.000  2459924.75           0.039      1044
npo-clock-opt optimization Phase 21 Iter  2         0.00        0.00      9.91         -       0.000  2459924.75           0.039      1044
npo-clock-opt optimization Phase 21 Iter  3         0.00        0.00      9.91         -       0.000  2459924.75           0.039      1044

npo-clock-opt optimization Phase 22 Iter  1         0.00        0.00      9.91         -       0.000  2459924.75           0.039      1044
Running post-clock timing-driven placement.
Information: Current block utilization is '0.50890', effective utilization is '0.63333'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.50890', effective utilization is '0.63333'. (OPT-055)
chip utilization before DTDP: 0.63
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :        0.6                 
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.max_density                                :        0.6                 

Start transferring placement data.
Completed transferring placement data.
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 2407 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDHVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used  120  Alloctr  120  Proc    0 
[End of Read DB] Total (MB): Used  127  Alloctr  128  Proc 2407 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,24.72,24.20)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  127  Alloctr  128  Proc 2407 
Net statistics:
Total number of nets     = 544
Number of nets to route  = 537
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
7 nets are fully connected,
 of which 7 are detail routed and 0 are global routed.
1 nets have non-default rule clk_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  128  Proc 2407 
Average gCell capacity  3.05     on layer (1)    M1
Average gCell capacity  6.85     on layer (2)    M2
Average gCell capacity  7.47     on layer (3)    M3
Average gCell capacity  6.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.38     on layer (6)    M6
Average gCell capacity  4.26     on layer (7)    M7
Average gCell capacity  4.00     on layer (8)    M8
Average gCell capacity  4.00     on layer (9)    M9
Average gCell capacity  0.93     on layer (10)   MRDL
Average number of tracks per gCell 8.00  on layer (1)    M1
Average number of tracks per gCell 9.83  on layer (2)    M2
Average number of tracks per gCell 8.00  on layer (3)    M3
Average number of tracks per gCell 7.98  on layer (4)    M4
Average number of tracks per gCell 4.95  on layer (5)    M5
Average number of tracks per gCell 4.93  on layer (6)    M6
Average number of tracks per gCell 4.95  on layer (7)    M7
Average number of tracks per gCell 4.93  on layer (8)    M8
Average number of tracks per gCell 4.95  on layer (9)    M9
Average number of tracks per gCell 0.98  on layer (10)   MRDL
Number of gCells = 17220
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  128  Alloctr  129  Proc 2407 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used  128  Alloctr  129  Proc 2407 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  160  Alloctr  161  Proc 2407 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  160  Alloctr  161  Proc 2407 
Initial. Routing result:
Initial. Both Dirs: Overflow =   161 Max = 7 GRCs =   117 (3.40%)
Initial. H routing: Overflow =   118 Max = 7 (GRCs =  1) GRCs =    77 (4.47%)
Initial. V routing: Overflow =    43 Max = 5 (GRCs =  1) GRCs =    40 (2.32%)
Initial. M1         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.23%)
Initial. M2         Overflow =    41 Max = 5 (GRCs =  1) GRCs =    37 (2.15%)
Initial. M3         Overflow =   114 Max = 7 (GRCs =  1) GRCs =    73 (4.24%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.17%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2638.52
Initial. Layer M1 wire length = 42.47
Initial. Layer M2 wire length = 749.46
Initial. Layer M3 wire length = 1137.74
Initial. Layer M4 wire length = 677.54
Initial. Layer M5 wire length = 31.31
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3395
Initial. Via VIA12SQ_C count = 1260
Initial. Via VIA23SQ_C count = 1693
Initial. Via VIA34SQ_C count = 428
Initial. Via VIA45SQ count = 14
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  160  Alloctr  161  Proc 2407 
phase1. Routing result:
phase1. Both Dirs: Overflow =    15 Max = 3 GRCs =    13 (0.38%)
phase1. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     3 (0.17%)
phase1. V routing: Overflow =    11 Max = 3 (GRCs =  1) GRCs =    10 (0.58%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.12%)
phase1. M2         Overflow =    11 Max = 3 (GRCs =  1) GRCs =    10 (0.58%)
phase1. M3         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.06%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2686.90
phase1. Layer M1 wire length = 52.16
phase1. Layer M2 wire length = 756.03
phase1. Layer M3 wire length = 1096.58
phase1. Layer M4 wire length = 700.29
phase1. Layer M5 wire length = 81.82
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 3477
phase1. Via VIA12SQ_C count = 1268
phase1. Via VIA23SQ_C count = 1684
phase1. Via VIA34SQ_C count = 467
phase1. Via VIA45SQ count = 58
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  160  Alloctr  161  Proc 2407 

Congestion utilization per direction:
Average vertical track utilization   = 10.54 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  9.47 %
Peak    horizontal track utilization = 52.94 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  160  Alloctr  161  Proc 2407 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  153  Alloctr  153  Proc    0 
[GR: Done] Total (MB): Used  160  Alloctr  161  Proc 2407 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2407 
Using per-layer congestion maps for congestion reduction.
Information: 0.81% of design has horizontal routing density above target_routing_density of 0.80.
Information: 1.51% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.60. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 1.5% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.58 to 0.58. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 2.94367e+07
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.004586  Design MT = 0.500000  Target = 0.028567 (6.229 nominal)  MaxRC = 0.019896
eLpp: using low effort
eLpp: will optimize for scenario func_slow
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Scenario func_slow, iteration 1: expecting at least 5
Scenario func_slow, iteration 2: expecting at least 6
Scenario func_slow, iteration 3: expecting at least 6
Scenario func_slow, iteration 4: expecting at least 6
Scenario func_slow, iteration 5: expecting at least 6
Scenario func_slow, iteration 6: expecting at least 6
eLpp: of 542 nets, 542 have non-zero toggle rates, with a max toggle rate of 0.200
eLpp: created weights for 542 nets with range (0.9000 - 1.8735)
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  
Number of nets: 542
Amt power = 0.1
Weight range: (0.90002, 1.87348)
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.60. (PLACE-027)
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.18804e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 426 out of 748 cells, ratio = 0.569519
Total displacement = 187.571899(um)
Max displacement = 1.777600(um), G2_Datapath/Reg2/U4 (16.614000, 19.600000, 0) => (16.938999, 21.348600, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.12(um)
  0 ~  20% cells displacement <=      0.20(um)
  0 ~  30% cells displacement <=      0.26(um)
  0 ~  40% cells displacement <=      0.33(um)
  0 ~  50% cells displacement <=      0.39(um)
  0 ~  60% cells displacement <=      0.44(um)
  0 ~  70% cells displacement <=      0.52(um)
  0 ~  80% cells displacement <=      0.62(um)
  0 ~  90% cells displacement <=      0.82(um)
  0 ~ 100% cells displacement <=      1.78(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Information: Design 29th_MAY_PLACEMENT_DONE has 544 nets, 0 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.652221 ohm/um, via_r = 0.613459 ohm/cut, c = 0.122081 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.129274 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
----------------------------------------------------------------
Running legalize_placement
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 38 total shapes.
Layer M2: cached 171 shapes out of 247 total shapes.
Cached 513 vias out of 1444 total vias.

Legalizing Top Level Design simple_processor_Top ... 
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 138 ref cells (100 fillers) from library
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.2 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none   0.2000     none  
  LVTIMP   LVTIMP   0.2000     none     none  
  LVTIMP   LVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  LVTIMP   LVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      504.34          748        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    748
number of references:               138
number of site rows:                 37
number of locations attempted:     7553
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         523 (5749 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.156 um ( 0.26 row height)
rms weighted cell displacement:   0.156 um ( 0.26 row height)
max cell displacement:            0.499 um ( 0.83 row height)
avg cell displacement:            0.112 um ( 0.19 row height)
avg weighted cell displacement:   0.112 um ( 0.19 row height)
number of cells moved:              439
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: G1_Controller/U6 (SAEDHVT14_INV_0P5)
  Input location: (1.8362,8.1478)
  Legal location: (2.332,8.2)
  Displacement:   0.499 um ( 0.83 row height)
Cell: G1_Controller/U20 (SAEDHVT14_ND2_CDC_0P5)
  Input location: (1.5443,2.4793)
  Legal location: (1.888,2.2)
  Displacement:   0.443 um ( 0.74 row height)
Cell: G2_Datapath/add_top/U1 (SAEDHVT14_INV_0P5)
  Input location: (6.5603,17.6372)
  Legal location: (6.55,17.2)
  Displacement:   0.437 um ( 0.73 row height)
Cell: G2_Datapath/Reg3/U6 (SAEDHVT14_INV_0P5)
  Input location: (11.8727,10.1715)
  Legal location: (11.878,10.6)
  Displacement:   0.429 um ( 0.71 row height)
Cell: G2_Datapath/add_top/add1/csa_slice1/rca1/fa2/U1 (SAEDHVT14_OR2_0P5)
  Input location: (1.5771,13.2947)
  Legal location: (1.888,13)
  Displacement:   0.428 um ( 0.71 row height)
Cell: G2_Datapath/HFSBUF_753_2 (SAEDRVT14_BUF_S_2)
  Input location: (20.4896,5.3381)
  Legal location: (20.092,5.2)
  Displacement:   0.421 um ( 0.70 row height)
Cell: G2_Datapath/add_top/add1/csa_slice1/rca1/fa1/U1 (SAEDHVT14_OR2_0P5)
  Input location: (1.5007,17.3118)
  Legal location: (1.888,17.2)
  Displacement:   0.403 um ( 0.67 row height)
Cell: G1_Controller/Done_reg (SAEDHVT14_LDPQ_U_0P5)
  Input location: (1.5582,9.1699)
  Legal location: (1.888,9.4)
  Displacement:   0.402 um ( 0.67 row height)
Cell: G2_Datapath/add_top/add1/csa_slice1/rca2/fa0/h1/U1 (SAEDHVT14_AN2_MM_0P5)
  Input location: (1.5174,19.6902)
  Legal location: (1.888,19.6)
  Displacement:   0.381 um ( 0.64 row height)
Cell: G2_Datapath/add_top/add1/csa_slice1/rca2/fa1/h1/U1 (SAEDHVT14_AN2_MM_0P5)
  Input location: (1.5476,16.1699)
  Legal location: (1.888,16)
  Displacement:   0.380 um ( 0.63 row height)

Completed Legalization, Elapsed time =   0: 0: 1 
Moved 439 out of 748 cells, ratio = 0.586898
Total displacement = 84.582100(um)
Max displacement = 0.623000(um), G1_Controller/U20 (1.544300, 3.079300, 4) => (1.888000, 2.800000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.05(um)
  0 ~  20% cells displacement <=      0.08(um)
  0 ~  30% cells displacement <=      0.11(um)
  0 ~  40% cells displacement <=      0.16(um)
  0 ~  50% cells displacement <=      0.19(um)
  0 ~  60% cells displacement <=      0.22(um)
  0 ~  70% cells displacement <=      0.25(um)
  0 ~  80% cells displacement <=      0.29(um)
  0 ~  90% cells displacement <=      0.33(um)
  0 ~ 100% cells displacement <=      0.62(um)
Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Information: Design 29th_MAY_PLACEMENT_DONE has 544 nets, 0 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.652221 ohm/um, via_r = 0.613459 ohm/cut, c = 0.122081 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.129274 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


START_FUNC : postDtdpRefresh CPU :     90 s ( 0.03 hr) ELAPSE :    146 s ( 0.04 hr) MEM-PEAK :  1044 Mb
npo-clock-opt optimization Phase 24 Iter  1         0.00        0.00      9.91         0       0.000  2459924.75           0.041      1044
Running final optimization step.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
END_FUNC : postDtdpRefresh CPU :     90 s ( 0.03 hr) ELAPSE :    146 s ( 0.04 hr) MEM-PEAK :  1044 Mb

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 25 Iter  1         0.00        0.00      9.91         0       0.000  2459924.75           0.041      1044
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

npo-clock-opt optimization Phase 26 Iter  1         0.00        0.00      9.91         0       0.000  2459924.75           0.041      1044


Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 28 Iter  1         0.00        0.00      9.91         0       0.000  2459924.75           0.041      1044
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 28 Iter  2         0.00        0.00      9.91         0       0.000  2459924.75           0.042      1044
npo-clock-opt optimization Phase 28 Iter  3         0.00        0.00      9.91         0       0.000  2459924.75           0.042      1044

npo-clock-opt optimization Phase 29 Iter  1         0.00        0.00      9.91         0       0.000  2459924.75           0.042      1044
Running CCD-tns prior to Phase III of datapath opto
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 30

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_8
There is no CTS reference for ICG cells
There is no CTS reference for register cells
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
CTS NDR rule list:
   Clock: clock (mode func); Net Type: internal; Rule: clk_rule; Min Layer: M6; Max Layer: M7
   Clock: clock (mode func); Net Type: root;     Rule: clk_rule; Min Layer: M6; Max Layer: M7

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 38 total shapes.
Layer M2: cached 171 shapes out of 247 total shapes.
Cached 513 vias out of 1444 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
CCD initialization runtime: cpu 1.007846, elapsed 1.008909, speed up 0.998946.

CCD-Info: App options set by user
   No CCD app option is set.
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 331), data (VR 539, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.019208, Leakage = 0.004744, Internal = 0.009484, Switching = 0.004980
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.109081, TNHS = -9.921027, NHVP = 97

    Scenario func_fast  WNHS = -0.109081, TNHS = -9.921027, NHVP = 97
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.109081, TNHS = -9.921027, NHVP = 97
       Path Group INPUTS  WNHS = 0.359906, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.109, TNHS = -9.921, NHVP = 97
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.019208, Leakage = 0.004744, Internal = 0.009484, Switching = 0.004980

CCD: Before drc optimization


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.8722

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.109081, TNHS = -9.921027, NHVP = 97

    Scenario func_fast  WNHS = -0.109081, TNHS = -9.921027, NHVP = 97
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.109081, TNHS = -9.921027, NHVP = 97
       Path Group INPUTS  WNHS = 0.359906, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.109, TNHS = -9.921, NHVP = 97
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.019208, Leakage = 0.004744, Internal = 0.009484, Switching = 0.004980


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.4706

-------------------------------------------------


CCD: After Fast mode setup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.109081, TNHS = -9.921027, NHVP = 97

    Scenario func_fast  WNHS = -0.109081, TNHS = -9.921027, NHVP = 97
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.109081, TNHS = -9.921027, NHVP = 97
       Path Group INPUTS  WNHS = 0.359906, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.109, TNHS = -9.921, NHVP = 97
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.8857

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.109081, TNHS = -9.921027, NHVP = 97

    Scenario func_fast  WNHS = -0.109081, TNHS = -9.921027, NHVP = 97
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.109081, TNHS = -9.921027, NHVP = 97
       Path Group INPUTS  WNHS = 0.359906, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.109, TNHS = -9.921, NHVP = 97
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.019208, Leakage = 0.004744, Internal = 0.009484, Switching = 0.004980
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 0.555916, elapsed 0.557012, speed up 0.998032.
Mark clock trees...
Marking clock synthesized attributes

 CCD using TA only patch routing
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDHVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  125  Alloctr  125  Proc 2407 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,24.72,24.20)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  128  Alloctr  129  Proc 2433 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 544
Number of nets to route  = 5
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
3 nets are partially connected,
 of which 3 are detail routed and 0 are global routed.
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
1 nets have non-default rule clk_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  129  Alloctr  129  Proc 2433 
Average gCell capacity  2.99     on layer (1)    M1
Average gCell capacity  6.85     on layer (2)    M2
Average gCell capacity  7.47     on layer (3)    M3
Average gCell capacity  6.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.38     on layer (6)    M6
Average gCell capacity  4.26     on layer (7)    M7
Average gCell capacity  4.00     on layer (8)    M8
Average gCell capacity  4.00     on layer (9)    M9
Average gCell capacity  0.93     on layer (10)   MRDL
Average number of tracks per gCell 8.00  on layer (1)    M1
Average number of tracks per gCell 9.83  on layer (2)    M2
Average number of tracks per gCell 8.00  on layer (3)    M3
Average number of tracks per gCell 7.98  on layer (4)    M4
Average number of tracks per gCell 4.95  on layer (5)    M5
Average number of tracks per gCell 4.93  on layer (6)    M6
Average number of tracks per gCell 4.95  on layer (7)    M7
Average number of tracks per gCell 4.93  on layer (8)    M8
Average number of tracks per gCell 4.95  on layer (9)    M9
Average number of tracks per gCell 0.98  on layer (10)   MRDL
Number of gCells = 17220
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  129  Alloctr  130  Proc 2433 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used  129  Alloctr  130  Proc 2433 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  161  Alloctr  162  Proc 2449 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  161  Alloctr  162  Proc 2449 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  161  Alloctr  162  Proc 2449 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  161  Alloctr  162  Proc 2449 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ count = 0
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  161  Alloctr  162  Proc 2449 

Congestion utilization per direction:
Average vertical track utilization   =  0.49 %
Peak    vertical track utilization   = 13.64 %
Average horizontal track utilization =  0.60 %
Peak    horizontal track utilization = 15.38 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  161  Alloctr  161  Proc 2449 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   36  Proc   42 
[GR: Done] Total (MB): Used  161  Alloctr  161  Proc 2449 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc   42 
[End of Global Routing] Total (MB): Used  157  Alloctr  158  Proc 2449 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  121  Alloctr  122  Proc 2449 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 0 of 7


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  122  Alloctr  122  Proc 2449 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  122  Alloctr  122  Proc 2449 

Number of wires with overlap after iteration 1 = 0 of 5


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 4            VIA12SQ_C: 0
Number of M3 wires: 1            VIA23SQ_C: 2
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ: 0
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 5                 vias: 2

Total M1 wire length: 0.0
Total M2 wire length: 0.3
Total M3 wire length: 0.2
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 0.5

Longest M1 wire length: 0.0
Longest M2 wire length: 0.1
Longest M3 wire length: 0.2
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  121  Alloctr  122  Proc 2449 
Skip detail route
Updating the database ...
Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
Done with CCD-tns prior to Phase III of datapath opto
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Begin building search trees for block lib:29th_MAY_PLACEMENT_DONE.design
Done building search trees for block lib:29th_MAY_PLACEMENT_DONE.design (time 0s)
Information: Design 29th_MAY_PLACEMENT_DONE has 544 nets, 0 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.652221 ohm/um, via_r = 0.613459 ohm/cut, c = 0.122081 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.129274 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 542, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
INFO: Re-applying reduced scenarios after ccdTns step.

Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 30 Iter  1         0.00        0.00      9.92         0       0.000  2459924.75           0.043      1087

CCL: Total Usage Adjustment : 1
INFO: Derive row count 10 from GR congestion map (41/4)
INFO: Derive col count 10 from GR congestion map (42/4)
Convert timing mode ...
npo-clock-opt optimization Phase 31 Iter  1         0.00        0.00      9.92         0       0.000  2459924.75           0.049      1087
npo-clock-opt optimization Phase 31 Iter  2         0.00        0.00      9.92         0       0.000  2459924.75           0.049      1087
npo-clock-opt optimization Phase 31 Iter  3         0.00        0.00      9.92         0       0.000  2459924.75           0.049      1087
npo-clock-opt optimization Phase 31 Iter  4         0.00        0.00      9.92         0       0.000  2459924.75           0.049      1087
npo-clock-opt optimization Phase 31 Iter  5         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter  6         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter  7         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter  8         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter  9         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter 10         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter 11         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter 12         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter 13         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter 14         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter 15         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
npo-clock-opt optimization Phase 31 Iter 16         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 38 total shapes.
Layer M2: cached 171 shapes out of 250 total shapes.
Cached 513 vias out of 1445 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 32 Iter  1         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 33 Iter  1         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087

npo-clock-opt optimization Phase 34 Iter  1         0.00        0.00      9.92         0       0.000  2459924.75           0.050      1087
Layer bins has 1 layers:
--------------------------------------------
Layer bin    = 0
Routing rule = { MinLayer = M4(25)  MaxLayer = M9(35)  MaxVoltg = uninit }
Delay per mm = [0.070 0.070]
Stage delay  = [0.008797 0.008797] (ns)
Stage length = [126 126] (um)
Demand cost  = 1.000000
--------------------------------------------
APS-LA[ 1 ]: 0 block nets demoted in bin 0 (0 - 0) 

Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 35 Iter  1         0.00        0.00      9.92         0       0.000  2459924.75           0.051      1087

INFO: Enable clock_slack updates.
npo-clock-opt optimization Phase 36 Iter  1         0.00        0.00      9.92         0       0.000  2380809.25           0.051      1087
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 37 Iter  1         0.00        0.00      9.92         0       0.000  2380809.25           0.051      1087
npo-clock-opt optimization Phase 37 Iter  2         0.00        0.00      9.92         0       0.000  2380809.25           0.051      1087

npo-clock-opt optimization Phase 38 Iter  1         0.00        0.00      9.92         0       0.000  2347450.25           0.051      1087
npo-clock-opt optimization Phase 38 Iter  2         0.00        0.00      9.92         0       0.000  2347450.25           0.051      1087
npo-clock-opt optimization Phase 38 Iter  3         0.00        0.00      9.92         0       0.000  2347450.25           0.052      1087
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 786, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 786, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt optimization Phase 38 Iter  4         0.00        0.00      9.92         0       0.000  2347450.25           0.054      1087


npo-clock-opt optimization Phase 40 Iter  1         0.00        0.00      0.15         0       0.000  4450032.00           0.054      1087
Running CCD-wnsh_power_latch_phase2
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 30

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v125c/SAEDRVT14_BUF_S_8
There is no CTS reference for ICG cells
There is no CTS reference for register cells
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
CTS NDR rule list:
   Clock: clock (mode func); Net Type: internal; Rule: clk_rule; Min Layer: M6; Max Layer: M7
   Clock: clock (mode func); Net Type: root;     Rule: clk_rule; Min Layer: M6; Max Layer: M7

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 38 total shapes.
Layer M2: cached 171 shapes out of 250 total shapes.
Cached 513 vias out of 1445 total vias.
Information: Initializing classic cellmap without advanced rules enabled
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
CCD initialization runtime: cpu 1.028843, elapsed 1.031594, speed up 0.997333.

CCD-Info: App options set by user
   No CCD app option is set.
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 334), data (VR 852, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.023582, Leakage = 0.008669, Internal = 0.009669, Switching = 0.005245
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.093027, TNHS = -0.151516, NHVP = 2

    Scenario func_fast  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
       Path Group INPUTS  WNHS = 0.380268, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.093, TNHS = -0.152, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.023582, Leakage = 0.008669, Internal = 0.009669, Switching = 0.005245

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.4738

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.093027, TNHS = -0.151516, NHVP = 2

    Scenario func_fast  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
       Path Group INPUTS  WNHS = 0.380268, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.093, TNHS = -0.152, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.023582, Leakage = 0.008669, Internal = 0.009669, Switching = 0.005245

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.8785

-------------------------------------------------


CCD: After SC THS sizedown optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.093027, TNHS = -0.151516, NHVP = 2

    Scenario func_fast  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
       Path Group INPUTS  WNHS = 0.380268, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.093, TNHS = -0.152, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0121

-------------------------------------------------


CCD: After SC THS sizeup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.093027, TNHS = -0.151516, NHVP = 2

    Scenario func_fast  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
       Path Group INPUTS  WNHS = 0.380268, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.093, TNHS = -0.152, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)

CCD: After SC THS cluster-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.093027, TNHS = -0.151516, NHVP = 2

    Scenario func_fast  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
       Path Group INPUTS  WNHS = 0.380268, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.093, TNHS = -0.152, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0125

-------------------------------------------------


CCD: After SC THS partial-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.093027, TNHS = -0.151516, NHVP = 2

    Scenario func_fast  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
       Path Group INPUTS  WNHS = 0.380268, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.093, TNHS = -0.152, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          4
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          4
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9927

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.093027, TNHS = -0.151516, NHVP = 2

    Scenario func_fast  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
    Scenario func_slow
    Scenario func_fast
       Path Group CLOCK  WNHS = -0.093027, TNHS = -0.151516, NHVP = 2
       Path Group INPUTS  WNHS = 0.380268, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, WNHS = -0.093, TNHS = -0.152, NHVP = 2
CCD-QoR: Area: Clock Repeater Area (count) = 1.42 (4), Clock std Cell Area (count) = 1.42 (4), Flop Area (count) = 90.44 (97), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.023582, Leakage = 0.008669, Internal = 0.009669, Switching = 0.005245
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 1.052841, elapsed 1.053941, speed up 0.998956.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 38 total shapes.
Layer M2: cached 171 shapes out of 250 total shapes.
Cached 513 vias out of 1445 total vias.

Legalizing Top Level Design simple_processor_Top ... 
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 153 ref cells (100 fillers) from library


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      504.34         1061        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1061
number of references:               153
number of site rows:                 37
number of locations attempted:    13821
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         836 (9208 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.656 um ( 1.09 row height)
rms weighted cell displacement:   0.656 um ( 1.09 row height)
max cell displacement:            2.239 um ( 3.73 row height)
avg cell displacement:            0.517 um ( 0.86 row height)
avg weighted cell displacement:   0.517 um ( 0.86 row height)
number of cells moved:              725
number of large displacements:        6
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: G2_Datapath/Reg0/copt_h_inst_5852 (SAEDHVT14_DEL_R2V3_1)
  Input location: (15.282,8.2)
  Legal location: (13.95,6.4)
  Displacement:   2.239 um ( 3.73 row height)
Cell: G2_Datapath/Reg7/copt_h_inst_5677 (SAEDHVT14_DEL_R2V3_1)
  Input location: (20.092,4)
  Legal location: (21.35,2.2)
  Displacement:   2.196 um ( 3.66 row height)
Cell: G2_Datapath/Reg6/copt_h_inst_5665 (SAEDHVT14_DEL_R2V3_1)
  Input location: (20.536,20.8)
  Legal location: (21.276,19)
  Displacement:   1.946 um ( 3.24 row height)
Cell: G2_Datapath/A5/U7 (SAEDHVT14_AO32_4)
  Input location: (5.588,16.6)
  Legal location: (3.664,16.6)
  Displacement:   1.924 um ( 3.21 row height)
Cell: G2_Datapath/Reg2/copt_h_inst_5863 (SAEDHVT14_BUF_S_0P5)
  Input location: (20.684,11.8)
  Legal location: (22.164,10.6)
  Displacement:   1.905 um ( 3.18 row height)
Cell: G2_Datapath/Reg3/U3 (SAEDHVT14_AO32_4)
  Input location: (9.954,16.6)
  Legal location: (8.104,16.6)
  Displacement:   1.850 um ( 3.08 row height)
Cell: G2_Datapath/Reg3/copt_h_inst_5632 (SAEDHVT14_DEL_R2V3_1)
  Input location: (10.62,18.4)
  Legal location: (9.066,19)
  Displacement:   1.666 um ( 2.78 row height)
Cell: G2_Datapath/Reg7/copt_h_inst_5653 (SAEDHVT14_DEL_R2V3_1)
  Input location: (20.314,8.8)
  Legal location: (21.942,8.8)
  Displacement:   1.628 um ( 2.71 row height)
Cell: G2_Datapath/Reg7/copt_h_inst_5679 (SAEDHVT14_DEL_R2V3_1)
  Input location: (20.092,4.6)
  Legal location: (21.646,4.6)
  Displacement:   1.554 um ( 2.59 row height)
Cell: G2_Datapath/Reg4/copt_h_inst_5693 (SAEDHVT14_DEL_R2V3_1)
  Input location: (12.396,11.8)
  Legal location: (10.842,11.8)
  Displacement:   1.554 um ( 2.59 row height)

 CCD using TA only patch routing
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDHVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  129  Alloctr  130  Proc 2449 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,24.72,24.20)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  133  Alloctr  134  Proc 2486 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 857
Number of nets to route  = 5
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
1 nets have non-default rule clk_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  133  Alloctr  134  Proc 2486 
Average gCell capacity  1.93     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  7.47     on layer (3)    M3
Average gCell capacity  6.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.38     on layer (6)    M6
Average gCell capacity  4.26     on layer (7)    M7
Average gCell capacity  4.00     on layer (8)    M8
Average gCell capacity  4.00     on layer (9)    M9
Average gCell capacity  0.93     on layer (10)   MRDL
Average number of tracks per gCell 8.00  on layer (1)    M1
Average number of tracks per gCell 9.83  on layer (2)    M2
Average number of tracks per gCell 8.00  on layer (3)    M3
Average number of tracks per gCell 7.98  on layer (4)    M4
Average number of tracks per gCell 4.95  on layer (5)    M5
Average number of tracks per gCell 4.93  on layer (6)    M6
Average number of tracks per gCell 4.95  on layer (7)    M7
Average number of tracks per gCell 4.93  on layer (8)    M8
Average number of tracks per gCell 4.95  on layer (9)    M9
Average number of tracks per gCell 0.98  on layer (10)   MRDL
Number of gCells = 17220
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  134  Alloctr  134  Proc 2486 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used  134  Alloctr  134  Proc 2486 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  166  Alloctr  166  Proc 2486 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  166  Alloctr  166  Proc 2486 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 23.56
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 7.82
Initial. Layer M3 wire length = 15.74
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 47
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 43
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  166  Alloctr  166  Proc 2486 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 23.56
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 7.82
phase1. Layer M3 wire length = 15.74
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 47
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 43
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  166  Alloctr  166  Proc 2486 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 23.56
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 7.82
phase2. Layer M3 wire length = 15.74
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 47
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 43
phase2. Via VIA34SQ_C count = 4
phase2. Via VIA45SQ count = 0
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  166  Alloctr  166  Proc 2486 

Congestion utilization per direction:
Average vertical track utilization   =  0.52 %
Peak    vertical track utilization   = 16.67 %
Average horizontal track utilization =  0.68 %
Peak    horizontal track utilization = 15.38 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  165  Alloctr  166  Proc 2486 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   36  Proc   36 
[GR: Done] Total (MB): Used  165  Alloctr  166  Proc 2486 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc   36 
[End of Global Routing] Total (MB): Used  161  Alloctr  162  Proc 2486 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  125  Alloctr  126  Proc 2486 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 34 of 163


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    7 
[Track Assign: Iteration 0] Total (MB): Used  126  Alloctr  127  Proc 2494 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    7 
[Track Assign: Iteration 1] Total (MB): Used  126  Alloctr  127  Proc 2494 

Number of wires with overlap after iteration 1 = 24 of 126


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 50           VIA12SQ_C: 0
Number of M3 wires: 73           VIA23SQ_C: 95
Number of M4 wires: 3            VIA34SQ_C: 4
Number of M5 wires: 0            VIA45SQ: 0
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 126               vias: 99

Total M1 wire length: 0.0
Total M2 wire length: 11.6
Total M3 wire length: 25.4
Total M4 wire length: 0.1
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 37.0

Longest M1 wire length: 0.0
Longest M2 wire length: 1.2
Longest M3 wire length: 1.1
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    7 
[Track Assign: Done] Total (MB): Used  125  Alloctr  126  Proc 2494 
Skip detail route
Updating the database ...
Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
Done with CCD-wnsh_power_latch_phase2
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Begin building search trees for block lib:29th_MAY_PLACEMENT_DONE.design
Done building search trees for block lib:29th_MAY_PLACEMENT_DONE.design (time 0s)
Information: Design 29th_MAY_PLACEMENT_DONE has 857 nets, 0 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (10000 10000) (237180 232000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.651144 ohm/um, via_r = 0.609417 ohm/cut, c = 0.126967 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.135411 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 855, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 855, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: Re-applying reduced scenarios after CCD step.

CCL: Total Usage Adjustment : 1
INFO: Derive row count 10 from GR congestion map (41/4)
INFO: Derive col count 10 from GR congestion map (42/4)
Convert timing mode ...
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
npo-clock-opt optimization Phase 41 Iter  1         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 41 Iter  2         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 41 Iter  3         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 41 Iter  4         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 41 Iter  5         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 41 Iter  6         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 41 Iter  7         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 41 Iter  8         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 41 Iter  9         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131

npo-clock-opt optimization Phase 42 Iter  1         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131


npo-clock-opt optimization Phase 44 Iter  1         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 44 Iter  2         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 44 Iter  3         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131

npo-clock-opt optimization Phase 45 Iter  1         0.00        0.00      0.15         4       0.000  4450032.00           0.060      1131
npo-clock-opt optimization Phase 45 Iter  2         0.00        0.00      0.15         4       0.000  4450032.00           0.061      1131
npo-clock-opt optimization Phase 45 Iter  3         0.00        0.00      0.15         4       0.000  4450032.00           0.061      1131

npo-clock-opt optimization Phase 46 Iter  1         0.00        0.00      0.15         4       0.000  4450032.00           0.061      1131
npo-clock-opt optimization Phase 46 Iter  2         0.00        0.00      0.15         4       0.000  4450032.00           0.061      1131
npo-clock-opt optimization Phase 46 Iter  3         0.00        0.00      0.15         4       0.000  4450032.00           0.061      1131
npo-clock-opt optimization Phase 46 Iter  4         0.00        0.00      0.15         4       0.000  4450032.00           0.061      1131


START_FUNC : legalize_placement_pre_run_core CPU :    163 s ( 0.05 hr) ELAPSE :    219 s ( 0.06 hr) MEM-PEAK :  1131 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    163 s ( 0.05 hr) ELAPSE :    219 s ( 0.06 hr) MEM-PEAK :  1131 Mb
npo-clock-opt optimization Phase 48 Iter  1         0.00        0.00      0.15         4       0.000  4450032.00           0.061      1131
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 38 total shapes.
Layer M2: cached 171 shapes out of 255 total shapes.
Cached 513 vias out of 1489 total vias.

Legalizing Top Level Design simple_processor_Top ... 
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 153 ref cells (100 fillers) from library


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      504.34         1061        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1061
number of references:               153
number of site rows:                 37
number of locations attempted:     7862
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         836 (9208 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: G2_Datapath/add_top/add1/csa_slice1/ms0/U2 (SAEDHVT14_MUX2_U_0P5)
  Input location: (2.406,13.6)
  Legal location: (2.406,13.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G2_Datapath/add_top/add1/csa_slice1/ms0/U1 (SAEDHVT14_MUX2_U_0P5)
  Input location: (2.998,14.8)
  Legal location: (2.998,14.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G1_Controller/U49 (SAEDHVT14_MUX2_4)
  Input location: (4.478,1.6)
  Legal location: (4.478,1.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G1_Controller/U48 (SAEDHVT14_MUX2_4)
  Input location: (2.406,2.2)
  Legal location: (2.406,2.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G2_Datapath/add_top/add1/fa0/h1/copt_h_inst_5871 (SAEDRVT14_DEL_R2V3_2)
  Input location: (9.288,13)
  Legal location: (9.288,13)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G1_Controller/U11 (SAEDHVT14_INV_S_20)
  Input location: (2.406,6.4)
  Legal location: (2.406,6.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G2_Datapath/Reg1/dout_reg_4_ (SAEDRVT14_FDP_V2_1)
  Input location: (12.396,1.6)
  Legal location: (12.396,1.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G1_Controller/U57 (SAEDRVT14_MUX2_4)
  Input location: (2.85,2.8)
  Legal location: (2.85,2.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G1_Controller/U14 (SAEDRVT14_INV_S_0P5)
  Input location: (4.182,4)
  Legal location: (4.182,4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: G2_Datapath/add_top/add1/csa_slice1/ms0/U3 (SAEDHVT14_MUX2_U_0P5)
  Input location: (2.48,11.2)
  Legal location: (2.48,11.2)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Information: Design 29th_MAY_PLACEMENT_DONE has 857 nets, 0 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.651144 ohm/um, via_r = 0.609417 ohm/cut, c = 0.126967 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.135411 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 855, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 855, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
INFO: Re-applying min timing blockers.

npo-clock-opt optimization Phase 49 Iter  1         0.00        0.00      0.15         4       0.000  4450032.00           0.062      1131

npo-clock-opt optimization Phase 50 Iter  1         0.00        0.00      0.15         4       0.000  4450032.00           0.062      1131
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA2) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.060, wire/via-up 0.098. (ZRT-026)
Wire on layer (M3) needs more than one tracks
Via on layer (VIA2) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.098, wire/via-up 0.078. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.105, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDHVT14_NR3B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OAI22_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_OA221_U_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO32_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_AO32_4/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDHVT14_NR2_5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUX2_4/D0 has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  129  Alloctr  130  Proc 2494 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        off                 
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,24.72,24.20)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.074
layer M2, dir Ver, min width = 0.034, min space = 0.026 pitch = 0.06
layer M3, dir Hor, min width = 0.034, min space = 0.026 pitch = 0.074
layer M4, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.074
layer M5, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used  133  Alloctr  134  Proc 2494 
Net statistics:
Total number of nets     = 857
Number of nets to route  = 5
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
7 nets are fully connected,
 of which 7 are detail routed and 0 are global routed.
1 nets have non-default rule clk_rule
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used  133  Alloctr  134  Proc 2494 
Average gCell capacity  1.93     on layer (1)    M1
Average gCell capacity  6.99     on layer (2)    M2
Average gCell capacity  7.47     on layer (3)    M3
Average gCell capacity  6.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.38     on layer (6)    M6
Average gCell capacity  4.26     on layer (7)    M7
Average gCell capacity  4.00     on layer (8)    M8
Average gCell capacity  4.00     on layer (9)    M9
Average gCell capacity  0.93     on layer (10)   MRDL
Average number of tracks per gCell 8.00  on layer (1)    M1
Average number of tracks per gCell 9.83  on layer (2)    M2
Average number of tracks per gCell 8.00  on layer (3)    M3
Average number of tracks per gCell 7.98  on layer (4)    M4
Average number of tracks per gCell 4.95  on layer (5)    M5
Average number of tracks per gCell 4.93  on layer (6)    M6
Average number of tracks per gCell 4.95  on layer (7)    M7
Average number of tracks per gCell 4.93  on layer (8)    M8
Average number of tracks per gCell 4.95  on layer (9)    M9
Average number of tracks per gCell 0.98  on layer (10)   MRDL
Number of gCells = 17220
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used  134  Alloctr  134  Proc 2494 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used  134  Alloctr  134  Proc 2494 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  134  Proc 2494 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  166  Alloctr  166  Proc 2494 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  166  Alloctr  166  Proc 2494 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  166  Alloctr  166  Proc 2494 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ count = 0
phase2. Via VIA56SQ count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  166  Alloctr  166  Proc 2494 

Congestion utilization per direction:
Average vertical track utilization   =  0.50 %
Peak    vertical track utilization   = 22.22 %
Average horizontal track utilization =  0.71 %
Peak    horizontal track utilization = 15.38 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  165  Alloctr  166  Proc 2494 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   36  Alloctr   36  Proc    0 
[GR: Done] Total (MB): Used  165  Alloctr  166  Proc 2494 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  161  Alloctr  162  Proc 2494 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used  125  Alloctr  126  Proc 2494 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    2 
[Dr init] Total (MB): Used  134  Alloctr  135  Proc 2496 
Total number of nets = 857, of which 0 are not extracted
Total number of open nets = 850, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/20 Partitions, Violations =   1
Routed  2/20 Partitions, Violations =   0
Routed  3/20 Partitions, Violations =   2
Routed  4/20 Partitions, Violations =   2
Routed  5/20 Partitions, Violations =   0
Routed  6/20 Partitions, Violations =   1
Routed  7/20 Partitions, Violations =   1
Routed  8/20 Partitions, Violations =   6
Routed  9/20 Partitions, Violations =   6
Routed  10/20 Partitions, Violations =  6
Routed  11/20 Partitions, Violations =  6
Routed  12/20 Partitions, Violations =  1
Routed  13/20 Partitions, Violations =  2
Routed  14/20 Partitions, Violations =  1
Routed  15/20 Partitions, Violations =  1
Routed  16/20 Partitions, Violations =  1
Routed  17/20 Partitions, Violations =  0
Routed  18/20 Partitions, Violations =  0
Routed  19/20 Partitions, Violations =  0
Routed  20/20 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   28  Alloctr   28  Proc   20 
[Iter 0] Total (MB): Used  153  Alloctr  154  Proc 2514 

End DR iteration 0 with 20 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc   20 
[DR] Total (MB): Used  125  Alloctr  126  Proc 2514 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   20 
[DR: Done] Total (MB): Used  125  Alloctr  126  Proc 2514 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    274 micron
Total Number of Contacts =             208
Total Number of Wires =                314
Total Number of PtConns =              62
Total Number of Routed Wires =       314
Total Routed Wire Length =           227 micron
Total Number of Routed Contacts =       208
        Layer                 M1 :          0 micron
        Layer                 M2 :         30 micron
        Layer                 M3 :        151 micron
        Layer                 M4 :         70 micron
        Layer                 M5 :          2 micron
        Layer                 M6 :         17 micron
        Layer                 M7 :          5 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :          4
        Via       VIA56SQ_C(rot) :          4
        Via              VIA56SQ :          1
        Via         VIA45SQ(rot) :          9
        Via            VIA34SQ_C :         67
        Via          VIA3_34SQ_C :          4
        Via            VIA23SQ_C :          2
        Via       VIA23SQ_C(rot) :        106
        Via   VIA2_33_3SQ_C(rot) :          4
        Via            VIA12SQ_C :          7

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 208 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 112     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (112     vias)
    Layer VIA3       =  0.00% (0      / 71      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (71      vias)
    Layer VIA4       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.00% (0 / 208 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
    Layer VIA2       =  0.00% (0      / 112     vias)
    Layer VIA3       =  0.00% (0      / 71      vias)
    Layer VIA4       =  0.00% (0      / 9       vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
    Layer VIA6       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 208 vias)
 
    Layer VIA1       =  0.00% (0      / 7       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7       vias)
    Layer VIA2       =  0.00% (0      / 112     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (112     vias)
    Layer VIA3       =  0.00% (0      / 71      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (71      vias)
    Layer VIA4       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
    Layer VIA5       =  0.00% (0      / 5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5       vias)
    Layer VIA6       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 857
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'lib:29th_MAY_PLACEMENT_DONE.design'. (TIM-125)
Begin building search trees for block lib:29th_MAY_PLACEMENT_DONE.design
Done building search trees for block lib:29th_MAY_PLACEMENT_DONE.design (time 0s)
Information: Design 29th_MAY_PLACEMENT_DONE has 857 nets, 0 global routed, 5 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'simple_processor_Top'. (NEX-022)
Information: Design Average RC for design 29th_MAY_PLACEMENT_DONE  (NEX-011)
Information: r = 2.651144 ohm/um, via_r = 0.609417 ohm/cut, c = 0.126967 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.066665 ohm/um, via_r = 0.993713 ohm/cut, c = 0.135411 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 855, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 855, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 51 Iter  1         0.00        0.00      0.15         4       0.000  4450032.00           0.062      1152


END: COMMAND clock_opt, STAGE final_opto : Sun May 29, 2022 21:20:42.
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00        0.00      0.15         4       0.000  4450032.00           0.062      1152
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050010152  3.179565718448  5.567213454587  2.894454387461  6.565921217863  9.017937505874  3.349562275933  9.863454166480  6.078175664085  2.744209541123  8.318118104907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429416468  0.968752664628  6.613189423294  4.146578793224  7.876358918112  2.191135103696  0.108626516094  2.700163000410  3.840402764440  3.750207253169  7.663451342299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845005696  0.596111497035  4.701286096892  7.205135512169  8.278351398268  1.183725190997  3.579328873244  5.867624398251  7.173846085364  9.669810199761  7.591480847087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072353338  1.226270912080  7.050459194780  2.403928173631  6.139852544054  4.100210066110  1.419600954655  4.570761210692  5.624820508820  7.826858453678  4.759136918263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.621933297107  9.584587026385  2.041779087119  3.921161067338  0.650481182345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.842085630224  8.244488351196  3.504822405451  1.682717212888  7.173436218510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.884214674371  1.017056600142  5.811561366269  5.826731083342  4.349386792435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161296422  8.022019450568  2.603131285844  5.024802551363  1.359359521353  5.407563451201  2.049015842518  1.265325619839  0.417712013533  1.833873665081  6.448550237188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.796081354997  2.300523869254  0.754637730179  1.961422611696  2.781306841418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.544802563619  7.452713863732  1.902879624529  5.623408459547  7.269366508696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.422169149418  7.540426605134  0.000305017956  5.833785756721  4.754580789445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064238237  0.466118303718  4.029634971871  9.406611796875  2.789965861318  0.723297914657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967886224  3.291609415238  7.977175660813  5.095849759611  1.512372670128  7.396895220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326083131  4.423522552880  5.817943980636  2.343581822627  0.037327905045  0.494783740392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834162614  2.773566003167  6.652934575376  4.022447751365  6.796622702757  0.618565111981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.784912051014  9.244477867649  4.051643609534  5.907680419704  1.709515591590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.872544581996  9.532722019523  6.656214009097  9.409796758072  6.136996613139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513591059  9.666269474776  0.883341134938  3.292435021621  6.918317961214  2.422527831115  6.927096457351  9.141643692245  1.286645502201  9.569285460313  2.585847002480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.369117896230  5.316635567391  7.270164030810  7.178453760747  1.109988351474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.887437377020  9.208489554476  1.495169446745  7.734048517127  4.721424481592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.391368069424  6.976675180585  5.921039180218  9.647383589440  1.463835953161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505010933  3.317956475471  4.556720175458  7.289445438746  1.656592121786  3.901793750587  4.555359455093  3.986368517514  1.607864096408  5.274421034112  3.831814060490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.231265889109  4.270039401917  1.384097706444  0.375021805316  9.766348384229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.561423565824  4.586785512943  2.717331138536  4.966982199976  1.759141234708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.355451773965  5.457099204187  3.562439580882  0.782686925367  8.475916841826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.972349107210  7.958471165464  6.204124438711  9.392117286733  8.065041368234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010404462  1.909534505810  9.219704370951  2.091590006744  3.546609230842  6.814269405588  3.805712526522  4.824487394057  7.350461070545  1.168203101288  8.717346871851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.409935420937  1.101744129952  3.581135966626  9.582605588334  2.434931829243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616127849  3.802201961964  4.260313458584  4.502480255136  3.135935952135  3.540756845120  1.625415547751  8.126571020821  0.041750031353  3.183319746508  1.644858273718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.590112198999  7.230091845863  5.075442503017  9.196174641169  6.278133834141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847148791  7.746745788440  7.317127672142  1.981592074004  4.433141463713  8.041352498436  1.775994219861  9.745210845211  3.190266792452  9.562372225954  7.726939800869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.363720977441  8.754081129451  5.000019331795  6.583300955672  1.475451228944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.467125893871  8.402902956025  2.940640909687  5.278928966131  8.072322941465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.740674904023  8.797756025929  4.509563705961  1.151269647012  8.739682772051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162270918  9.438536401634  1.999976375914  8.734708776321  0.639326676790  7.806332698313  1.863866218788  0.581733857901  7.234337912262  7.003764170504  5.049471524039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283906261  4.698860663816  7.665232916475  7.402223505136  5.679694650275  7.061859761198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499948971  1.599905268601  4.924486245602  0.405143190953  4.590790421970  4.170954709159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268889467  7.608768411699  6.953211760890  4.665600230909  7.940901055807  2.613692811313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351357389  1.966626963299  3.088334443493  8.329243502162  1.691831796121  4.242252273111  5.013213608235  1.914103828162  6.128643380220  1.956950926031  3.258587950248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220003341  6.031353323360  7.246508364485  5.773718848483  7.311254829368  0.105503886714  9.857425742123  0.531602015677  2.727095233081  0.717877756074  7.110991085147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262506710  8.503017924646  2.141169827813  0.334141833553  7.515565094379  0.989360791367  0.609257790202  0.920887414385  7.149595774674  5.773436231712  7.472145698159

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clock
8: CLOCK
9: INPUTS
10: OUTPUTS

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -   0.0000     0.0000      0
    1   2        -          -   0.0000     0.0000      0
    1   3        -          -   0.0000     0.0000      0
    1   4        -          -   0.0000     0.0000      0
    1   5        -          -   0.0000     0.0000      0
    1   6        -          -   0.0000     0.0000      0
    1   7        -          -   0.0000     0.0000      0
    1   8        -          -   0.0927     0.1503      2
    1   9        -          -   0.0000     0.0000      0
    1  10        -          -   0.0000     0.0000      0
    2   1   0.0000     0.0000        -          -      -
    2   2   0.0000     0.0000        -          -      -
    2   3   0.0000     0.0000        -          -      -
    2   4   0.0000     0.0000        -          -      -
    2   5   0.0000     0.0000        -          -      -
    2   6   0.0000     0.0000        -          -      -
    2   7   0.0000     0.0000        -          -      -
    2   8   0.0000     0.0000        -          -      -
    2   9   0.0000     0.0000        -          -      -
    2  10   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0927     0.1503      2        0     0.0000        - 4450032.00
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        5 4218491.00
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0927     0.1503      2        0     0.0000        5 4450032.00       410.26        840        325         35
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0927     0.1503      2        0        5 4450032.00       410.26        840

npo-clock-opt command complete                CPU:   168 s (  0.05 hr )  ELAPSE:   224 s (  0.06 hr )  MEM-PEAK:  1152 MB
npo-clock-opt command statistics  CPU=109 sec (0.03 hr) ELAPSED=109 sec (0.03 hr) MEM-PEAK=1.125 GB
Information: Running auto PG connection. (NDM-099)
Information: Saving 'lib:29th_MAY_PLACEMENT_DONE.design' to 'lib:29th_MAY_CTS_DONE.design'. (DES-028)
****************************************
Report : constraint
        -all_violators
Design : simple_processor_Top
Version: P-2019.03-SP4
Date   : Sun May 29 21:20:42 2022
****************************************

   late_timing
   -----------

Error: None of the specified scenarios are active for setup analysis. (UIC-057)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
G2_Datapath/Reg2/dout_reg_3_/D (SAEDHVT14_FDP_V2LP_0P5)
                                   1.09 f         1.19           0.00    -0.09   CLOCK    func_fast
G2_Datapath/Reg2/dout_reg_2_/D (SAEDHVT14_FDP_V2LP_0P5)
                                   1.13 f         1.19           0.00    -0.06   CLOCK    func_fast

   Mode: func Corner: fast
   Scenario: func_fast
   max_transition                                                              
                             Required        Actual                            
   Net                      Transition     Transition        Slack  Violation  
  ---------------------------------------------------------------------------
   Bus[5]                       0.50           0.14           0.36  (MET)      

  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0



   Mode: func Corner: fast
   Scenario: func_fast
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
****************************************
 Report : target skew and latency
 Design : simple_processor_Top
 Date   : Sun May 29 21:20:42 2022
****************************************

##Target Skew

Clock                        Corner                        Target
-----------------------------------------------------------------
clock (mode func)            fast                          2
clock (mode func)            slow                          2

##Target Latency

Clock                        Corner                        Target
-----------------------------------------------------------------
clock (mode func)            fast                          0.003

##Max Level Count

Clock                                  Count
-----------------------------------------------------------------
No max level constraints found.

##Root NDR Fanout Limit

Clock                                  Fanout limit
-----------------------------------------------------------------
No Root NDR fanout limit constraints applied.
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario func_fast has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
Design : simple_processor_Top
Version: P-2019.03-SP4
Date   : Sun May 29 21:20:42 2022
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner fast ====
===========================================

================================================== Summary Table for Corner fast ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_fast
clock                                   M,D        97      2        4      1.42      1.42      0.03      0.02         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         97      2        4      1.42      1.42      0.03      0.02         0         0


===========================================
==== Summary Reporting for Corner slow ====
===========================================

================================================== Summary Table for Corner slow ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_slow
clock                                   M,D        97      2        4      1.42      1.42      0.03      0.02         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         97      2        4      1.42      1.42      0.03      0.02         0         0


****************************************
Report : qor
        -summary
Design : simple_processor_Top
Version: P-2019.03-SP4
Date   : Sun May 29 21:20:42 2022
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func_slow          (Setup)             8.60           0.00              0
Design             (Setup)             8.60           0.00              0

func_fast          (Hold)             -0.09          -0.15              2
Design             (Hold)             -0.09          -0.15              2
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                            410.26
Cell Area (netlist and physical only):          472.99
Nets with DRC Violations:        0
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : simple_processor_Top
Version: P-2019.03-SP4
Date   : Sun May 29 21:20:42 2022
****************************************

  Startpoint: G2_Datapath/Reg2/dout_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: G2_Datapath/Reg2/dout_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: CLOCK
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clock (rise edge)                          0.00      0.00
  clock network delay (propagated)                 1.03      1.03

  G2_Datapath/Reg2/dout_reg_3_/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                   0.00      1.03 r
  G2_Datapath/Reg2/dout_reg_3_/Q (SAEDHVT14_FDP_V2LP_0P5)
                                                   0.04      1.06 f
  G2_Datapath/Reg2/U5/X (SAEDHVT14_AO32_4)         0.03      1.09 f
  G2_Datapath/Reg2/dout_reg_3_/D (SAEDHVT14_FDP_V2LP_0P5)
                                                   0.00      1.09 f
  data arrival time                                          1.09

  clock clock (rise edge)                          0.00      0.00
  clock network delay (propagated)                 1.03      1.03
  G2_Datapath/Reg2/dout_reg_3_/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                   0.00      1.03 r
  clock uncertainty                                0.15      1.18
  library hold time                                0.01      1.19
  data required time                                         1.19
  ------------------------------------------------------------------------
  data required time                                         1.19
  data arrival time                                         -1.09
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.09


****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : simple_processor_Top
Version: P-2019.03-SP4
Date   : Sun May 29 21:20:42 2022
****************************************

  Startpoint: Resetn (input port clocked by clock)
  Endpoint: G2_Datapath/Reg1/dout_reg_4_ (rising edge-triggered flip-flop clocked by clock)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clock (rise edge)                          0.00      0.00
  clock network delay (ideal)                      1.03      1.03
  input external delay                             1.00      2.03

  Resetn (in)                                      0.01      2.04 r
  G2_Datapath/HFSBUF_753_2/X (SAEDHVT14_BUF_UCDC_0P5)
                                                   0.09      2.12 r
  G2_Datapath/Reg1/U10/X (SAEDHVT14_AO32_4)        0.05      2.17 r
  G2_Datapath/Reg1/copt_h_inst_5558/X (SAEDHVT14_DEL_R2V3_1)
                                                   0.03      2.20 r
  G2_Datapath/Reg1/copt_h_inst_5559/X (SAEDHVT14_DEL_R2V3_1)
                                                   0.03      2.23 r
  G2_Datapath/Reg1/copt_h_inst_5560/X (SAEDHVT14_DEL_R2V3_1)
                                                   0.03      2.26 r
  G2_Datapath/Reg1/copt_h_inst_5561/X (SAEDHVT14_BUF_U_0P5)
                                                   0.01      2.27 r
  G2_Datapath/Reg1/dout_reg_4_/D (SAEDRVT14_FDP_V2_1)
                                                   0.00      2.27 r
  data arrival time                                          2.27

  clock clock (rise edge)                         10.00     10.00
  clock network delay (propagated)                 1.03     11.03
  G2_Datapath/Reg1/dout_reg_4_/CK (SAEDRVT14_FDP_V2_1)
                                                   0.00     11.03 r
  clock uncertainty                               -0.15     10.88
  library setup time                              -0.01     10.87
  data required time                                        10.87
  ------------------------------------------------------------------------
  data required time                                        10.87
  data arrival time                                         -2.27
  ------------------------------------------------------------------------
  slack (MET)                                                8.60


1
icc2_shell> check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 38 total shapes.
Layer M2: cached 171 shapes out of 276 total shapes.
Cached 513 vias out of 1446 total vias.

check_legality for block design simple_processor_Top ... 
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_tt0p8v125c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt_tt0p8v125c:SAEDHVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt_tt0p8v125c:SAEDLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell EXPLORE_physical_only:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 153 ref cells (100 fillers) from library


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  HVTIMP   HVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
  LVTIMP   LVTIMP     none     none     none   1 4 5 6 7 9 10 14 17 18 20 34 66
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------

Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking layer rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design simple_processor_Top succeeded!


check_legality succeeded.

**************************

1
icc2_shell> save_block -as 29th_MAY_CTS_DONE
Information: Overwriting block '29th_MAY_CTS_DONE.design' in library 'lib'. (DES-025)
1
icc2_shell> close_blocks -f
Closing block 'lib:29th_MAY_PLACEMENT_DONE.design'
Information: The net parasitics of block simple_processor_Top are cleared. (TIM-123)
1
icc2_shell> stop_gui
icc2_shell> close_lib lib
Closing library 'lib'
1
icc2_shell> exit
Maximum memory usage for this session: 1152.18 MB
CPU usage for this session:    193 seconds (  0.05 hours)
Elapsed time for this session:    417 seconds (  0.12 hours)
Thank you for using IC Compiler II.

