INFO: [VRFC 10-163] Analyzing VHDL file "D:/Trabajos/Github/Digitales1/Practica 2/Part3/Part3/Part3.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
