// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "depthwise_conv2d_fix_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic depthwise_conv2d_fix_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic depthwise_conv2d_fix_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_state1 = "1";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_state2 = "10";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_state3 = "100";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_state4 = "1000";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_state5 = "10000";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_state6 = "100000";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_state7 = "1000000";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage0 = "10000000";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage1 = "100000000";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage2 = "1000000000";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage3 = "10000000000";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage4 = "100000000000";
const sc_lv<13> depthwise_conv2d_fix_2::ap_ST_fsm_state19 = "1000000000000";
const bool depthwise_conv2d_fix_2::ap_const_boolean_1 = true;
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_A = "1010";
const bool depthwise_conv2d_fix_2::ap_const_boolean_0 = false;
const sc_lv<1> depthwise_conv2d_fix_2::ap_const_lv1_0 = "0";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_B = "1011";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_7 = "111";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_8 = "1000";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_9 = "1001";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_1 = "1";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_2 = "10";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_3 = "11";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_4 = "100";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_5 = "101";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_6 = "110";
const sc_lv<1> depthwise_conv2d_fix_2::ap_const_lv1_1 = "1";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_0 = "00000";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_C = "1100";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_0 = "000000000";
const sc_lv<10> depthwise_conv2d_fix_2::ap_const_lv10_0 = "0000000000";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_10 = "10000";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_1 = "1";
const sc_lv<3> depthwise_conv2d_fix_2::ap_const_lv3_0 = "000";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_1 = "1";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_2 = "10";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_3 = "11";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_4 = "100";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_5 = "101";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_6 = "110";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_7 = "111";
const sc_lv<8> depthwise_conv2d_fix_2::ap_const_lv8_8 = "1000";
const sc_lv<16> depthwise_conv2d_fix_2::ap_const_lv16_0 = "0000000000000000";
const sc_lv<10> depthwise_conv2d_fix_2::ap_const_lv10_1 = "1";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_1 = "1";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_2 = "10";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_2 = "10";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_E = "1110";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_1D = "11101";

depthwise_conv2d_fix_2::depthwise_conv2d_fix_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mux_164_16_1_1_x_U34 = new network_mux_164_16_1_1_x<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,4,16>("network_mux_164_16_1_1_x_U34");
    network_mux_164_16_1_1_x_U34->din0(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din1(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din2(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din3(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din4(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din5(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din6(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din7(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din8(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din9(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din10(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din11(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din12(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din13(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din14(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din15(ap_var_for_const0);
    network_mux_164_16_1_1_x_U34->din16(trunc_ln27_reg_1080);
    network_mux_164_16_1_1_x_U34->dout(tmp_2_fu_576_p18);
    network_mac_muladd_9ns_6ns_5ns_14_1_1_U35 = new network_mac_muladd_9ns_6ns_5ns_14_1_1<1,1,9,6,5,14>("network_mac_muladd_9ns_6ns_5ns_14_1_1_U35");
    network_mac_muladd_9ns_6ns_5ns_14_1_1_U35->din0(grp_fu_970_p0);
    network_mac_muladd_9ns_6ns_5ns_14_1_1_U35->din1(grp_fu_970_p1);
    network_mac_muladd_9ns_6ns_5ns_14_1_1_U35->din2(grp_fu_970_p2);
    network_mac_muladd_9ns_6ns_5ns_14_1_1_U35->dout(grp_fu_970_p3);
    network_mul_mul_16s_16s_30_1_1_U36 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U36");
    network_mul_mul_16s_16s_30_1_1_U36->din0(mul_ln40_fu_976_p0);
    network_mul_mul_16s_16s_30_1_1_U36->din1(reg_362);
    network_mul_mul_16s_16s_30_1_1_U36->dout(mul_ln40_fu_976_p2);
    network_mul_mul_16s_16s_30_1_1_U37 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U37");
    network_mul_mul_16s_16s_30_1_1_U37->din0(mul_ln40_1_fu_982_p0);
    network_mul_mul_16s_16s_30_1_1_U37->din1(reg_367);
    network_mul_mul_16s_16s_30_1_1_U37->dout(mul_ln40_1_fu_982_p2);
    network_mul_mul_16s_16s_30_1_1_U38 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U38");
    network_mul_mul_16s_16s_30_1_1_U38->din0(mul_ln40_2_fu_988_p0);
    network_mul_mul_16s_16s_30_1_1_U38->din1(reg_362);
    network_mul_mul_16s_16s_30_1_1_U38->dout(mul_ln40_2_fu_988_p2);
    network_mul_mul_16s_16s_30_1_1_U39 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U39");
    network_mul_mul_16s_16s_30_1_1_U39->din0(mul_ln40_3_fu_994_p0);
    network_mul_mul_16s_16s_30_1_1_U39->din1(reg_367);
    network_mul_mul_16s_16s_30_1_1_U39->dout(mul_ln40_3_fu_994_p2);
    network_mul_mul_16s_16s_30_1_1_U40 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U40");
    network_mul_mul_16s_16s_30_1_1_U40->din0(mul_ln40_4_fu_1000_p0);
    network_mul_mul_16s_16s_30_1_1_U40->din1(reg_362);
    network_mul_mul_16s_16s_30_1_1_U40->dout(mul_ln40_4_fu_1000_p2);
    network_mul_mul_16s_16s_30_1_1_U41 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U41");
    network_mul_mul_16s_16s_30_1_1_U41->din0(mul_ln40_5_fu_1006_p0);
    network_mul_mul_16s_16s_30_1_1_U41->din1(reg_367);
    network_mul_mul_16s_16s_30_1_1_U41->dout(mul_ln40_5_fu_1006_p2);
    network_mul_mul_16s_16s_30_1_1_U42 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U42");
    network_mul_mul_16s_16s_30_1_1_U42->din0(mul_ln40_6_fu_1012_p0);
    network_mul_mul_16s_16s_30_1_1_U42->din1(reg_362);
    network_mul_mul_16s_16s_30_1_1_U42->dout(mul_ln40_6_fu_1012_p2);
    network_mul_mul_16s_16s_30_1_1_U43 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U43");
    network_mul_mul_16s_16s_30_1_1_U43->din0(mul_ln40_7_fu_1018_p0);
    network_mul_mul_16s_16s_30_1_1_U43->din1(reg_367);
    network_mul_mul_16s_16s_30_1_1_U43->dout(mul_ln40_7_fu_1018_p2);
    network_mul_mul_16s_16s_30_1_1_U44 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U44");
    network_mul_mul_16s_16s_30_1_1_U44->din0(mul_ln40_8_fu_1024_p0);
    network_mul_mul_16s_16s_30_1_1_U44->din1(reg_362);
    network_mul_mul_16s_16s_30_1_1_U44->dout(mul_ln40_8_fu_1024_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln23_1_fu_419_p2);
    sensitive << ( zext_ln40_reg_1030 );
    sensitive << ( phi_mul_reg_304 );

    SC_METHOD(thread_add_ln23_fu_414_p2);
    sensitive << ( zext_ln48_reg_1042 );
    sensitive << ( phi_mul5_reg_316 );

    SC_METHOD(thread_add_ln27_1_fu_467_p2);
    sensitive << ( add_ln27_reg_1085 );

    SC_METHOD(thread_add_ln27_2_fu_477_p2);
    sensitive << ( add_ln27_reg_1085 );

    SC_METHOD(thread_add_ln27_3_fu_487_p2);
    sensitive << ( add_ln27_reg_1085 );

    SC_METHOD(thread_add_ln27_4_fu_497_p2);
    sensitive << ( add_ln27_reg_1085 );

    SC_METHOD(thread_add_ln27_5_fu_507_p2);
    sensitive << ( add_ln27_reg_1085 );

    SC_METHOD(thread_add_ln27_6_fu_517_p2);
    sensitive << ( add_ln27_reg_1085 );

    SC_METHOD(thread_add_ln27_7_fu_527_p2);
    sensitive << ( add_ln27_reg_1085 );

    SC_METHOD(thread_add_ln27_8_fu_537_p2);
    sensitive << ( add_ln27_reg_1085 );

    SC_METHOD(thread_add_ln27_fu_456_p2);
    sensitive << ( zext_ln27_fu_436_p1 );
    sensitive << ( zext_ln27_1_fu_452_p1 );

    SC_METHOD(thread_add_ln32_fu_618_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_332_p4 );

    SC_METHOD(thread_add_ln40_10_fu_817_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1311 );
    sensitive << ( zext_ln40_5_reg_1318 );

    SC_METHOD(thread_add_ln40_2_fu_710_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1264 );
    sensitive << ( zext_ln40_3_fu_706_p1 );

    SC_METHOD(thread_add_ln40_3_fu_737_p2);
    sensitive << ( out_w_0_mid2_reg_1246 );

    SC_METHOD(thread_add_ln40_4_fu_746_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1264 );
    sensitive << ( zext_ln40_5_fu_742_p1 );

    SC_METHOD(thread_add_ln40_5_fu_756_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1276 );
    sensitive << ( zext_ln40_1_reg_1283 );

    SC_METHOD(thread_add_ln40_6_fu_791_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1276 );
    sensitive << ( zext_ln40_3_reg_1300 );

    SC_METHOD(thread_add_ln40_7_fu_800_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1276 );
    sensitive << ( zext_ln40_5_reg_1318 );

    SC_METHOD(thread_add_ln40_8_fu_809_p2);
    sensitive << ( zext_ln40_1_reg_1283 );
    sensitive << ( tmp10_2_0_mid2_reg_1311 );

    SC_METHOD(thread_add_ln40_9_fu_813_p2);
    sensitive << ( zext_ln40_3_reg_1300 );
    sensitive << ( tmp10_2_0_mid2_reg_1311 );

    SC_METHOD(thread_add_ln40_fu_691_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1264 );
    sensitive << ( zext_ln40_1_fu_688_p1 );

    SC_METHOD(thread_add_ln48_1_fu_855_p2);
    sensitive << ( tmp_2_reg_1222 );
    sensitive << ( trunc_ln_reg_1339 );

    SC_METHOD(thread_add_ln48_2_fu_889_p2);
    sensitive << ( trunc_ln48_1_reg_1374 );
    sensitive << ( trunc_ln48_2_reg_1379 );

    SC_METHOD(thread_add_ln48_3_fu_893_p2);
    sensitive << ( trunc_ln48_s_reg_1344 );
    sensitive << ( add_ln48_2_fu_889_p2 );

    SC_METHOD(thread_add_ln48_4_fu_956_p2);
    sensitive << ( add_ln48_1_reg_1394 );
    sensitive << ( add_ln48_3_reg_1414 );

    SC_METHOD(thread_add_ln48_5_fu_937_p2);
    sensitive << ( trunc_ln48_3_reg_1399 );
    sensitive << ( trunc_ln48_4_reg_1404 );

    SC_METHOD(thread_add_ln48_6_fu_941_p2);
    sensitive << ( trunc_ln48_6_reg_1424 );
    sensitive << ( trunc_ln48_7_reg_1429 );

    SC_METHOD(thread_add_ln48_7_fu_945_p2);
    sensitive << ( trunc_ln48_5_reg_1419 );
    sensitive << ( add_ln48_6_fu_941_p2 );

    SC_METHOD(thread_add_ln48_8_fu_950_p2);
    sensitive << ( add_ln48_7_fu_945_p2 );
    sensitive << ( add_ln48_5_fu_937_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state19);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state11_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state12_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state13_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state14_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state15_pp0_stage2_iter1);

    SC_METHOD(thread_ap_block_state16_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state17_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state18_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state9_pp0_stage1_iter0);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state8);
    sensitive << ( icmp_ln32_fu_613_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln23_fu_424_p2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_332_p4);
    sensitive << ( indvar_flatten_reg_328 );
    sensitive << ( icmp_ln32_reg_1227 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( add_ln32_reg_1231 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_343_p4);
    sensitive << ( out_h_0_reg_339 );
    sensitive << ( icmp_ln32_reg_1227 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp10_0_0_mid2_v_v_v_1_reg_1253 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_355_p4);
    sensitive << ( out_w_0_reg_351 );
    sensitive << ( icmp_ln32_reg_1227 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( out_w_reg_1295 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln23_fu_424_p2 );

    SC_METHOD(thread_bound_fu_408_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( bound_fu_408_p00 );

    SC_METHOD(thread_bound_fu_408_p00);
    sensitive << ( empty_fu_392_p1 );

    SC_METHOD(thread_bound_fu_408_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( bound_fu_408_p10 );

    SC_METHOD(thread_bound_fu_408_p10);
    sensitive << ( empty_56_fu_396_p1 );

    SC_METHOD(thread_bound_fu_408_p2);
    sensitive << ( bound_fu_408_p0 );
    sensitive << ( bound_fu_408_p1 );

    SC_METHOD(thread_empty_56_fu_396_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_empty_fu_392_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_grp_fu_970_p0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln32_reg_1227 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( grp_fu_970_p00 );

    SC_METHOD(thread_grp_fu_970_p00);
    sensitive << ( tmp12_mid2_v_v_reg_1271 );

    SC_METHOD(thread_grp_fu_970_p1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln32_reg_1227 );
    sensitive << ( zext_ln48_1_cast_reg_1047 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_grp_fu_970_p2);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln32_reg_1227 );
    sensitive << ( zext_ln40_1_reg_1283 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_icmp_ln23_fu_424_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( out_d_0_reg_293 );

    SC_METHOD(thread_icmp_ln32_fu_613_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( bound_reg_1057 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_332_p4 );

    SC_METHOD(thread_icmp_ln33_fu_630_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( empty_reg_1052 );
    sensitive << ( icmp_ln32_fu_613_p2 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_355_p4 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln40_4_fu_715_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln40_7_fu_760_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln40_9_fu_804_p1 );
    sensitive << ( zext_ln40_10_fu_847_p1 );
    sensitive << ( zext_ln40_12_fu_885_p1 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln40_2_fu_696_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln40_6_fu_751_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln40_8_fu_795_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln40_11_fu_851_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( zext_ln27_2_fu_462_p1 );
    sensitive << ( zext_ln27_3_fu_472_p1 );
    sensitive << ( zext_ln27_6_fu_502_p1 );
    sensitive << ( zext_ln27_8_fu_522_p1 );
    sensitive << ( zext_ln27_10_fu_542_p1 );

    SC_METHOD(thread_kernel_address1);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( zext_ln27_4_fu_482_p1 );
    sensitive << ( zext_ln27_5_fu_492_p1 );
    sensitive << ( zext_ln27_7_fu_512_p1 );
    sensitive << ( zext_ln27_9_fu_532_p1 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_kernel_ce1);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_mul_ln40_1_fu_982_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( sext_ln27_1_reg_1182 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_mul_ln40_2_fu_988_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( sext_ln27_2_reg_1187 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln40_3_fu_994_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( sext_ln27_3_reg_1192 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln40_4_fu_1000_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( sext_ln27_4_reg_1197 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_mul_ln40_5_fu_1006_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( sext_ln27_5_reg_1202 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_mul_ln40_6_fu_1012_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( sext_ln27_6_reg_1207 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln40_7_fu_1018_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( sext_ln27_7_reg_1212 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln40_8_fu_1024_p0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( sext_ln30_reg_1217 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln40_fu_976_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( sext_ln27_reg_1177 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_out_d_fu_430_p2);
    sensitive << ( out_d_0_reg_293 );

    SC_METHOD(thread_out_h_fu_624_p2);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_343_p4 );

    SC_METHOD(thread_out_w_0_mid2_fu_635_p3);
    sensitive << ( icmp_ln33_fu_630_p2 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_355_p4 );

    SC_METHOD(thread_out_w_fu_701_p2);
    sensitive << ( out_w_0_mid2_reg_1246 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln48_1_fu_966_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln48_8_reg_1434 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( add_ln48_4_fu_956_p2 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln32_reg_1227_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_sext_ln27_1_fu_550_p1);
    sensitive << ( kernel_load_1_reg_1117 );

    SC_METHOD(thread_sext_ln27_2_fu_553_p1);
    sensitive << ( kernel_load_2_reg_1122 );

    SC_METHOD(thread_sext_ln27_3_fu_556_p1);
    sensitive << ( kernel_load_3_reg_1137 );

    SC_METHOD(thread_sext_ln27_4_fu_559_p1);
    sensitive << ( kernel_load_4_reg_1142 );

    SC_METHOD(thread_sext_ln27_5_fu_562_p1);
    sensitive << ( kernel_load_5_reg_1157 );

    SC_METHOD(thread_sext_ln27_6_fu_565_p1);
    sensitive << ( kernel_load_6_reg_1162 );

    SC_METHOD(thread_sext_ln27_7_fu_568_p1);
    sensitive << ( kernel_q1 );

    SC_METHOD(thread_sext_ln27_fu_547_p1);
    sensitive << ( kernel_load_reg_1102 );

    SC_METHOD(thread_sext_ln30_fu_572_p1);
    sensitive << ( kernel_q0 );

    SC_METHOD(thread_sext_ln4_fu_372_p1);
    sensitive << ( input_width );

    SC_METHOD(thread_shl_ln_fu_444_p3);
    sensitive << ( trunc_ln27_fu_440_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_663_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp10_0_0_mid2_fu_663_p00 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_663_p00);
    sensitive << ( tmp10_0_0_mid2_v_v_fu_653_p2 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_663_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln40_1_cast29_reg_1035 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_663_p2);
    sensitive << ( tmp10_0_0_mid2_fu_663_p0 );
    sensitive << ( tmp10_0_0_mid2_fu_663_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_v_v_fu_653_p2);
    sensitive << ( phi_mul_reg_304 );
    sensitive << ( tmp10_0_0_mid2_v_v_v_fu_649_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_v_v_v_1_fu_643_p3);
    sensitive << ( out_h_0_reg_339 );
    sensitive << ( out_h_reg_1236 );
    sensitive << ( icmp_ln33_reg_1241 );

    SC_METHOD(thread_tmp10_0_0_mid2_v_v_v_fu_649_p1);
    sensitive << ( tmp10_0_0_mid2_v_v_v_1_fu_643_p3 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_683_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( tmp10_1_0_mid2_fu_683_p00 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_683_p00);
    sensitive << ( tmp10_1_0_mid2_v_v_fu_674_p2 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_683_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln40_1_cast29_reg_1035 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_683_p2);
    sensitive << ( tmp10_1_0_mid2_fu_683_p0 );
    sensitive << ( tmp10_1_0_mid2_fu_683_p1 );

    SC_METHOD(thread_tmp10_1_0_mid2_v_v_fu_674_p2);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1258 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_729_p0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( tmp10_2_0_mid2_fu_729_p00 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_729_p00);
    sensitive << ( tmp10_2_0_mid2_v_v_fu_720_p2 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_729_p1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln40_1_cast29_reg_1035 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_729_p2);
    sensitive << ( tmp10_2_0_mid2_fu_729_p0 );
    sensitive << ( tmp10_2_0_mid2_fu_729_p1 );

    SC_METHOD(thread_tmp10_2_0_mid2_v_v_fu_720_p2);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1258 );

    SC_METHOD(thread_tmp12_mid2_v_v_fu_668_p2);
    sensitive << ( phi_mul5_reg_316 );
    sensitive << ( tmp10_0_0_mid2_v_v_v_fu_649_p1 );

    SC_METHOD(thread_trunc_ln27_fu_440_p1);
    sensitive << ( out_d_0_reg_293 );

    SC_METHOD(thread_zext_ln27_10_fu_542_p1);
    sensitive << ( add_ln27_8_fu_537_p2 );

    SC_METHOD(thread_zext_ln27_1_fu_452_p1);
    sensitive << ( shl_ln_fu_444_p3 );

    SC_METHOD(thread_zext_ln27_2_fu_462_p1);
    sensitive << ( add_ln27_fu_456_p2 );

    SC_METHOD(thread_zext_ln27_3_fu_472_p1);
    sensitive << ( add_ln27_1_fu_467_p2 );

    SC_METHOD(thread_zext_ln27_4_fu_482_p1);
    sensitive << ( add_ln27_2_fu_477_p2 );

    SC_METHOD(thread_zext_ln27_5_fu_492_p1);
    sensitive << ( add_ln27_3_fu_487_p2 );

    SC_METHOD(thread_zext_ln27_6_fu_502_p1);
    sensitive << ( add_ln27_4_fu_497_p2 );

    SC_METHOD(thread_zext_ln27_7_fu_512_p1);
    sensitive << ( add_ln27_5_fu_507_p2 );

    SC_METHOD(thread_zext_ln27_8_fu_522_p1);
    sensitive << ( add_ln27_6_fu_517_p2 );

    SC_METHOD(thread_zext_ln27_9_fu_532_p1);
    sensitive << ( add_ln27_7_fu_527_p2 );

    SC_METHOD(thread_zext_ln27_fu_436_p1);
    sensitive << ( out_d_0_reg_293 );

    SC_METHOD(thread_zext_ln40_10_fu_847_p1);
    sensitive << ( add_ln40_8_reg_1359 );

    SC_METHOD(thread_zext_ln40_11_fu_851_p1);
    sensitive << ( add_ln40_9_reg_1364 );

    SC_METHOD(thread_zext_ln40_12_fu_885_p1);
    sensitive << ( add_ln40_10_reg_1369 );

    SC_METHOD(thread_zext_ln40_1_cast29_fu_380_p1);
    sensitive << ( sext_ln4_fu_372_p1 );

    SC_METHOD(thread_zext_ln40_1_fu_688_p1);
    sensitive << ( out_w_0_mid2_reg_1246 );

    SC_METHOD(thread_zext_ln40_2_fu_696_p1);
    sensitive << ( add_ln40_fu_691_p2 );

    SC_METHOD(thread_zext_ln40_3_fu_706_p1);
    sensitive << ( out_w_fu_701_p2 );

    SC_METHOD(thread_zext_ln40_4_fu_715_p1);
    sensitive << ( add_ln40_2_fu_710_p2 );

    SC_METHOD(thread_zext_ln40_5_fu_742_p1);
    sensitive << ( add_ln40_3_fu_737_p2 );

    SC_METHOD(thread_zext_ln40_6_fu_751_p1);
    sensitive << ( add_ln40_4_fu_746_p2 );

    SC_METHOD(thread_zext_ln40_7_fu_760_p1);
    sensitive << ( add_ln40_5_fu_756_p2 );

    SC_METHOD(thread_zext_ln40_8_fu_795_p1);
    sensitive << ( add_ln40_6_fu_791_p2 );

    SC_METHOD(thread_zext_ln40_9_fu_804_p1);
    sensitive << ( add_ln40_7_fu_800_p2 );

    SC_METHOD(thread_zext_ln40_fu_376_p1);
    sensitive << ( input_height );

    SC_METHOD(thread_zext_ln48_1_cast_fu_388_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_zext_ln48_1_fu_966_p1);
    sensitive << ( add_ln48_reg_1334_pp0_iter1_reg );

    SC_METHOD(thread_zext_ln48_fu_384_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln23_fu_424_p2 );
    sensitive << ( icmp_ln32_fu_613_p2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "depthwise_conv2d_fix_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_height, "(port)input_height");
    sc_trace(mVcdFile, input_width, "(port)input_width");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_height, "(port)output_height");
    sc_trace(mVcdFile, output_width, "(port)output_width");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel_address1, "(port)kernel_address1");
    sc_trace(mVcdFile, kernel_ce1, "(port)kernel_ce1");
    sc_trace(mVcdFile, kernel_q1, "(port)kernel_q1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_328, "indvar_flatten_reg_328");
    sc_trace(mVcdFile, out_h_0_reg_339, "out_h_0_reg_339");
    sc_trace(mVcdFile, out_w_0_reg_351, "out_w_0_reg_351");
    sc_trace(mVcdFile, reg_362, "reg_362");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage3_iter0, "ap_block_state11_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state16_pp0_stage3_iter1, "ap_block_state16_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, icmp_ln32_reg_1227, "icmp_ln32_reg_1227");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage4_iter0, "ap_block_state12_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state17_pp0_stage4_iter1, "ap_block_state17_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter0, "ap_block_state8_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage0_iter1, "ap_block_state13_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state18_pp0_stage0_iter2, "ap_block_state18_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage1_iter0, "ap_block_state9_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage1_iter1, "ap_block_state14_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln32_reg_1227_pp0_iter1_reg, "icmp_ln32_reg_1227_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage2_iter0, "ap_block_state10_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage2_iter1, "ap_block_state15_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, reg_367, "reg_367");
    sc_trace(mVcdFile, zext_ln40_fu_376_p1, "zext_ln40_fu_376_p1");
    sc_trace(mVcdFile, zext_ln40_reg_1030, "zext_ln40_reg_1030");
    sc_trace(mVcdFile, zext_ln40_1_cast29_fu_380_p1, "zext_ln40_1_cast29_fu_380_p1");
    sc_trace(mVcdFile, zext_ln40_1_cast29_reg_1035, "zext_ln40_1_cast29_reg_1035");
    sc_trace(mVcdFile, zext_ln48_fu_384_p1, "zext_ln48_fu_384_p1");
    sc_trace(mVcdFile, zext_ln48_reg_1042, "zext_ln48_reg_1042");
    sc_trace(mVcdFile, zext_ln48_1_cast_fu_388_p1, "zext_ln48_1_cast_fu_388_p1");
    sc_trace(mVcdFile, zext_ln48_1_cast_reg_1047, "zext_ln48_1_cast_reg_1047");
    sc_trace(mVcdFile, empty_fu_392_p1, "empty_fu_392_p1");
    sc_trace(mVcdFile, empty_reg_1052, "empty_reg_1052");
    sc_trace(mVcdFile, bound_fu_408_p2, "bound_fu_408_p2");
    sc_trace(mVcdFile, bound_reg_1057, "bound_reg_1057");
    sc_trace(mVcdFile, add_ln23_fu_414_p2, "add_ln23_fu_414_p2");
    sc_trace(mVcdFile, add_ln23_reg_1062, "add_ln23_reg_1062");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, add_ln23_1_fu_419_p2, "add_ln23_1_fu_419_p2");
    sc_trace(mVcdFile, add_ln23_1_reg_1067, "add_ln23_1_reg_1067");
    sc_trace(mVcdFile, out_d_fu_430_p2, "out_d_fu_430_p2");
    sc_trace(mVcdFile, out_d_reg_1075, "out_d_reg_1075");
    sc_trace(mVcdFile, trunc_ln27_fu_440_p1, "trunc_ln27_fu_440_p1");
    sc_trace(mVcdFile, trunc_ln27_reg_1080, "trunc_ln27_reg_1080");
    sc_trace(mVcdFile, icmp_ln23_fu_424_p2, "icmp_ln23_fu_424_p2");
    sc_trace(mVcdFile, add_ln27_fu_456_p2, "add_ln27_fu_456_p2");
    sc_trace(mVcdFile, add_ln27_reg_1085, "add_ln27_reg_1085");
    sc_trace(mVcdFile, kernel_load_reg_1102, "kernel_load_reg_1102");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, kernel_load_1_reg_1117, "kernel_load_1_reg_1117");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, kernel_load_2_reg_1122, "kernel_load_2_reg_1122");
    sc_trace(mVcdFile, kernel_load_3_reg_1137, "kernel_load_3_reg_1137");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, kernel_load_4_reg_1142, "kernel_load_4_reg_1142");
    sc_trace(mVcdFile, kernel_load_5_reg_1157, "kernel_load_5_reg_1157");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, kernel_load_6_reg_1162, "kernel_load_6_reg_1162");
    sc_trace(mVcdFile, sext_ln27_fu_547_p1, "sext_ln27_fu_547_p1");
    sc_trace(mVcdFile, sext_ln27_reg_1177, "sext_ln27_reg_1177");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, sext_ln27_1_fu_550_p1, "sext_ln27_1_fu_550_p1");
    sc_trace(mVcdFile, sext_ln27_1_reg_1182, "sext_ln27_1_reg_1182");
    sc_trace(mVcdFile, sext_ln27_2_fu_553_p1, "sext_ln27_2_fu_553_p1");
    sc_trace(mVcdFile, sext_ln27_2_reg_1187, "sext_ln27_2_reg_1187");
    sc_trace(mVcdFile, sext_ln27_3_fu_556_p1, "sext_ln27_3_fu_556_p1");
    sc_trace(mVcdFile, sext_ln27_3_reg_1192, "sext_ln27_3_reg_1192");
    sc_trace(mVcdFile, sext_ln27_4_fu_559_p1, "sext_ln27_4_fu_559_p1");
    sc_trace(mVcdFile, sext_ln27_4_reg_1197, "sext_ln27_4_reg_1197");
    sc_trace(mVcdFile, sext_ln27_5_fu_562_p1, "sext_ln27_5_fu_562_p1");
    sc_trace(mVcdFile, sext_ln27_5_reg_1202, "sext_ln27_5_reg_1202");
    sc_trace(mVcdFile, sext_ln27_6_fu_565_p1, "sext_ln27_6_fu_565_p1");
    sc_trace(mVcdFile, sext_ln27_6_reg_1207, "sext_ln27_6_reg_1207");
    sc_trace(mVcdFile, sext_ln27_7_fu_568_p1, "sext_ln27_7_fu_568_p1");
    sc_trace(mVcdFile, sext_ln27_7_reg_1212, "sext_ln27_7_reg_1212");
    sc_trace(mVcdFile, sext_ln30_fu_572_p1, "sext_ln30_fu_572_p1");
    sc_trace(mVcdFile, sext_ln30_reg_1217, "sext_ln30_reg_1217");
    sc_trace(mVcdFile, tmp_2_fu_576_p18, "tmp_2_fu_576_p18");
    sc_trace(mVcdFile, tmp_2_reg_1222, "tmp_2_reg_1222");
    sc_trace(mVcdFile, icmp_ln32_fu_613_p2, "icmp_ln32_fu_613_p2");
    sc_trace(mVcdFile, add_ln32_fu_618_p2, "add_ln32_fu_618_p2");
    sc_trace(mVcdFile, add_ln32_reg_1231, "add_ln32_reg_1231");
    sc_trace(mVcdFile, out_h_fu_624_p2, "out_h_fu_624_p2");
    sc_trace(mVcdFile, out_h_reg_1236, "out_h_reg_1236");
    sc_trace(mVcdFile, icmp_ln33_fu_630_p2, "icmp_ln33_fu_630_p2");
    sc_trace(mVcdFile, icmp_ln33_reg_1241, "icmp_ln33_reg_1241");
    sc_trace(mVcdFile, out_w_0_mid2_fu_635_p3, "out_w_0_mid2_fu_635_p3");
    sc_trace(mVcdFile, out_w_0_mid2_reg_1246, "out_w_0_mid2_reg_1246");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_v_1_fu_643_p3, "tmp10_0_0_mid2_v_v_v_1_fu_643_p3");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_v_1_reg_1253, "tmp10_0_0_mid2_v_v_v_1_reg_1253");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_fu_653_p2, "tmp10_0_0_mid2_v_v_fu_653_p2");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_reg_1258, "tmp10_0_0_mid2_v_v_reg_1258");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_663_p2, "tmp10_0_0_mid2_fu_663_p2");
    sc_trace(mVcdFile, tmp10_0_0_mid2_reg_1264, "tmp10_0_0_mid2_reg_1264");
    sc_trace(mVcdFile, tmp12_mid2_v_v_fu_668_p2, "tmp12_mid2_v_v_fu_668_p2");
    sc_trace(mVcdFile, tmp12_mid2_v_v_reg_1271, "tmp12_mid2_v_v_reg_1271");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_683_p2, "tmp10_1_0_mid2_fu_683_p2");
    sc_trace(mVcdFile, tmp10_1_0_mid2_reg_1276, "tmp10_1_0_mid2_reg_1276");
    sc_trace(mVcdFile, zext_ln40_1_fu_688_p1, "zext_ln40_1_fu_688_p1");
    sc_trace(mVcdFile, zext_ln40_1_reg_1283, "zext_ln40_1_reg_1283");
    sc_trace(mVcdFile, out_w_fu_701_p2, "out_w_fu_701_p2");
    sc_trace(mVcdFile, out_w_reg_1295, "out_w_reg_1295");
    sc_trace(mVcdFile, zext_ln40_3_fu_706_p1, "zext_ln40_3_fu_706_p1");
    sc_trace(mVcdFile, zext_ln40_3_reg_1300, "zext_ln40_3_reg_1300");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_729_p2, "tmp10_2_0_mid2_fu_729_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_reg_1311, "tmp10_2_0_mid2_reg_1311");
    sc_trace(mVcdFile, zext_ln40_5_fu_742_p1, "zext_ln40_5_fu_742_p1");
    sc_trace(mVcdFile, zext_ln40_5_reg_1318, "zext_ln40_5_reg_1318");
    sc_trace(mVcdFile, grp_fu_970_p3, "grp_fu_970_p3");
    sc_trace(mVcdFile, add_ln48_reg_1334, "add_ln48_reg_1334");
    sc_trace(mVcdFile, add_ln48_reg_1334_pp0_iter1_reg, "add_ln48_reg_1334_pp0_iter1_reg");
    sc_trace(mVcdFile, trunc_ln_reg_1339, "trunc_ln_reg_1339");
    sc_trace(mVcdFile, trunc_ln48_s_reg_1344, "trunc_ln48_s_reg_1344");
    sc_trace(mVcdFile, add_ln40_8_fu_809_p2, "add_ln40_8_fu_809_p2");
    sc_trace(mVcdFile, add_ln40_8_reg_1359, "add_ln40_8_reg_1359");
    sc_trace(mVcdFile, add_ln40_9_fu_813_p2, "add_ln40_9_fu_813_p2");
    sc_trace(mVcdFile, add_ln40_9_reg_1364, "add_ln40_9_reg_1364");
    sc_trace(mVcdFile, add_ln40_10_fu_817_p2, "add_ln40_10_fu_817_p2");
    sc_trace(mVcdFile, add_ln40_10_reg_1369, "add_ln40_10_reg_1369");
    sc_trace(mVcdFile, trunc_ln48_1_reg_1374, "trunc_ln48_1_reg_1374");
    sc_trace(mVcdFile, trunc_ln48_2_reg_1379, "trunc_ln48_2_reg_1379");
    sc_trace(mVcdFile, add_ln48_1_fu_855_p2, "add_ln48_1_fu_855_p2");
    sc_trace(mVcdFile, add_ln48_1_reg_1394, "add_ln48_1_reg_1394");
    sc_trace(mVcdFile, trunc_ln48_3_reg_1399, "trunc_ln48_3_reg_1399");
    sc_trace(mVcdFile, trunc_ln48_4_reg_1404, "trunc_ln48_4_reg_1404");
    sc_trace(mVcdFile, add_ln48_3_fu_893_p2, "add_ln48_3_fu_893_p2");
    sc_trace(mVcdFile, add_ln48_3_reg_1414, "add_ln48_3_reg_1414");
    sc_trace(mVcdFile, trunc_ln48_5_reg_1419, "trunc_ln48_5_reg_1419");
    sc_trace(mVcdFile, trunc_ln48_6_reg_1424, "trunc_ln48_6_reg_1424");
    sc_trace(mVcdFile, trunc_ln48_7_reg_1429, "trunc_ln48_7_reg_1429");
    sc_trace(mVcdFile, add_ln48_8_fu_950_p2, "add_ln48_8_fu_950_p2");
    sc_trace(mVcdFile, add_ln48_8_reg_1434, "add_ln48_8_reg_1434");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state8, "ap_condition_pp0_exit_iter0_state8");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, out_d_0_reg_293, "out_d_0_reg_293");
    sc_trace(mVcdFile, ap_CS_fsm_state19, "ap_CS_fsm_state19");
    sc_trace(mVcdFile, phi_mul_reg_304, "phi_mul_reg_304");
    sc_trace(mVcdFile, phi_mul5_reg_316, "phi_mul5_reg_316");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_332_p4, "ap_phi_mux_indvar_flatten_phi_fu_332_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_343_p4, "ap_phi_mux_out_h_0_phi_fu_343_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_355_p4, "ap_phi_mux_out_w_0_phi_fu_355_p4");
    sc_trace(mVcdFile, zext_ln27_2_fu_462_p1, "zext_ln27_2_fu_462_p1");
    sc_trace(mVcdFile, zext_ln27_3_fu_472_p1, "zext_ln27_3_fu_472_p1");
    sc_trace(mVcdFile, zext_ln27_4_fu_482_p1, "zext_ln27_4_fu_482_p1");
    sc_trace(mVcdFile, zext_ln27_5_fu_492_p1, "zext_ln27_5_fu_492_p1");
    sc_trace(mVcdFile, zext_ln27_6_fu_502_p1, "zext_ln27_6_fu_502_p1");
    sc_trace(mVcdFile, zext_ln27_7_fu_512_p1, "zext_ln27_7_fu_512_p1");
    sc_trace(mVcdFile, zext_ln27_8_fu_522_p1, "zext_ln27_8_fu_522_p1");
    sc_trace(mVcdFile, zext_ln27_9_fu_532_p1, "zext_ln27_9_fu_532_p1");
    sc_trace(mVcdFile, zext_ln27_10_fu_542_p1, "zext_ln27_10_fu_542_p1");
    sc_trace(mVcdFile, zext_ln40_2_fu_696_p1, "zext_ln40_2_fu_696_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln40_4_fu_715_p1, "zext_ln40_4_fu_715_p1");
    sc_trace(mVcdFile, zext_ln40_6_fu_751_p1, "zext_ln40_6_fu_751_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln40_7_fu_760_p1, "zext_ln40_7_fu_760_p1");
    sc_trace(mVcdFile, zext_ln40_8_fu_795_p1, "zext_ln40_8_fu_795_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln40_9_fu_804_p1, "zext_ln40_9_fu_804_p1");
    sc_trace(mVcdFile, zext_ln40_10_fu_847_p1, "zext_ln40_10_fu_847_p1");
    sc_trace(mVcdFile, zext_ln40_11_fu_851_p1, "zext_ln40_11_fu_851_p1");
    sc_trace(mVcdFile, zext_ln40_12_fu_885_p1, "zext_ln40_12_fu_885_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln48_1_fu_966_p1, "zext_ln48_1_fu_966_p1");
    sc_trace(mVcdFile, sext_ln4_fu_372_p1, "sext_ln4_fu_372_p1");
    sc_trace(mVcdFile, empty_56_fu_396_p1, "empty_56_fu_396_p1");
    sc_trace(mVcdFile, bound_fu_408_p0, "bound_fu_408_p0");
    sc_trace(mVcdFile, bound_fu_408_p1, "bound_fu_408_p1");
    sc_trace(mVcdFile, shl_ln_fu_444_p3, "shl_ln_fu_444_p3");
    sc_trace(mVcdFile, zext_ln27_fu_436_p1, "zext_ln27_fu_436_p1");
    sc_trace(mVcdFile, zext_ln27_1_fu_452_p1, "zext_ln27_1_fu_452_p1");
    sc_trace(mVcdFile, add_ln27_1_fu_467_p2, "add_ln27_1_fu_467_p2");
    sc_trace(mVcdFile, add_ln27_2_fu_477_p2, "add_ln27_2_fu_477_p2");
    sc_trace(mVcdFile, add_ln27_3_fu_487_p2, "add_ln27_3_fu_487_p2");
    sc_trace(mVcdFile, add_ln27_4_fu_497_p2, "add_ln27_4_fu_497_p2");
    sc_trace(mVcdFile, add_ln27_5_fu_507_p2, "add_ln27_5_fu_507_p2");
    sc_trace(mVcdFile, add_ln27_6_fu_517_p2, "add_ln27_6_fu_517_p2");
    sc_trace(mVcdFile, add_ln27_7_fu_527_p2, "add_ln27_7_fu_527_p2");
    sc_trace(mVcdFile, add_ln27_8_fu_537_p2, "add_ln27_8_fu_537_p2");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_v_fu_649_p1, "tmp10_0_0_mid2_v_v_v_fu_649_p1");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_663_p0, "tmp10_0_0_mid2_fu_663_p0");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_663_p1, "tmp10_0_0_mid2_fu_663_p1");
    sc_trace(mVcdFile, tmp10_1_0_mid2_v_v_fu_674_p2, "tmp10_1_0_mid2_v_v_fu_674_p2");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_683_p0, "tmp10_1_0_mid2_fu_683_p0");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_683_p1, "tmp10_1_0_mid2_fu_683_p1");
    sc_trace(mVcdFile, add_ln40_fu_691_p2, "add_ln40_fu_691_p2");
    sc_trace(mVcdFile, add_ln40_2_fu_710_p2, "add_ln40_2_fu_710_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_v_v_fu_720_p2, "tmp10_2_0_mid2_v_v_fu_720_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_729_p0, "tmp10_2_0_mid2_fu_729_p0");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_729_p1, "tmp10_2_0_mid2_fu_729_p1");
    sc_trace(mVcdFile, add_ln40_3_fu_737_p2, "add_ln40_3_fu_737_p2");
    sc_trace(mVcdFile, add_ln40_4_fu_746_p2, "add_ln40_4_fu_746_p2");
    sc_trace(mVcdFile, add_ln40_5_fu_756_p2, "add_ln40_5_fu_756_p2");
    sc_trace(mVcdFile, mul_ln40_fu_976_p2, "mul_ln40_fu_976_p2");
    sc_trace(mVcdFile, mul_ln40_1_fu_982_p2, "mul_ln40_1_fu_982_p2");
    sc_trace(mVcdFile, add_ln40_6_fu_791_p2, "add_ln40_6_fu_791_p2");
    sc_trace(mVcdFile, add_ln40_7_fu_800_p2, "add_ln40_7_fu_800_p2");
    sc_trace(mVcdFile, mul_ln40_2_fu_988_p2, "mul_ln40_2_fu_988_p2");
    sc_trace(mVcdFile, mul_ln40_3_fu_994_p2, "mul_ln40_3_fu_994_p2");
    sc_trace(mVcdFile, mul_ln40_4_fu_1000_p2, "mul_ln40_4_fu_1000_p2");
    sc_trace(mVcdFile, mul_ln40_5_fu_1006_p2, "mul_ln40_5_fu_1006_p2");
    sc_trace(mVcdFile, add_ln48_2_fu_889_p2, "add_ln48_2_fu_889_p2");
    sc_trace(mVcdFile, mul_ln40_6_fu_1012_p2, "mul_ln40_6_fu_1012_p2");
    sc_trace(mVcdFile, mul_ln40_7_fu_1018_p2, "mul_ln40_7_fu_1018_p2");
    sc_trace(mVcdFile, mul_ln40_8_fu_1024_p2, "mul_ln40_8_fu_1024_p2");
    sc_trace(mVcdFile, add_ln48_6_fu_941_p2, "add_ln48_6_fu_941_p2");
    sc_trace(mVcdFile, add_ln48_7_fu_945_p2, "add_ln48_7_fu_945_p2");
    sc_trace(mVcdFile, add_ln48_5_fu_937_p2, "add_ln48_5_fu_937_p2");
    sc_trace(mVcdFile, add_ln48_4_fu_956_p2, "add_ln48_4_fu_956_p2");
    sc_trace(mVcdFile, grp_fu_970_p0, "grp_fu_970_p0");
    sc_trace(mVcdFile, grp_fu_970_p1, "grp_fu_970_p1");
    sc_trace(mVcdFile, grp_fu_970_p2, "grp_fu_970_p2");
    sc_trace(mVcdFile, mul_ln40_fu_976_p0, "mul_ln40_fu_976_p0");
    sc_trace(mVcdFile, mul_ln40_1_fu_982_p0, "mul_ln40_1_fu_982_p0");
    sc_trace(mVcdFile, mul_ln40_2_fu_988_p0, "mul_ln40_2_fu_988_p0");
    sc_trace(mVcdFile, mul_ln40_3_fu_994_p0, "mul_ln40_3_fu_994_p0");
    sc_trace(mVcdFile, mul_ln40_4_fu_1000_p0, "mul_ln40_4_fu_1000_p0");
    sc_trace(mVcdFile, mul_ln40_5_fu_1006_p0, "mul_ln40_5_fu_1006_p0");
    sc_trace(mVcdFile, mul_ln40_6_fu_1012_p0, "mul_ln40_6_fu_1012_p0");
    sc_trace(mVcdFile, mul_ln40_7_fu_1018_p0, "mul_ln40_7_fu_1018_p0");
    sc_trace(mVcdFile, mul_ln40_8_fu_1024_p0, "mul_ln40_8_fu_1024_p0");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, bound_fu_408_p00, "bound_fu_408_p00");
    sc_trace(mVcdFile, bound_fu_408_p10, "bound_fu_408_p10");
    sc_trace(mVcdFile, grp_fu_970_p00, "grp_fu_970_p00");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_663_p00, "tmp10_0_0_mid2_fu_663_p00");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_683_p00, "tmp10_1_0_mid2_fu_683_p00");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_729_p00, "tmp10_2_0_mid2_fu_729_p00");
#endif

    }
}

depthwise_conv2d_fix_2::~depthwise_conv2d_fix_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mux_164_16_1_1_x_U34;
    delete network_mac_muladd_9ns_6ns_5ns_14_1_1_U35;
    delete network_mul_mul_16s_16s_30_1_1_U36;
    delete network_mul_mul_16s_16s_30_1_1_U37;
    delete network_mul_mul_16s_16s_30_1_1_U38;
    delete network_mul_mul_16s_16s_30_1_1_U39;
    delete network_mul_mul_16s_16s_30_1_1_U40;
    delete network_mul_mul_16s_16s_30_1_1_U41;
    delete network_mul_mul_16s_16s_30_1_1_U42;
    delete network_mul_mul_16s_16s_30_1_1_U43;
    delete network_mul_mul_16s_16s_30_1_1_U44;
}

void depthwise_conv2d_fix_2::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv16_0;
}

void depthwise_conv2d_fix_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state8.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvar_flatten_reg_328 = add_ln32_reg_1231.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        indvar_flatten_reg_328 = ap_const_lv10_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state19.read())) {
        out_d_0_reg_293 = out_d_reg_1075.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_293 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_h_0_reg_339 = tmp10_0_0_mid2_v_v_v_1_reg_1253.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        out_h_0_reg_339 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_w_0_reg_351 = out_w_reg_1295.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        out_w_0_reg_351 = ap_const_lv5_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state19.read())) {
        phi_mul5_reg_316 = add_ln23_reg_1062.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        phi_mul5_reg_316 = ap_const_lv9_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state19.read())) {
        phi_mul_reg_304 = add_ln23_1_reg_1067.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        phi_mul_reg_304 = ap_const_lv9_0;
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1227_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1227_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        reg_362 = input_r_q0.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_362 = input_r_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1227_pp0_iter1_reg.read()))) {
        reg_367 = input_r_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        reg_367 = input_r_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln23_1_reg_1067 = add_ln23_1_fu_419_p2.read();
        add_ln23_reg_1062 = add_ln23_fu_414_p2.read();
        out_d_reg_1075 = out_d_fu_430_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_fu_424_p2.read()))) {
        add_ln27_reg_1085 = add_ln27_fu_456_p2.read();
        trunc_ln27_reg_1080 = trunc_ln27_fu_440_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln32_reg_1231 = add_ln32_fu_618_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln40_10_reg_1369 = add_ln40_10_fu_817_p2.read();
        add_ln40_8_reg_1359 = add_ln40_8_fu_809_p2.read();
        add_ln40_9_reg_1364 = add_ln40_9_fu_813_p2.read();
        trunc_ln48_s_reg_1344 = mul_ln40_1_fu_982_p2.read().range(29, 14);
        trunc_ln_reg_1339 = mul_ln40_fu_976_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln48_1_reg_1394 = add_ln48_1_fu_855_p2.read();
        trunc_ln48_1_reg_1374 = mul_ln40_2_fu_988_p2.read().range(29, 14);
        trunc_ln48_2_reg_1379 = mul_ln40_3_fu_994_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1227_pp0_iter1_reg.read()))) {
        add_ln48_3_reg_1414 = add_ln48_3_fu_893_p2.read();
        trunc_ln48_3_reg_1399 = mul_ln40_4_fu_1000_p2.read().range(29, 14);
        trunc_ln48_4_reg_1404 = mul_ln40_5_fu_1006_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1227_pp0_iter1_reg.read()))) {
        add_ln48_8_reg_1434 = add_ln48_8_fu_950_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0))) {
        add_ln48_reg_1334 = grp_fu_970_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        add_ln48_reg_1334_pp0_iter1_reg = add_ln48_reg_1334.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        bound_reg_1057 = bound_fu_408_p2.read();
        empty_reg_1052 = empty_fu_392_p1.read();
        zext_ln40_1_cast29_reg_1035 = zext_ln40_1_cast29_fu_380_p1.read();
        zext_ln40_reg_1030 = zext_ln40_fu_376_p1.read();
        zext_ln48_1_cast_reg_1047 = zext_ln48_1_cast_fu_388_p1.read();
        zext_ln48_reg_1042 = zext_ln48_fu_384_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln32_reg_1227 = icmp_ln32_fu_613_p2.read();
        icmp_ln32_reg_1227_pp0_iter1_reg = icmp_ln32_reg_1227.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_fu_613_p2.read()))) {
        icmp_ln33_reg_1241 = icmp_ln33_fu_630_p2.read();
        out_h_reg_1236 = out_h_fu_624_p2.read();
        out_w_0_mid2_reg_1246 = out_w_0_mid2_fu_635_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        kernel_load_1_reg_1117 = kernel_q0.read();
        kernel_load_2_reg_1122 = kernel_q1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        kernel_load_3_reg_1137 = kernel_q1.read();
        kernel_load_4_reg_1142 = kernel_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        kernel_load_5_reg_1157 = kernel_q1.read();
        kernel_load_6_reg_1162 = kernel_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        kernel_load_reg_1102 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        out_w_reg_1295 = out_w_fu_701_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        sext_ln27_1_reg_1182 = sext_ln27_1_fu_550_p1.read();
        sext_ln27_2_reg_1187 = sext_ln27_2_fu_553_p1.read();
        sext_ln27_3_reg_1192 = sext_ln27_3_fu_556_p1.read();
        sext_ln27_4_reg_1197 = sext_ln27_4_fu_559_p1.read();
        sext_ln27_5_reg_1202 = sext_ln27_5_fu_562_p1.read();
        sext_ln27_6_reg_1207 = sext_ln27_6_fu_565_p1.read();
        sext_ln27_7_reg_1212 = sext_ln27_7_fu_568_p1.read();
        sext_ln27_reg_1177 = sext_ln27_fu_547_p1.read();
        sext_ln30_reg_1217 = sext_ln30_fu_572_p1.read();
        tmp_2_reg_1222 = tmp_2_fu_576_p18.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        tmp10_0_0_mid2_reg_1264 = tmp10_0_0_mid2_fu_663_p2.read();
        tmp10_0_0_mid2_v_v_reg_1258 = tmp10_0_0_mid2_v_v_fu_653_p2.read();
        tmp12_mid2_v_v_reg_1271 = tmp12_mid2_v_v_fu_668_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        tmp10_0_0_mid2_v_v_v_1_reg_1253 = tmp10_0_0_mid2_v_v_v_1_fu_643_p3.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        tmp10_1_0_mid2_reg_1276 = tmp10_1_0_mid2_fu_683_p2.read();
        zext_ln40_1_reg_1283 = zext_ln40_1_fu_688_p1.read();
        zext_ln40_3_reg_1300 = zext_ln40_3_fu_706_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0))) {
        tmp10_2_0_mid2_reg_1311 = tmp10_2_0_mid2_fu_729_p2.read();
        zext_ln40_5_reg_1318 = zext_ln40_5_fu_742_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1227_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        trunc_ln48_5_reg_1419 = mul_ln40_6_fu_1012_p2.read().range(29, 14);
        trunc_ln48_6_reg_1424 = mul_ln40_7_fu_1018_p2.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1227_pp0_iter1_reg.read()))) {
        trunc_ln48_7_reg_1429 = mul_ln40_8_fu_1024_p2.read().range(29, 14);
    }
}

void depthwise_conv2d_fix_2::thread_add_ln23_1_fu_419_p2() {
    add_ln23_1_fu_419_p2 = (!phi_mul_reg_304.read().is_01() || !zext_ln40_reg_1030.read().is_01())? sc_lv<9>(): (sc_biguint<9>(phi_mul_reg_304.read()) + sc_biguint<9>(zext_ln40_reg_1030.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln23_fu_414_p2() {
    add_ln23_fu_414_p2 = (!phi_mul5_reg_316.read().is_01() || !zext_ln48_reg_1042.read().is_01())? sc_lv<9>(): (sc_biguint<9>(phi_mul5_reg_316.read()) + sc_biguint<9>(zext_ln48_reg_1042.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_1_fu_467_p2() {
    add_ln27_1_fu_467_p2 = (!ap_const_lv8_1.is_01() || !add_ln27_reg_1085.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_1) + sc_biguint<8>(add_ln27_reg_1085.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_2_fu_477_p2() {
    add_ln27_2_fu_477_p2 = (!ap_const_lv8_2.is_01() || !add_ln27_reg_1085.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_2) + sc_biguint<8>(add_ln27_reg_1085.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_3_fu_487_p2() {
    add_ln27_3_fu_487_p2 = (!ap_const_lv8_3.is_01() || !add_ln27_reg_1085.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_3) + sc_biguint<8>(add_ln27_reg_1085.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_4_fu_497_p2() {
    add_ln27_4_fu_497_p2 = (!ap_const_lv8_4.is_01() || !add_ln27_reg_1085.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_4) + sc_biguint<8>(add_ln27_reg_1085.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_5_fu_507_p2() {
    add_ln27_5_fu_507_p2 = (!ap_const_lv8_5.is_01() || !add_ln27_reg_1085.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_5) + sc_biguint<8>(add_ln27_reg_1085.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_6_fu_517_p2() {
    add_ln27_6_fu_517_p2 = (!ap_const_lv8_6.is_01() || !add_ln27_reg_1085.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_6) + sc_biguint<8>(add_ln27_reg_1085.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_7_fu_527_p2() {
    add_ln27_7_fu_527_p2 = (!ap_const_lv8_7.is_01() || !add_ln27_reg_1085.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_7) + sc_biguint<8>(add_ln27_reg_1085.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_8_fu_537_p2() {
    add_ln27_8_fu_537_p2 = (!ap_const_lv8_8.is_01() || !add_ln27_reg_1085.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_8) + sc_biguint<8>(add_ln27_reg_1085.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln27_fu_456_p2() {
    add_ln27_fu_456_p2 = (!zext_ln27_fu_436_p1.read().is_01() || !zext_ln27_1_fu_452_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln27_fu_436_p1.read()) + sc_biguint<8>(zext_ln27_1_fu_452_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln32_fu_618_p2() {
    add_ln32_fu_618_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_332_p4.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(ap_phi_mux_indvar_flatten_phi_fu_332_p4.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void depthwise_conv2d_fix_2::thread_add_ln40_10_fu_817_p2() {
    add_ln40_10_fu_817_p2 = (!zext_ln40_5_reg_1318.read().is_01() || !tmp10_2_0_mid2_reg_1311.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_5_reg_1318.read()) + sc_biguint<14>(tmp10_2_0_mid2_reg_1311.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_2_fu_710_p2() {
    add_ln40_2_fu_710_p2 = (!zext_ln40_3_fu_706_p1.read().is_01() || !tmp10_0_0_mid2_reg_1264.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_3_fu_706_p1.read()) + sc_biguint<14>(tmp10_0_0_mid2_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_3_fu_737_p2() {
    add_ln40_3_fu_737_p2 = (!out_w_0_mid2_reg_1246.read().is_01() || !ap_const_lv5_2.is_01())? sc_lv<5>(): (sc_biguint<5>(out_w_0_mid2_reg_1246.read()) + sc_biguint<5>(ap_const_lv5_2));
}

void depthwise_conv2d_fix_2::thread_add_ln40_4_fu_746_p2() {
    add_ln40_4_fu_746_p2 = (!zext_ln40_5_fu_742_p1.read().is_01() || !tmp10_0_0_mid2_reg_1264.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_5_fu_742_p1.read()) + sc_biguint<14>(tmp10_0_0_mid2_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_5_fu_756_p2() {
    add_ln40_5_fu_756_p2 = (!tmp10_1_0_mid2_reg_1276.read().is_01() || !zext_ln40_1_reg_1283.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp10_1_0_mid2_reg_1276.read()) + sc_biguint<14>(zext_ln40_1_reg_1283.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_6_fu_791_p2() {
    add_ln40_6_fu_791_p2 = (!zext_ln40_3_reg_1300.read().is_01() || !tmp10_1_0_mid2_reg_1276.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_3_reg_1300.read()) + sc_biguint<14>(tmp10_1_0_mid2_reg_1276.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_7_fu_800_p2() {
    add_ln40_7_fu_800_p2 = (!zext_ln40_5_reg_1318.read().is_01() || !tmp10_1_0_mid2_reg_1276.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_5_reg_1318.read()) + sc_biguint<14>(tmp10_1_0_mid2_reg_1276.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_8_fu_809_p2() {
    add_ln40_8_fu_809_p2 = (!tmp10_2_0_mid2_reg_1311.read().is_01() || !zext_ln40_1_reg_1283.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp10_2_0_mid2_reg_1311.read()) + sc_biguint<14>(zext_ln40_1_reg_1283.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_9_fu_813_p2() {
    add_ln40_9_fu_813_p2 = (!zext_ln40_3_reg_1300.read().is_01() || !tmp10_2_0_mid2_reg_1311.read().is_01())? sc_lv<14>(): (sc_biguint<14>(zext_ln40_3_reg_1300.read()) + sc_biguint<14>(tmp10_2_0_mid2_reg_1311.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_fu_691_p2() {
    add_ln40_fu_691_p2 = (!tmp10_0_0_mid2_reg_1264.read().is_01() || !zext_ln40_1_fu_688_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp10_0_0_mid2_reg_1264.read()) + sc_biguint<14>(zext_ln40_1_fu_688_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_1_fu_855_p2() {
    add_ln48_1_fu_855_p2 = (!trunc_ln_reg_1339.read().is_01() || !tmp_2_reg_1222.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln_reg_1339.read()) + sc_biguint<16>(tmp_2_reg_1222.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_2_fu_889_p2() {
    add_ln48_2_fu_889_p2 = (!trunc_ln48_1_reg_1374.read().is_01() || !trunc_ln48_2_reg_1379.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_1_reg_1374.read()) + sc_biguint<16>(trunc_ln48_2_reg_1379.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_3_fu_893_p2() {
    add_ln48_3_fu_893_p2 = (!add_ln48_2_fu_889_p2.read().is_01() || !trunc_ln48_s_reg_1344.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_2_fu_889_p2.read()) + sc_biguint<16>(trunc_ln48_s_reg_1344.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_4_fu_956_p2() {
    add_ln48_4_fu_956_p2 = (!add_ln48_3_reg_1414.read().is_01() || !add_ln48_1_reg_1394.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_3_reg_1414.read()) + sc_biguint<16>(add_ln48_1_reg_1394.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_5_fu_937_p2() {
    add_ln48_5_fu_937_p2 = (!trunc_ln48_3_reg_1399.read().is_01() || !trunc_ln48_4_reg_1404.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_3_reg_1399.read()) + sc_biguint<16>(trunc_ln48_4_reg_1404.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_6_fu_941_p2() {
    add_ln48_6_fu_941_p2 = (!trunc_ln48_6_reg_1424.read().is_01() || !trunc_ln48_7_reg_1429.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_6_reg_1424.read()) + sc_biguint<16>(trunc_ln48_7_reg_1429.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_7_fu_945_p2() {
    add_ln48_7_fu_945_p2 = (!add_ln48_6_fu_941_p2.read().is_01() || !trunc_ln48_5_reg_1419.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_6_fu_941_p2.read()) + sc_biguint<16>(trunc_ln48_5_reg_1419.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln48_8_fu_950_p2() {
    add_ln48_8_fu_950_p2 = (!add_ln48_7_fu_945_p2.read().is_01() || !add_ln48_5_fu_937_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_7_fu_945_p2.read()) + sc_biguint<16>(add_ln48_5_fu_937_p2.read()));
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[7];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[8];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[9];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[10];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[11];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state19() {
    ap_CS_fsm_state19 = ap_CS_fsm.read()[12];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state10_pp0_stage2_iter0() {
    ap_block_state10_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state11_pp0_stage3_iter0() {
    ap_block_state11_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state12_pp0_stage4_iter0() {
    ap_block_state12_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state13_pp0_stage0_iter1() {
    ap_block_state13_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state14_pp0_stage1_iter1() {
    ap_block_state14_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state15_pp0_stage2_iter1() {
    ap_block_state15_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state16_pp0_stage3_iter1() {
    ap_block_state16_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state17_pp0_stage4_iter1() {
    ap_block_state17_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state18_pp0_stage0_iter2() {
    ap_block_state18_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state8_pp0_stage0_iter0() {
    ap_block_state8_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state9_pp0_stage1_iter0() {
    ap_block_state9_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_condition_pp0_exit_iter0_state8() {
    if (esl_seteq<1,1,1>(icmp_ln32_fu_613_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state8 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state8 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln23_fu_424_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void depthwise_conv2d_fix_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_indvar_flatten_phi_fu_332_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_332_p4 = add_ln32_reg_1231.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_332_p4 = indvar_flatten_reg_328.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_h_0_phi_fu_343_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_343_p4 = tmp10_0_0_mid2_v_v_v_1_reg_1253.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_343_p4 = out_h_0_reg_339.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_w_0_phi_fu_355_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln32_reg_1227.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_355_p4 = out_w_reg_1295.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_355_p4 = out_w_0_reg_351.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln23_fu_424_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_bound_fu_408_p0() {
    bound_fu_408_p0 =  (sc_lv<5>) (bound_fu_408_p00.read());
}

void depthwise_conv2d_fix_2::thread_bound_fu_408_p00() {
    bound_fu_408_p00 = esl_zext<10,5>(empty_fu_392_p1.read());
}

void depthwise_conv2d_fix_2::thread_bound_fu_408_p1() {
    bound_fu_408_p1 =  (sc_lv<5>) (bound_fu_408_p10.read());
}

void depthwise_conv2d_fix_2::thread_bound_fu_408_p10() {
    bound_fu_408_p10 = esl_zext<10,5>(empty_56_fu_396_p1.read());
}

void depthwise_conv2d_fix_2::thread_bound_fu_408_p2() {
    bound_fu_408_p2 = (!bound_fu_408_p0.read().is_01() || !bound_fu_408_p1.read().is_01())? sc_lv<10>(): sc_biguint<5>(bound_fu_408_p0.read()) * sc_biguint<5>(bound_fu_408_p1.read());
}

void depthwise_conv2d_fix_2::thread_empty_56_fu_396_p1() {
    empty_56_fu_396_p1 = output_height.read().range(5-1, 0);
}

void depthwise_conv2d_fix_2::thread_empty_fu_392_p1() {
    empty_fu_392_p1 = output_width.read().range(5-1, 0);
}

void depthwise_conv2d_fix_2::thread_grp_fu_970_p0() {
    grp_fu_970_p0 =  (sc_lv<9>) (grp_fu_970_p00.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_970_p00() {
    grp_fu_970_p00 = esl_zext<14,9>(tmp12_mid2_v_v_reg_1271.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_970_p1() {
    grp_fu_970_p1 =  (sc_lv<6>) (zext_ln48_1_cast_reg_1047.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_970_p2() {
    grp_fu_970_p2 =  (sc_lv<5>) (zext_ln40_1_reg_1283.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln23_fu_424_p2() {
    icmp_ln23_fu_424_p2 = (!out_d_0_reg_293.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(out_d_0_reg_293.read() == ap_const_lv5_10);
}

void depthwise_conv2d_fix_2::thread_icmp_ln32_fu_613_p2() {
    icmp_ln32_fu_613_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_332_p4.read().is_01() || !bound_reg_1057.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_332_p4.read() == bound_reg_1057.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln33_fu_630_p2() {
    icmp_ln33_fu_630_p2 = (!ap_phi_mux_out_w_0_phi_fu_355_p4.read().is_01() || !empty_reg_1052.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_out_w_0_phi_fu_355_p4.read() == empty_reg_1052.read());
}

void depthwise_conv2d_fix_2::thread_input_r_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_12_fu_885_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_10_fu_847_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_9_fu_804_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_7_fu_760_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_4_fu_715_p1.read());
    } else {
        input_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_2::thread_input_r_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_11_fu_851_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_8_fu_795_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_6_fu_751_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_2_fu_696_p1.read());
    } else {
        input_r_address1 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_2::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_input_r_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        kernel_address0 =  (sc_lv<8>) (zext_ln27_10_fu_542_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        kernel_address0 =  (sc_lv<8>) (zext_ln27_8_fu_522_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        kernel_address0 =  (sc_lv<8>) (zext_ln27_6_fu_502_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        kernel_address0 =  (sc_lv<8>) (zext_ln27_3_fu_472_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        kernel_address0 =  (sc_lv<8>) (zext_ln27_2_fu_462_p1.read());
    } else {
        kernel_address0 =  (sc_lv<8>) ("XXXXXXXX");
    }
}

void depthwise_conv2d_fix_2::thread_kernel_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        kernel_address1 =  (sc_lv<8>) (zext_ln27_9_fu_532_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        kernel_address1 =  (sc_lv<8>) (zext_ln27_7_fu_512_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        kernel_address1 =  (sc_lv<8>) (zext_ln27_5_fu_492_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        kernel_address1 =  (sc_lv<8>) (zext_ln27_4_fu_482_p1.read());
    } else {
        kernel_address1 =  (sc_lv<8>) ("XXXXXXXX");
    }
}

void depthwise_conv2d_fix_2::thread_kernel_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()))) {
        kernel_ce1 = ap_const_logic_1;
    } else {
        kernel_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_mul_ln40_1_fu_982_p0() {
    mul_ln40_1_fu_982_p0 =  (sc_lv<16>) (sext_ln27_1_reg_1182.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_2_fu_988_p0() {
    mul_ln40_2_fu_988_p0 =  (sc_lv<16>) (sext_ln27_2_reg_1187.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_3_fu_994_p0() {
    mul_ln40_3_fu_994_p0 =  (sc_lv<16>) (sext_ln27_3_reg_1192.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_4_fu_1000_p0() {
    mul_ln40_4_fu_1000_p0 =  (sc_lv<16>) (sext_ln27_4_reg_1197.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_5_fu_1006_p0() {
    mul_ln40_5_fu_1006_p0 =  (sc_lv<16>) (sext_ln27_5_reg_1202.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_6_fu_1012_p0() {
    mul_ln40_6_fu_1012_p0 =  (sc_lv<16>) (sext_ln27_6_reg_1207.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_7_fu_1018_p0() {
    mul_ln40_7_fu_1018_p0 =  (sc_lv<16>) (sext_ln27_7_reg_1212.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_8_fu_1024_p0() {
    mul_ln40_8_fu_1024_p0 =  (sc_lv<16>) (sext_ln30_reg_1217.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_fu_976_p0() {
    mul_ln40_fu_976_p0 =  (sc_lv<16>) (sext_ln27_reg_1177.read());
}

void depthwise_conv2d_fix_2::thread_out_d_fu_430_p2() {
    out_d_fu_430_p2 = (!out_d_0_reg_293.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(out_d_0_reg_293.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void depthwise_conv2d_fix_2::thread_out_h_fu_624_p2() {
    out_h_fu_624_p2 = (!ap_phi_mux_out_h_0_phi_fu_343_p4.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(ap_phi_mux_out_h_0_phi_fu_343_p4.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void depthwise_conv2d_fix_2::thread_out_w_0_mid2_fu_635_p3() {
    out_w_0_mid2_fu_635_p3 = (!icmp_ln33_fu_630_p2.read()[0].is_01())? sc_lv<5>(): ((icmp_ln33_fu_630_p2.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_out_w_0_phi_fu_355_p4.read());
}

void depthwise_conv2d_fix_2::thread_out_w_fu_701_p2() {
    out_w_fu_701_p2 = (!out_w_0_mid2_reg_1246.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(out_w_0_mid2_reg_1246.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void depthwise_conv2d_fix_2::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln48_1_fu_966_p1.read());
}

void depthwise_conv2d_fix_2::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_output_r_d0() {
    output_r_d0 = (!add_ln48_8_reg_1434.read().is_01() || !add_ln48_4_fu_956_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_8_reg_1434.read()) + sc_biguint<16>(add_ln48_4_fu_956_p2.read()));
}

void depthwise_conv2d_fix_2::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1227_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_sext_ln27_1_fu_550_p1() {
    sext_ln27_1_fu_550_p1 = esl_sext<30,16>(kernel_load_1_reg_1117.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln27_2_fu_553_p1() {
    sext_ln27_2_fu_553_p1 = esl_sext<30,16>(kernel_load_2_reg_1122.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln27_3_fu_556_p1() {
    sext_ln27_3_fu_556_p1 = esl_sext<30,16>(kernel_load_3_reg_1137.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln27_4_fu_559_p1() {
    sext_ln27_4_fu_559_p1 = esl_sext<30,16>(kernel_load_4_reg_1142.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln27_5_fu_562_p1() {
    sext_ln27_5_fu_562_p1 = esl_sext<30,16>(kernel_load_5_reg_1157.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln27_6_fu_565_p1() {
    sext_ln27_6_fu_565_p1 = esl_sext<30,16>(kernel_load_6_reg_1162.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln27_7_fu_568_p1() {
    sext_ln27_7_fu_568_p1 = esl_sext<30,16>(kernel_q1.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln27_fu_547_p1() {
    sext_ln27_fu_547_p1 = esl_sext<30,16>(kernel_load_reg_1102.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln30_fu_572_p1() {
    sext_ln30_fu_572_p1 = esl_sext<30,16>(kernel_q0.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln4_fu_372_p1() {
    sext_ln4_fu_372_p1 = esl_sext<7,6>(input_width.read());
}

void depthwise_conv2d_fix_2::thread_shl_ln_fu_444_p3() {
    shl_ln_fu_444_p3 = esl_concat<4,3>(trunc_ln27_fu_440_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_fu_663_p0() {
    tmp10_0_0_mid2_fu_663_p0 =  (sc_lv<9>) (tmp10_0_0_mid2_fu_663_p00.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_fu_663_p00() {
    tmp10_0_0_mid2_fu_663_p00 = esl_zext<14,9>(tmp10_0_0_mid2_v_v_fu_653_p2.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_fu_663_p1() {
    tmp10_0_0_mid2_fu_663_p1 =  (sc_lv<7>) (zext_ln40_1_cast29_reg_1035.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_fu_663_p2() {
    tmp10_0_0_mid2_fu_663_p2 = (!tmp10_0_0_mid2_fu_663_p0.read().is_01() || !tmp10_0_0_mid2_fu_663_p1.read().is_01())? sc_lv<14>(): sc_biguint<9>(tmp10_0_0_mid2_fu_663_p0.read()) * sc_biguint<7>(tmp10_0_0_mid2_fu_663_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_v_v_fu_653_p2() {
    tmp10_0_0_mid2_v_v_fu_653_p2 = (!phi_mul_reg_304.read().is_01() || !tmp10_0_0_mid2_v_v_v_fu_649_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(phi_mul_reg_304.read()) + sc_biguint<9>(tmp10_0_0_mid2_v_v_v_fu_649_p1.read()));
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_v_v_v_1_fu_643_p3() {
    tmp10_0_0_mid2_v_v_v_1_fu_643_p3 = (!icmp_ln33_reg_1241.read()[0].is_01())? sc_lv<5>(): ((icmp_ln33_reg_1241.read()[0].to_bool())? out_h_reg_1236.read(): out_h_0_reg_339.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_0_0_mid2_v_v_v_fu_649_p1() {
    tmp10_0_0_mid2_v_v_v_fu_649_p1 = esl_zext<9,5>(tmp10_0_0_mid2_v_v_v_1_fu_643_p3.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_1_0_mid2_fu_683_p0() {
    tmp10_1_0_mid2_fu_683_p0 =  (sc_lv<9>) (tmp10_1_0_mid2_fu_683_p00.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_1_0_mid2_fu_683_p00() {
    tmp10_1_0_mid2_fu_683_p00 = esl_zext<14,9>(tmp10_1_0_mid2_v_v_fu_674_p2.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_1_0_mid2_fu_683_p1() {
    tmp10_1_0_mid2_fu_683_p1 =  (sc_lv<7>) (zext_ln40_1_cast29_reg_1035.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_1_0_mid2_fu_683_p2() {
    tmp10_1_0_mid2_fu_683_p2 = (!tmp10_1_0_mid2_fu_683_p0.read().is_01() || !tmp10_1_0_mid2_fu_683_p1.read().is_01())? sc_lv<14>(): sc_biguint<9>(tmp10_1_0_mid2_fu_683_p0.read()) * sc_biguint<7>(tmp10_1_0_mid2_fu_683_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_1_0_mid2_v_v_fu_674_p2() {
    tmp10_1_0_mid2_v_v_fu_674_p2 = (!tmp10_0_0_mid2_v_v_reg_1258.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(tmp10_0_0_mid2_v_v_reg_1258.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void depthwise_conv2d_fix_2::thread_tmp10_2_0_mid2_fu_729_p0() {
    tmp10_2_0_mid2_fu_729_p0 =  (sc_lv<9>) (tmp10_2_0_mid2_fu_729_p00.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_2_0_mid2_fu_729_p00() {
    tmp10_2_0_mid2_fu_729_p00 = esl_zext<14,9>(tmp10_2_0_mid2_v_v_fu_720_p2.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_2_0_mid2_fu_729_p1() {
    tmp10_2_0_mid2_fu_729_p1 =  (sc_lv<7>) (zext_ln40_1_cast29_reg_1035.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_2_0_mid2_fu_729_p2() {
    tmp10_2_0_mid2_fu_729_p2 = (!tmp10_2_0_mid2_fu_729_p0.read().is_01() || !tmp10_2_0_mid2_fu_729_p1.read().is_01())? sc_lv<14>(): sc_biguint<9>(tmp10_2_0_mid2_fu_729_p0.read()) * sc_biguint<7>(tmp10_2_0_mid2_fu_729_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp10_2_0_mid2_v_v_fu_720_p2() {
    tmp10_2_0_mid2_v_v_fu_720_p2 = (!tmp10_0_0_mid2_v_v_reg_1258.read().is_01() || !ap_const_lv9_2.is_01())? sc_lv<9>(): (sc_biguint<9>(tmp10_0_0_mid2_v_v_reg_1258.read()) + sc_biguint<9>(ap_const_lv9_2));
}

void depthwise_conv2d_fix_2::thread_tmp12_mid2_v_v_fu_668_p2() {
    tmp12_mid2_v_v_fu_668_p2 = (!phi_mul5_reg_316.read().is_01() || !tmp10_0_0_mid2_v_v_v_fu_649_p1.read().is_01())? sc_lv<9>(): (sc_biguint<9>(phi_mul5_reg_316.read()) + sc_biguint<9>(tmp10_0_0_mid2_v_v_v_fu_649_p1.read()));
}

void depthwise_conv2d_fix_2::thread_trunc_ln27_fu_440_p1() {
    trunc_ln27_fu_440_p1 = out_d_0_reg_293.read().range(4-1, 0);
}

void depthwise_conv2d_fix_2::thread_zext_ln27_10_fu_542_p1() {
    zext_ln27_10_fu_542_p1 = esl_zext<64,8>(add_ln27_8_fu_537_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_1_fu_452_p1() {
    zext_ln27_1_fu_452_p1 = esl_zext<8,7>(shl_ln_fu_444_p3.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_2_fu_462_p1() {
    zext_ln27_2_fu_462_p1 = esl_zext<64,8>(add_ln27_fu_456_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_3_fu_472_p1() {
    zext_ln27_3_fu_472_p1 = esl_zext<64,8>(add_ln27_1_fu_467_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_4_fu_482_p1() {
    zext_ln27_4_fu_482_p1 = esl_zext<64,8>(add_ln27_2_fu_477_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_5_fu_492_p1() {
    zext_ln27_5_fu_492_p1 = esl_zext<64,8>(add_ln27_3_fu_487_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_6_fu_502_p1() {
    zext_ln27_6_fu_502_p1 = esl_zext<64,8>(add_ln27_4_fu_497_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_7_fu_512_p1() {
    zext_ln27_7_fu_512_p1 = esl_zext<64,8>(add_ln27_5_fu_507_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_8_fu_522_p1() {
    zext_ln27_8_fu_522_p1 = esl_zext<64,8>(add_ln27_6_fu_517_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_9_fu_532_p1() {
    zext_ln27_9_fu_532_p1 = esl_zext<64,8>(add_ln27_7_fu_527_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln27_fu_436_p1() {
    zext_ln27_fu_436_p1 = esl_zext<8,5>(out_d_0_reg_293.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_10_fu_847_p1() {
    zext_ln40_10_fu_847_p1 = esl_zext<64,14>(add_ln40_8_reg_1359.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_11_fu_851_p1() {
    zext_ln40_11_fu_851_p1 = esl_zext<64,14>(add_ln40_9_reg_1364.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_12_fu_885_p1() {
    zext_ln40_12_fu_885_p1 = esl_zext<64,14>(add_ln40_10_reg_1369.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_1_cast29_fu_380_p1() {
    zext_ln40_1_cast29_fu_380_p1 = esl_zext<14,7>(sext_ln4_fu_372_p1.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_1_fu_688_p1() {
    zext_ln40_1_fu_688_p1 = esl_zext<14,5>(out_w_0_mid2_reg_1246.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_2_fu_696_p1() {
    zext_ln40_2_fu_696_p1 = esl_zext<64,14>(add_ln40_fu_691_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_3_fu_706_p1() {
    zext_ln40_3_fu_706_p1 = esl_zext<14,5>(out_w_fu_701_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_4_fu_715_p1() {
    zext_ln40_4_fu_715_p1 = esl_zext<64,14>(add_ln40_2_fu_710_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_5_fu_742_p1() {
    zext_ln40_5_fu_742_p1 = esl_zext<14,5>(add_ln40_3_fu_737_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_6_fu_751_p1() {
    zext_ln40_6_fu_751_p1 = esl_zext<64,14>(add_ln40_4_fu_746_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_7_fu_760_p1() {
    zext_ln40_7_fu_760_p1 = esl_zext<64,14>(add_ln40_5_fu_756_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_8_fu_795_p1() {
    zext_ln40_8_fu_795_p1 = esl_zext<64,14>(add_ln40_6_fu_791_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_9_fu_804_p1() {
    zext_ln40_9_fu_804_p1 = esl_zext<64,14>(add_ln40_7_fu_800_p2.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_fu_376_p1() {
    zext_ln40_fu_376_p1 = esl_zext<9,7>(input_height.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln48_1_cast_fu_388_p1() {
    zext_ln48_1_cast_fu_388_p1 = esl_zext<14,6>(output_width.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln48_1_fu_966_p1() {
    zext_ln48_1_fu_966_p1 = esl_zext<64,14>(add_ln48_reg_1334_pp0_iter1_reg.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln48_fu_384_p1() {
    zext_ln48_fu_384_p1 = esl_zext<9,6>(output_height.read());
}

void depthwise_conv2d_fix_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln23_fu_424_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state5;
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state6;
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state7;
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln32_fu_613_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln32_fu_613_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state19;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 256 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 512 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 1024 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 2048 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 4096 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<13>) ("XXXXXXXXXXXXX");
            break;
    }
}

}

