# Reading pref.tcl
# do DecodificadorBinario_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying E:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1 {D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1/DecodificadorBinario.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:44 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1" D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1/DecodificadorBinario.sv 
# -- Compiling module DecodificadorBinario
# 
# Top level modules:
# 	DecodificadorBinario
# End time: 22:40:44 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1 {D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1/Top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:44 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1" D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1/Top.sv 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 22:40:44 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1 {D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1/DisplayController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:45 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1" D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1/DisplayController.sv 
# -- Compiling module DisplayController
# 
# Top level modules:
# 	DisplayController
# End time: 22:40:45 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1 {D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1/BCD_to_7Seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:45 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1" D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1/BCD_to_7Seg.sv 
# -- Compiling module BCD_to_7Seg
# 
# Top level modules:
# 	BCD_to_7Seg
# End time: 22:40:45 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1 {D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1/DecodificadorBinario_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:40:45 on Mar 11,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1" D:/PrograP/aalfaro_jugalde_cnavarro_digital_design_lab_2025/Problema1/DecodificadorBinario_tb.sv 
# -- Compiling module DecodificadorBinario_tb
# 
# Top level modules:
# 	DecodificadorBinario_tb
# End time: 22:40:45 on Mar 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  DecodificadorBinario_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" DecodificadorBinario_tb 
# Start time: 22:40:45 on Mar 11,2025
# Loading sv_std.std
# Loading work.DecodificadorBinario_tb
# Loading work.DecodificadorBinario
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Entrada: 0000, Salida BCD: 00000000
# Entrada: 0101, Salida BCD: 00000101
# Entrada: 1001, Salida BCD: 00001001
# Entrada: 1010, Salida BCD: 00010000
# Entrada: 1011, Salida BCD: 00010001
# Entrada: 1100, Salida BCD: 00010010
# Entrada: 1110, Salida BCD: 00010100
# Entrada: 1111, Salida BCD: 00010101
# End time: 22:43:03 on Mar 11,2025, Elapsed time: 0:02:18
# Errors: 0, Warnings: 0
