strict digraph "" {
	node [label="\N"];
	"1962:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12edbb50>",
		fillcolor=turquoise,
		label="1962:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1963:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12edbb90>",
		fillcolor=springgreen,
		label="1963:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1962:BL" -> "1963:IF"	 [cond="[]",
		lineno=None];
	"1969:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12edbc10>",
		fillcolor=springgreen,
		label="1969:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1969:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12edbc50>",
		fillcolor=turquoise,
		label="1969:BL
set_pause_stats <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12edbc90>]",
		style=filled,
		typ=Block];
	"1969:IF" -> "1969:BL"	 [cond="['append_end_frame']",
		label=append_end_frame,
		lineno=1969];
	"1966:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12edbbd0>",
		fillcolor=springgreen,
		label="1966:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1963:IF" -> "1966:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1963];
	"1963:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ef7190>",
		fillcolor=turquoise,
		label="1963:BL
set_pause_stats <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ef71d0>]",
		style=filled,
		typ=Block];
	"1963:IF" -> "1963:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1963];
	"1966:IF" -> "1969:IF"	 [cond="['PAUSEVAL_DEL2']",
		label="!(PAUSEVAL_DEL2)",
		lineno=1966];
	"1966:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12edbed0>",
		fillcolor=turquoise,
		label="1966:BL
set_pause_stats <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12edbf10>]",
		style=filled,
		typ=Block];
	"1966:IF" -> "1966:BL"	 [cond="['PAUSEVAL_DEL2']",
		label=PAUSEVAL_DEL2,
		lineno=1966];
	"1961:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12ef7410>",
		clk_sens=True,
		fillcolor=gold,
		label="1961:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['PAUSEVAL_DEL2', 'reset_int', 'append_end_frame']"];
	"1961:AL" -> "1962:BL"	 [cond="[]",
		lineno=None];
	"Leaf_1961:AL"	 [def_var="['set_pause_stats']",
		label="Leaf_1961:AL"];
	"1969:BL" -> "Leaf_1961:AL"	 [cond="[]",
		lineno=None];
	"1963:BL" -> "Leaf_1961:AL"	 [cond="[]",
		lineno=None];
	"1966:BL" -> "Leaf_1961:AL"	 [cond="[]",
		lineno=None];
}
