// Seed: 965418668
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  tri id_3;
  supply0 id_4;
  initial
  `define pp_5 0
  wire id_6;
  tri  id_8;
  wire id_9, id_10, id_11;
  assign module_1.type_26 = 0;
  wire id_12, id_13, id_14, id_15;
  wire id_16;
  if (1) assign id_8 = id_4 - 1;
  assign id_3 = 1;
  supply1 id_17 = id_11 & id_7 == 1, id_18, id_19, id_20, id_21, id_22, id_23;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    output supply0 id_10,
    input uwire id_11,
    output wor id_12,
    output uwire id_13,
    input tri0 id_14,
    input wand id_15,
    input wor id_16,
    output supply1 id_17,
    input wor id_18,
    input supply1 id_19,
    input wor id_20,
    input tri1 id_21,
    output tri1 id_22,
    input tri id_23,
    input wor id_24
);
  wire id_26;
  tri  id_27 = 1;
  module_0 modCall_1 (
      id_26,
      id_27
  );
endmodule
