From bd1d5e01ea4fbd70e4f30950519bd50613a615b9 Mon Sep 17 00:00:00 2001
From: Elliot Buller <elliot@tinylabs.io>
Date: Thu, 25 Jun 2020 10:42:24 -0600
Subject: [PATCH] Fix assertions

---
 rtl/verilog/ahb3lite_apb_bridge.sv | 19 ++++++-------------
 1 file changed, 6 insertions(+), 13 deletions(-)

diff --git a/rtl/verilog/ahb3lite_apb_bridge.sv b/rtl/verilog/ahb3lite_apb_bridge.sv
index 22e1168..f044c7a 100644
--- a/rtl/verilog/ahb3lite_apb_bridge.sv
+++ b/rtl/verilog/ahb3lite_apb_bridge.sv
@@ -131,22 +131,15 @@ module ahb3lite_apb_bridge #(
   initial
   begin
       //check if HRDATA/HWDATA/PRDATA/PWDATA are multiples of bytes
-      a1: assert (HDATA_SIZE % 8 ==0)
-          else $error("HDATA_SIZE must be an integer multiple of bytes (8bits)");
+     a1: assert ((HDATA_SIZE % 8) ==0);
+     a2: assert ((PDATA_SIZE % 8) ==0);
 
-      a2: assert (PDATA_SIZE % 8 ==0)
-          else $error("PDATA_SIZE must be an integer multiple of bytes (8bits)");
 
+     //Check if PDATA_SIZE <= HDATA_SIZE
+     a3: assert (PDATA_SIZE <= HDATA_SIZE);
 
-      //Check if PDATA_SIZE <= HDATA_SIZE
-      a3: assert (PDATA_SIZE <= HDATA_SIZE)
-          else $error("PDATA_SIZE must be less than or equal to HDATA_SIZE (PDATA_SIZE <= HDATA_SIZE");
-
-
-      //Check SYNC_DEPTH >= 3
-      a4: assert (SYNC_DEPTH >= SYNC_DEPTH_MIN)
-          else $warning("SYNC_DEPTH=%0d is less than minimum. Changed to %0d", SYNC_DEPTH, SYNC_DEPTH_CHK);
-
+     //Check SYNC_DEPTH >= 3
+     a4: assert (SYNC_DEPTH >= SYNC_DEPTH_MIN);
   end
 
 
-- 
2.20.1

