# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project.ip_user_files/bd/project_design_1/ipshared/37a5/src/xup_dff_en_reset.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_0/sim/project_design_1_xup_dff_en_reset_0_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_1/sim/project_design_1_xup_dff_en_reset_0_1.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_2/sim/project_design_1_xup_dff_en_reset_0_2.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_3/sim/project_design_1_xup_dff_en_reset_0_3.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_4/sim/project_design_1_xup_dff_en_reset_0_4.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_5/sim/project_design_1_xup_dff_en_reset_0_5.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_6/sim/project_design_1_xup_dff_en_reset_0_6.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_7/sim/project_design_1_xup_dff_en_reset_0_7.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_8/sim/project_design_1_xup_dff_en_reset_0_8.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_9/sim/project_design_1_xup_dff_en_reset_0_9.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_10/sim/project_design_1_xup_dff_en_reset_0_10.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_11/sim/project_design_1_xup_dff_en_reset_0_11.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_12/sim/project_design_1_xup_dff_en_reset_0_12.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_13/sim/project_design_1_xup_dff_en_reset_0_13.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_14/sim/project_design_1_xup_dff_en_reset_0_14.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_dff_en_reset_0_15/sim/project_design_1_xup_dff_en_reset_0_15.v" \
"../../../../project.ip_user_files/bd/project_design_1/ipshared/0118/src/xup_or3.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or3_0_0/sim/project_design_1_xup_or3_0_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ipshared/8053/src/xup_or4.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or4_0_0/sim/project_design_1_xup_or4_0_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ipshared/2167/src/xup_and3.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and3_0_0/sim/project_design_1_xup_and3_0_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ipshared/9859/src/xup_and2.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and2_0_0/sim/project_design_1_xup_and2_0_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ipshared/c3d7/src/xup_or2.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or2_0_0/sim/project_design_1_xup_or2_0_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ipshared/67eb/src/xup_inv.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_inv_1_0/sim/project_design_1_xup_inv_1_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and2_1_0/sim/project_design_1_xup_and2_1_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or2_1_0/sim/project_design_1_xup_or2_1_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and2_2_0/sim/project_design_1_xup_and2_2_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or3_1_0/sim/project_design_1_xup_or3_1_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and2_3_0/sim/project_design_1_xup_and2_3_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or3_2_0/sim/project_design_1_xup_or3_2_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and2_4_0/sim/project_design_1_xup_and2_4_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and2_5_0/sim/project_design_1_xup_and2_5_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or2_2_0/sim/project_design_1_xup_or2_2_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or2_3_0/sim/project_design_1_xup_or2_3_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_inv_2_0/sim/project_design_1_xup_inv_2_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_inv_3_0/sim/project_design_1_xup_inv_3_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ipshared/6be6/src/xup_and5.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and5_0_0/sim/project_design_1_xup_and5_0_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or2_4_0/sim/project_design_1_xup_or2_4_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_inv_4_0/sim/project_design_1_xup_inv_4_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or2_5_0/sim/project_design_1_xup_or2_5_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and2_6_0/sim/project_design_1_xup_and2_6_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or2_6_0/sim/project_design_1_xup_or2_6_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ipshared/8301/src/xup_and4.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and4_0_0/sim/project_design_1_xup_and4_0_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or4_1_0/sim/project_design_1_xup_or4_1_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_inv_5_0/sim/project_design_1_xup_inv_5_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_inv_6_0/sim/project_design_1_xup_inv_6_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or2_7_0/sim/project_design_1_xup_or2_7_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or2_8_0/sim/project_design_1_xup_or2_8_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or4_2_0/sim/project_design_1_xup_or4_2_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or4_3_0/sim/project_design_1_xup_or4_3_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or4_4_0/sim/project_design_1_xup_or4_4_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or3_3_0/sim/project_design_1_xup_or3_3_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_or3_4_0/sim/project_design_1_xup_or3_4_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_inv_0_1/sim/project_design_1_xup_inv_0_1.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and2_8_0/sim/project_design_1_xup_and2_8_0.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_and2_7_1/sim/project_design_1_xup_and2_7_1.v" \
"../../../../project.ip_user_files/bd/project_design_1/ip/project_design_1_xup_inv_7_0/sim/project_design_1_xup_inv_7_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
