{"url": "https://api.github.com/repos/tensorflow/tensorflow/issues/comments/285240765", "html_url": "https://github.com/tensorflow/tensorflow/issues/7778#issuecomment-285240765", "issue_url": "https://api.github.com/repos/tensorflow/tensorflow/issues/7778", "id": 285240765, "node_id": "MDEyOklzc3VlQ29tbWVudDI4NTI0MDc2NQ==", "user": {"login": "hughsando", "id": 1665494, "node_id": "MDQ6VXNlcjE2NjU0OTQ=", "avatar_url": "https://avatars1.githubusercontent.com/u/1665494?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hughsando", "html_url": "https://github.com/hughsando", "followers_url": "https://api.github.com/users/hughsando/followers", "following_url": "https://api.github.com/users/hughsando/following{/other_user}", "gists_url": "https://api.github.com/users/hughsando/gists{/gist_id}", "starred_url": "https://api.github.com/users/hughsando/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hughsando/subscriptions", "organizations_url": "https://api.github.com/users/hughsando/orgs", "repos_url": "https://api.github.com/users/hughsando/repos", "events_url": "https://api.github.com/users/hughsando/events{/privacy}", "received_events_url": "https://api.github.com/users/hughsando/received_events", "type": "User", "site_admin": false}, "created_at": "2017-03-09T03:00:35Z", "updated_at": "2017-03-09T03:00:35Z", "author_association": "NONE", "body_html": "<p>Is it possible that these errors are coming from the fact that with MSVC, x64, SSE2 is implicit (all x64 chips have SSE2) but the <code>__SSE2__</code> et al defines are not explicitly set?<br>\nPerhaps the guards should be on EIGEN_VECTORIZE_SSE2 etc instead.</p>", "body_text": "Is it possible that these errors are coming from the fact that with MSVC, x64, SSE2 is implicit (all x64 chips have SSE2) but the __SSE2__ et al defines are not explicitly set?\nPerhaps the guards should be on EIGEN_VECTORIZE_SSE2 etc instead.", "body": "Is it possible that these errors are coming from the fact that with MSVC, x64, SSE2 is implicit (all x64 chips have SSE2) but the `__SSE2__` et al defines are not explicitly set?\r\nPerhaps the guards should be on EIGEN_VECTORIZE_SSE2 etc instead."}