
../repos/coreutils/src/test:     file format elf32-littlearm


Disassembly of section .init:

00010d38 <.init>:
   10d38:	push	{r3, lr}
   10d3c:	bl	10fec <__lxstat64@plt+0x48>
   10d40:	pop	{r3, pc}

Disassembly of section .plt:

00010d44 <calloc@plt-0x14>:
   10d44:	push	{lr}		; (str lr, [sp, #-4]!)
   10d48:	ldr	lr, [pc, #4]	; 10d54 <calloc@plt-0x4>
   10d4c:	add	lr, pc, lr
   10d50:	ldr	pc, [lr, #8]!
   10d54:	andeq	r7, r1, ip, lsr #5

00010d58 <calloc@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #94208	; 0x17000
   10d60:	ldr	pc, [ip, #684]!	; 0x2ac

00010d64 <fputs_unlocked@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #94208	; 0x17000
   10d6c:	ldr	pc, [ip, #676]!	; 0x2a4

00010d70 <raise@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #94208	; 0x17000
   10d78:	ldr	pc, [ip, #668]!	; 0x29c

00010d7c <strcmp@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #94208	; 0x17000
   10d84:	ldr	pc, [ip, #660]!	; 0x294

00010d88 <strtol@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #94208	; 0x17000
   10d90:	ldr	pc, [ip, #652]!	; 0x28c

00010d94 <fflush@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #94208	; 0x17000
   10d9c:	ldr	pc, [ip, #644]!	; 0x284

00010da0 <free@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #94208	; 0x17000
   10da8:	ldr	pc, [ip, #636]!	; 0x27c

00010dac <_exit@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #94208	; 0x17000
   10db4:	ldr	pc, [ip, #628]!	; 0x274

00010db8 <memcpy@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #94208	; 0x17000
   10dc0:	ldr	pc, [ip, #620]!	; 0x26c

00010dc4 <mbsinit@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #94208	; 0x17000
   10dcc:	ldr	pc, [ip, #612]!	; 0x264

00010dd0 <memcmp@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #94208	; 0x17000
   10dd8:	ldr	pc, [ip, #604]!	; 0x25c

00010ddc <dcgettext@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #94208	; 0x17000
   10de4:	ldr	pc, [ip, #596]!	; 0x254

00010de8 <realloc@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #94208	; 0x17000
   10df0:	ldr	pc, [ip, #588]!	; 0x24c

00010df4 <textdomain@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #94208	; 0x17000
   10dfc:	ldr	pc, [ip, #580]!	; 0x244

00010e00 <geteuid@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #94208	; 0x17000
   10e08:	ldr	pc, [ip, #572]!	; 0x23c

00010e0c <iswprint@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #94208	; 0x17000
   10e14:	ldr	pc, [ip, #564]!	; 0x234

00010e18 <getegid@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #94208	; 0x17000
   10e20:	ldr	pc, [ip, #556]!	; 0x22c

00010e24 <fwrite@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #94208	; 0x17000
   10e2c:	ldr	pc, [ip, #548]!	; 0x224

00010e30 <lseek64@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #94208	; 0x17000
   10e38:	ldr	pc, [ip, #540]!	; 0x21c

00010e3c <__ctype_get_mb_cur_max@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #94208	; 0x17000
   10e44:	ldr	pc, [ip, #532]!	; 0x214

00010e48 <__fpending@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #94208	; 0x17000
   10e50:	ldr	pc, [ip, #524]!	; 0x20c

00010e54 <mbrtowc@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #94208	; 0x17000
   10e5c:	ldr	pc, [ip, #516]!	; 0x204

00010e60 <error@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #94208	; 0x17000
   10e68:	ldr	pc, [ip, #508]!	; 0x1fc

00010e6c <malloc@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #94208	; 0x17000
   10e74:	ldr	pc, [ip, #500]!	; 0x1f4

00010e78 <error_at_line@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #94208	; 0x17000
   10e80:	ldr	pc, [ip, #492]!	; 0x1ec

00010e84 <__libc_start_main@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #94208	; 0x17000
   10e8c:	ldr	pc, [ip, #484]!	; 0x1e4

00010e90 <__freading@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #94208	; 0x17000
   10e98:	ldr	pc, [ip, #476]!	; 0x1dc

00010e9c <__gmon_start__@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #94208	; 0x17000
   10ea4:	ldr	pc, [ip, #468]!	; 0x1d4

00010ea8 <__ctype_b_loc@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #94208	; 0x17000
   10eb0:	ldr	pc, [ip, #460]!	; 0x1cc

00010eb4 <exit@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #94208	; 0x17000
   10ebc:	ldr	pc, [ip, #452]!	; 0x1c4

00010ec0 <strlen@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #94208	; 0x17000
   10ec8:	ldr	pc, [ip, #444]!	; 0x1bc

00010ecc <__errno_location@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #94208	; 0x17000
   10ed4:	ldr	pc, [ip, #436]!	; 0x1b4

00010ed8 <__cxa_atexit@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #94208	; 0x17000
   10ee0:	ldr	pc, [ip, #428]!	; 0x1ac

00010ee4 <__vasprintf_chk@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #94208	; 0x17000
   10eec:	ldr	pc, [ip, #420]!	; 0x1a4

00010ef0 <memset@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #94208	; 0x17000
   10ef8:	ldr	pc, [ip, #412]!	; 0x19c

00010efc <__printf_chk@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #94208	; 0x17000
   10f04:	ldr	pc, [ip, #404]!	; 0x194

00010f08 <fileno@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #94208	; 0x17000
   10f10:	ldr	pc, [ip, #396]!	; 0x18c

00010f14 <__fprintf_chk@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #94208	; 0x17000
   10f1c:	ldr	pc, [ip, #388]!	; 0x184

00010f20 <fclose@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #94208	; 0x17000
   10f28:	ldr	pc, [ip, #380]!	; 0x17c

00010f2c <fseeko64@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #94208	; 0x17000
   10f34:	ldr	pc, [ip, #372]!	; 0x174

00010f38 <setlocale@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #94208	; 0x17000
   10f40:	ldr	pc, [ip, #364]!	; 0x16c

00010f44 <strrchr@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #94208	; 0x17000
   10f4c:	ldr	pc, [ip, #356]!	; 0x164

00010f50 <nl_langinfo@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #94208	; 0x17000
   10f58:	ldr	pc, [ip, #348]!	; 0x15c

00010f5c <euidaccess@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #94208	; 0x17000
   10f64:	ldr	pc, [ip, #340]!	; 0x154

00010f68 <bindtextdomain@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #94208	; 0x17000
   10f70:	ldr	pc, [ip, #332]!	; 0x14c

00010f74 <__xstat64@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #94208	; 0x17000
   10f7c:	ldr	pc, [ip, #324]!	; 0x144

00010f80 <isatty@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #94208	; 0x17000
   10f88:	ldr	pc, [ip, #316]!	; 0x13c

00010f8c <strncmp@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #94208	; 0x17000
   10f94:	ldr	pc, [ip, #308]!	; 0x134

00010f98 <abort@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #94208	; 0x17000
   10fa0:	ldr	pc, [ip, #300]!	; 0x12c

00010fa4 <__lxstat64@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #94208	; 0x17000
   10fac:	ldr	pc, [ip, #292]!	; 0x124

Disassembly of section .text:

00010fb0 <.text>:
   10fb0:	mov	fp, #0
   10fb4:	mov	lr, #0
   10fb8:	pop	{r1}		; (ldr r1, [sp], #4)
   10fbc:	mov	r2, sp
   10fc0:	push	{r2}		; (str r2, [sp, #-4]!)
   10fc4:	push	{r0}		; (str r0, [sp, #-4]!)
   10fc8:	ldr	ip, [pc, #16]	; 10fe0 <__lxstat64@plt+0x3c>
   10fcc:	push	{ip}		; (str ip, [sp, #-4]!)
   10fd0:	ldr	r0, [pc, #12]	; 10fe4 <__lxstat64@plt+0x40>
   10fd4:	ldr	r3, [pc, #12]	; 10fe8 <__lxstat64@plt+0x44>
   10fd8:	bl	10e84 <__libc_start_main@plt>
   10fdc:	bl	10f98 <abort@plt>
   10fe0:	andeq	r5, r1, r0, lsl #31
   10fe4:	andeq	r1, r1, r0, ror #8
   10fe8:	andeq	r5, r1, r0, lsr #30
   10fec:	ldr	r3, [pc, #20]	; 11008 <__lxstat64@plt+0x64>
   10ff0:	ldr	r2, [pc, #20]	; 1100c <__lxstat64@plt+0x68>
   10ff4:	add	r3, pc, r3
   10ff8:	ldr	r2, [r3, r2]
   10ffc:	cmp	r2, #0
   11000:	bxeq	lr
   11004:	b	10e9c <__gmon_start__@plt>
   11008:	andeq	r7, r1, r4
   1100c:	ldrdeq	r0, [r0], -r4
   11010:	ldr	r0, [pc, #24]	; 11030 <__lxstat64@plt+0x8c>
   11014:	ldr	r3, [pc, #24]	; 11034 <__lxstat64@plt+0x90>
   11018:	cmp	r3, r0
   1101c:	bxeq	lr
   11020:	ldr	r3, [pc, #16]	; 11038 <__lxstat64@plt+0x94>
   11024:	cmp	r3, #0
   11028:	bxeq	lr
   1102c:	bx	r3
   11030:	andeq	r8, r2, r8, lsr #2
   11034:	andeq	r8, r2, r8, lsr #2
   11038:	andeq	r0, r0, r0
   1103c:	ldr	r0, [pc, #36]	; 11068 <__lxstat64@plt+0xc4>
   11040:	ldr	r1, [pc, #36]	; 1106c <__lxstat64@plt+0xc8>
   11044:	sub	r1, r1, r0
   11048:	asr	r1, r1, #2
   1104c:	add	r1, r1, r1, lsr #31
   11050:	asrs	r1, r1, #1
   11054:	bxeq	lr
   11058:	ldr	r3, [pc, #16]	; 11070 <__lxstat64@plt+0xcc>
   1105c:	cmp	r3, #0
   11060:	bxeq	lr
   11064:	bx	r3
   11068:	andeq	r8, r2, r8, lsr #2
   1106c:	andeq	r8, r2, r8, lsr #2
   11070:	andeq	r0, r0, r0
   11074:	push	{r4, lr}
   11078:	ldr	r4, [pc, #24]	; 11098 <__lxstat64@plt+0xf4>
   1107c:	ldrb	r3, [r4]
   11080:	cmp	r3, #0
   11084:	popne	{r4, pc}
   11088:	bl	11010 <__lxstat64@plt+0x6c>
   1108c:	mov	r3, #1
   11090:	strb	r3, [r4]
   11094:	pop	{r4, pc}
   11098:	andeq	r8, r2, r8, lsr r1
   1109c:	b	1103c <__lxstat64@plt+0x98>
   110a0:	push	{fp, lr}
   110a4:	mov	fp, sp
   110a8:	sub	sp, sp, #56	; 0x38
   110ac:	mov	r4, r0
   110b0:	cmp	r0, #0
   110b4:	bne	1141c <__lxstat64@plt+0x478>
   110b8:	movw	r1, #24531	; 0x5fd3
   110bc:	mov	r0, #0
   110c0:	mov	r2, #5
   110c4:	movt	r1, #1
   110c8:	bl	10ddc <dcgettext@plt>
   110cc:	movw	r7, #33076	; 0x8134
   110d0:	movt	r7, #2
   110d4:	ldr	r1, [r7]
   110d8:	bl	10d64 <fputs_unlocked@plt>
   110dc:	movw	r1, #24616	; 0x6028
   110e0:	mov	r0, #0
   110e4:	mov	r2, #5
   110e8:	movt	r1, #1
   110ec:	bl	10ddc <dcgettext@plt>
   110f0:	ldr	r1, [r7]
   110f4:	bl	10d64 <fputs_unlocked@plt>
   110f8:	movw	r1, #24665	; 0x6059
   110fc:	mov	r0, #0
   11100:	mov	r2, #5
   11104:	movt	r1, #1
   11108:	bl	10ddc <dcgettext@plt>
   1110c:	ldr	r1, [r7]
   11110:	bl	10d64 <fputs_unlocked@plt>
   11114:	movw	r1, #24710	; 0x6086
   11118:	mov	r0, #0
   1111c:	mov	r2, #5
   11120:	movt	r1, #1
   11124:	bl	10ddc <dcgettext@plt>
   11128:	ldr	r1, [r7]
   1112c:	bl	10d64 <fputs_unlocked@plt>
   11130:	movw	r1, #24764	; 0x60bc
   11134:	mov	r0, #0
   11138:	mov	r2, #5
   1113c:	movt	r1, #1
   11140:	bl	10ddc <dcgettext@plt>
   11144:	ldr	r1, [r7]
   11148:	bl	10d64 <fputs_unlocked@plt>
   1114c:	movw	r1, #24884	; 0x6134
   11150:	mov	r0, #0
   11154:	mov	r2, #5
   11158:	movt	r1, #1
   1115c:	bl	10ddc <dcgettext@plt>
   11160:	ldr	r1, [r7]
   11164:	bl	10d64 <fputs_unlocked@plt>
   11168:	movw	r1, #25133	; 0x622d
   1116c:	mov	r0, #0
   11170:	mov	r2, #5
   11174:	movt	r1, #1
   11178:	bl	10ddc <dcgettext@plt>
   1117c:	ldr	r1, [r7]
   11180:	bl	10d64 <fputs_unlocked@plt>
   11184:	movw	r1, #25383	; 0x6327
   11188:	mov	r0, #0
   1118c:	mov	r2, #5
   11190:	movt	r1, #1
   11194:	bl	10ddc <dcgettext@plt>
   11198:	ldr	r1, [r7]
   1119c:	bl	10d64 <fputs_unlocked@plt>
   111a0:	movw	r1, #25759	; 0x649f
   111a4:	mov	r0, #0
   111a8:	mov	r2, #5
   111ac:	movt	r1, #1
   111b0:	bl	10ddc <dcgettext@plt>
   111b4:	ldr	r1, [r7]
   111b8:	bl	10d64 <fputs_unlocked@plt>
   111bc:	movw	r1, #25948	; 0x655c
   111c0:	mov	r0, #0
   111c4:	mov	r2, #5
   111c8:	movt	r1, #1
   111cc:	bl	10ddc <dcgettext@plt>
   111d0:	ldr	r1, [r7]
   111d4:	bl	10d64 <fputs_unlocked@plt>
   111d8:	movw	r1, #26119	; 0x6607
   111dc:	mov	r0, #0
   111e0:	mov	r2, #5
   111e4:	movt	r1, #1
   111e8:	bl	10ddc <dcgettext@plt>
   111ec:	ldr	r1, [r7]
   111f0:	bl	10d64 <fputs_unlocked@plt>
   111f4:	movw	r1, #26394	; 0x671a
   111f8:	mov	r0, #0
   111fc:	mov	r2, #5
   11200:	movt	r1, #1
   11204:	bl	10ddc <dcgettext@plt>
   11208:	ldr	r1, [r7]
   1120c:	bl	10d64 <fputs_unlocked@plt>
   11210:	movw	r1, #26754	; 0x6882
   11214:	mov	r0, #0
   11218:	mov	r2, #5
   1121c:	movt	r1, #1
   11220:	bl	10ddc <dcgettext@plt>
   11224:	ldr	r1, [r7]
   11228:	bl	10d64 <fputs_unlocked@plt>
   1122c:	movw	r1, #27041	; 0x69a1
   11230:	mov	r0, #0
   11234:	mov	r2, #5
   11238:	movt	r1, #1
   1123c:	bl	10ddc <dcgettext@plt>
   11240:	ldr	r1, [r7]
   11244:	bl	10d64 <fputs_unlocked@plt>
   11248:	movw	r1, #27266	; 0x6a82
   1124c:	mov	r0, #0
   11250:	mov	r2, #5
   11254:	movt	r1, #1
   11258:	bl	10ddc <dcgettext@plt>
   1125c:	ldr	r1, [r7]
   11260:	bl	10d64 <fputs_unlocked@plt>
   11264:	movw	r1, #27388	; 0x6afc
   11268:	mov	r0, #0
   1126c:	mov	r2, #5
   11270:	movt	r1, #1
   11274:	bl	10ddc <dcgettext@plt>
   11278:	ldr	r1, [r7]
   1127c:	bl	10d64 <fputs_unlocked@plt>
   11280:	movw	r1, #27524	; 0x6b84
   11284:	mov	r0, #0
   11288:	mov	r2, #5
   1128c:	movt	r1, #1
   11290:	bl	10ddc <dcgettext@plt>
   11294:	movw	r1, #27715	; 0x6c43
   11298:	mov	r5, r0
   1129c:	mov	r0, #0
   112a0:	mov	r2, #5
   112a4:	movt	r1, #1
   112a8:	bl	10ddc <dcgettext@plt>
   112ac:	mov	r2, r0
   112b0:	mov	r0, #1
   112b4:	mov	r1, r5
   112b8:	bl	10efc <__printf_chk@plt>
   112bc:	movw	r0, #28392	; 0x6ee8
   112c0:	mov	r2, #48	; 0x30
   112c4:	mov	r6, sp
   112c8:	movw	r5, #27729	; 0x6c51
   112cc:	movt	r0, #1
   112d0:	movt	r5, #1
   112d4:	add	r1, r0, #32
   112d8:	add	r3, r0, #16
   112dc:	vld1.64	{d18-d19}, [r0], r2
   112e0:	vld1.64	{d16-d17}, [r1]
   112e4:	vld1.64	{d20-d21}, [r3]
   112e8:	add	r1, r6, #32
   112ec:	vldr	d22, [r0]
   112f0:	add	r0, r6, #16
   112f4:	vst1.64	{d16-d17}, [r1]
   112f8:	movw	r1, #27727	; 0x6c4f
   112fc:	vst1.64	{d20-d21}, [r0]
   11300:	mov	r0, r6
   11304:	vst1.64	{d18-d19}, [r0], r2
   11308:	movt	r1, #1
   1130c:	vstr	d22, [r0]
   11310:	mov	r0, r5
   11314:	bl	10d7c <strcmp@plt>
   11318:	cmp	r0, #0
   1131c:	ldrne	r1, [r6, #8]!
   11320:	cmpne	r1, #0
   11324:	bne	11310 <__lxstat64@plt+0x36c>
   11328:	ldr	r6, [r6, #4]
   1132c:	movw	r1, #27869	; 0x6cdd
   11330:	mov	r0, #0
   11334:	mov	r2, #5
   11338:	movt	r1, #1
   1133c:	bl	10ddc <dcgettext@plt>
   11340:	movw	r2, #27892	; 0x6cf4
   11344:	movw	r3, #27906	; 0x6d02
   11348:	mov	r1, r0
   1134c:	mov	r0, #1
   11350:	movt	r2, #1
   11354:	movt	r3, #1
   11358:	bl	10efc <__printf_chk@plt>
   1135c:	cmp	r6, #0
   11360:	mov	r0, #5
   11364:	mov	r1, #0
   11368:	moveq	r6, r5
   1136c:	bl	10f38 <setlocale@plt>
   11370:	cmp	r0, #0
   11374:	beq	113ac <__lxstat64@plt+0x408>
   11378:	movw	r1, #27946	; 0x6d2a
   1137c:	mov	r2, #3
   11380:	movt	r1, #1
   11384:	bl	10f8c <strncmp@plt>
   11388:	cmp	r0, #0
   1138c:	beq	113ac <__lxstat64@plt+0x408>
   11390:	movw	r1, #27950	; 0x6d2e
   11394:	mov	r0, #0
   11398:	mov	r2, #5
   1139c:	movt	r1, #1
   113a0:	bl	10ddc <dcgettext@plt>
   113a4:	ldr	r1, [r7]
   113a8:	bl	10d64 <fputs_unlocked@plt>
   113ac:	movw	r1, #28021	; 0x6d75
   113b0:	mov	r0, #0
   113b4:	mov	r2, #5
   113b8:	movt	r1, #1
   113bc:	bl	10ddc <dcgettext@plt>
   113c0:	movw	r2, #27906	; 0x6d02
   113c4:	mov	r1, r0
   113c8:	mov	r0, #1
   113cc:	mov	r3, r5
   113d0:	movt	r2, #1
   113d4:	bl	10efc <__printf_chk@plt>
   113d8:	movw	r1, #28048	; 0x6d90
   113dc:	mov	r0, #0
   113e0:	mov	r2, #5
   113e4:	movt	r1, #1
   113e8:	bl	10ddc <dcgettext@plt>
   113ec:	movw	r3, #24664	; 0x6058
   113f0:	mov	r1, r0
   113f4:	movw	r0, #27802	; 0x6c9a
   113f8:	cmp	r6, r5
   113fc:	mov	r2, r6
   11400:	movt	r0, #1
   11404:	movt	r3, #1
   11408:	moveq	r3, r0
   1140c:	mov	r0, #1
   11410:	bl	10efc <__printf_chk@plt>
   11414:	mov	r0, r4
   11418:	bl	10eb4 <exit@plt>
   1141c:	movw	r0, #33072	; 0x8130
   11420:	movw	r1, #24492	; 0x5fac
   11424:	mov	r2, #5
   11428:	movt	r0, #2
   1142c:	movt	r1, #1
   11430:	ldr	r5, [r0]
   11434:	mov	r0, #0
   11438:	bl	10ddc <dcgettext@plt>
   1143c:	mov	r2, r0
   11440:	movw	r0, #33104	; 0x8150
   11444:	mov	r1, #1
   11448:	movt	r0, #2
   1144c:	ldr	r3, [r0]
   11450:	mov	r0, r5
   11454:	bl	10f14 <__fprintf_chk@plt>
   11458:	mov	r0, r4
   1145c:	bl	10eb4 <exit@plt>
   11460:	push	{r4, r5, r6, sl, fp, lr}
   11464:	add	fp, sp, #16
   11468:	mov	r4, r0
   1146c:	ldr	r0, [r1]
   11470:	mov	r5, r1
   11474:	bl	12dbc <__lxstat64@plt+0x1e18>
   11478:	movw	r1, #24664	; 0x6058
   1147c:	mov	r0, #6
   11480:	movt	r1, #1
   11484:	bl	10f38 <setlocale@plt>
   11488:	movw	r6, #27896	; 0x6cf8
   1148c:	movw	r1, #27734	; 0x6c56
   11490:	movt	r6, #1
   11494:	movt	r1, #1
   11498:	mov	r0, r6
   1149c:	bl	10f68 <bindtextdomain@plt>
   114a0:	mov	r0, r6
   114a4:	bl	10df4 <textdomain@plt>
   114a8:	movw	r0, #32992	; 0x80e0
   114ac:	mov	r1, #2
   114b0:	movt	r0, #2
   114b4:	str	r1, [r0]
   114b8:	movw	r0, #11380	; 0x2c74
   114bc:	movt	r0, #1
   114c0:	bl	15f84 <__lxstat64@plt+0x4fe0>
   114c4:	movw	r6, #33084	; 0x813c
   114c8:	mov	r0, #1
   114cc:	cmp	r4, #2
   114d0:	movt	r6, #2
   114d4:	str	r5, [r6]
   114d8:	str	r4, [r6, #4]
   114dc:	str	r0, [r6, #8]
   114e0:	poplt	{r4, r5, r6, sl, fp, pc}
   114e4:	sub	r0, r4, #1
   114e8:	bl	11534 <__lxstat64@plt+0x590>
   114ec:	ldmib	r6, {r1, r2}
   114f0:	cmp	r2, r1
   114f4:	bne	11500 <__lxstat64@plt+0x55c>
   114f8:	eor	r0, r0, #1
   114fc:	pop	{r4, r5, r6, sl, fp, pc}
   11500:	movw	r1, #27758	; 0x6c6e
   11504:	mov	r0, #0
   11508:	mov	r2, #5
   1150c:	movt	r1, #1
   11510:	bl	10ddc <dcgettext@plt>
   11514:	mov	r4, r0
   11518:	ldr	r0, [r6]
   1151c:	ldr	r1, [r6, #8]
   11520:	ldr	r0, [r0, r1, lsl #2]
   11524:	bl	14d38 <__lxstat64@plt+0x3d94>
   11528:	mov	r1, r0
   1152c:	mov	r0, r4
   11530:	bl	11810 <__lxstat64@plt+0x86c>
   11534:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11538:	add	fp, sp, #28
   1153c:	sub	sp, sp, #4
   11540:	sub	r1, r0, #1
   11544:	cmp	r1, #3
   11548:	bhi	116b8 <__lxstat64@plt+0x714>
   1154c:	add	r0, pc, #0
   11550:	ldr	pc, [r0, r1, lsl #2]
   11554:	andeq	r1, r1, r4, ror #10
   11558:	andeq	r1, r1, ip, asr r6
   1155c:	muleq	r1, r8, r5
   11560:	andeq	r1, r1, r4, lsr #11
   11564:	movw	r0, #33084	; 0x813c
   11568:	movt	r0, #2
   1156c:	ldr	r2, [r0, #8]
   11570:	ldr	r1, [r0]
   11574:	add	r3, r2, #1
   11578:	str	r3, [r0, #8]
   1157c:	ldr	r0, [r1, r2, lsl #2]
   11580:	ldrb	r9, [r0]
   11584:	cmp	r9, #0
   11588:	movwne	r9, #1
   1158c:	and	r0, r9, #1
   11590:	sub	sp, fp, #28
   11594:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11598:	sub	sp, fp, #28
   1159c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115a0:	b	1184c <__lxstat64@plt+0x8a8>
   115a4:	movw	r5, #33084	; 0x813c
   115a8:	movw	r1, #28099	; 0x6dc3
   115ac:	movt	r5, #2
   115b0:	movt	r1, #1
   115b4:	ldr	r7, [r5]
   115b8:	ldr	r6, [r5, #8]
   115bc:	ldr	r4, [r7, r6, lsl #2]
   115c0:	mov	r0, r4
   115c4:	bl	10d7c <strcmp@plt>
   115c8:	cmp	r0, #0
   115cc:	beq	1178c <__lxstat64@plt+0x7e8>
   115d0:	movw	r1, #28101	; 0x6dc5
   115d4:	mov	r0, r4
   115d8:	movt	r1, #1
   115dc:	bl	10d7c <strcmp@plt>
   115e0:	cmp	r0, #0
   115e4:	bne	116cc <__lxstat64@plt+0x728>
   115e8:	add	r4, r6, #3
   115ec:	movw	r1, #28103	; 0x6dc7
   115f0:	ldr	r0, [r7, r4, lsl #2]
   115f4:	movt	r1, #1
   115f8:	bl	10d7c <strcmp@plt>
   115fc:	cmp	r0, #0
   11600:	bne	116cc <__lxstat64@plt+0x728>
   11604:	add	r0, r6, #1
   11608:	movw	r1, #28099	; 0x6dc3
   1160c:	str	r0, [r5, #8]
   11610:	movt	r1, #1
   11614:	ldr	r8, [r7, r0, lsl #2]
   11618:	mov	r0, r8
   1161c:	bl	10d7c <strcmp@plt>
   11620:	cmp	r0, #0
   11624:	beq	117dc <__lxstat64@plt+0x838>
   11628:	ldrb	r0, [r8]
   1162c:	cmp	r0, #45	; 0x2d
   11630:	bne	11808 <__lxstat64@plt+0x864>
   11634:	ldrb	r0, [r8, #1]
   11638:	cmp	r0, #0
   1163c:	beq	11808 <__lxstat64@plt+0x864>
   11640:	ldrb	r0, [r8, #2]
   11644:	cmp	r0, #0
   11648:	bne	11808 <__lxstat64@plt+0x864>
   1164c:	bl	11ab0 <__lxstat64@plt+0xb0c>
   11650:	ldr	r4, [r5, #8]
   11654:	mov	r9, r0
   11658:	b	117f4 <__lxstat64@plt+0x850>
   1165c:	movw	r6, #33084	; 0x813c
   11660:	movw	r1, #28099	; 0x6dc3
   11664:	movt	r6, #2
   11668:	movt	r1, #1
   1166c:	ldr	r5, [r6]
   11670:	ldr	r7, [r6, #8]
   11674:	ldr	r4, [r5, r7, lsl #2]
   11678:	mov	r0, r4
   1167c:	bl	10d7c <strcmp@plt>
   11680:	cmp	r0, #0
   11684:	beq	117b4 <__lxstat64@plt+0x810>
   11688:	ldrb	r0, [r4]
   1168c:	cmp	r0, #45	; 0x2d
   11690:	bne	11808 <__lxstat64@plt+0x864>
   11694:	ldrb	r0, [r4, #1]
   11698:	cmp	r0, #0
   1169c:	beq	11808 <__lxstat64@plt+0x864>
   116a0:	ldrb	r0, [r4, #2]
   116a4:	cmp	r0, #0
   116a8:	bne	11808 <__lxstat64@plt+0x864>
   116ac:	sub	sp, fp, #28
   116b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   116b4:	b	11ab0 <__lxstat64@plt+0xb0c>
   116b8:	cmp	r0, #1
   116bc:	blt	1180c <__lxstat64@plt+0x868>
   116c0:	movw	r0, #33084	; 0x813c
   116c4:	movt	r0, #2
   116c8:	ldr	r6, [r0, #8]
   116cc:	movw	r4, #33084	; 0x813c
   116d0:	movt	r4, #2
   116d4:	ldr	r0, [r4, #4]
   116d8:	cmp	r6, r0
   116dc:	bge	11808 <__lxstat64@plt+0x864>
   116e0:	bl	129ac <__lxstat64@plt+0x1a08>
   116e4:	mov	r5, r0
   116e8:	ldmib	r4, {r0, r6}
   116ec:	mov	r9, #0
   116f0:	cmp	r6, r0
   116f4:	bge	1177c <__lxstat64@plt+0x7d8>
   116f8:	movw	sl, #28178	; 0x6e12
   116fc:	movw	r8, #28181	; 0x6e15
   11700:	mov	r9, #0
   11704:	movt	sl, #1
   11708:	movt	r8, #1
   1170c:	ldr	r0, [r4]
   11710:	mov	r1, sl
   11714:	ldr	r7, [r0, r6, lsl #2]
   11718:	mov	r0, r7
   1171c:	bl	10d7c <strcmp@plt>
   11720:	cmp	r0, #0
   11724:	bne	11748 <__lxstat64@plt+0x7a4>
   11728:	add	r0, r6, #1
   1172c:	str	r0, [r4, #8]
   11730:	bl	129ac <__lxstat64@plt+0x1a08>
   11734:	and	r5, r5, r0
   11738:	ldmib	r4, {r0, r6}
   1173c:	cmp	r6, r0
   11740:	blt	1170c <__lxstat64@plt+0x768>
   11744:	b	1177c <__lxstat64@plt+0x7d8>
   11748:	mov	r0, r7
   1174c:	mov	r1, r8
   11750:	orr	r9, r9, r5
   11754:	bl	10d7c <strcmp@plt>
   11758:	cmp	r0, #0
   1175c:	bne	11780 <__lxstat64@plt+0x7dc>
   11760:	add	r0, r6, #1
   11764:	str	r0, [r4, #8]
   11768:	bl	129ac <__lxstat64@plt+0x1a08>
   1176c:	mov	r5, r0
   11770:	ldmib	r4, {r0, r6}
   11774:	cmp	r6, r0
   11778:	blt	1170c <__lxstat64@plt+0x768>
   1177c:	orr	r9, r9, r5
   11780:	and	r0, r9, #1
   11784:	sub	sp, fp, #28
   11788:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1178c:	add	r0, r6, #1
   11790:	str	r0, [r5, #8]
   11794:	ldr	r1, [r5, #4]
   11798:	cmp	r0, r1
   1179c:	bge	11808 <__lxstat64@plt+0x864>
   117a0:	bl	1184c <__lxstat64@plt+0x8a8>
   117a4:	eor	r9, r0, #1
   117a8:	and	r0, r9, #1
   117ac:	sub	sp, fp, #28
   117b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117b4:	add	r0, r7, #2
   117b8:	str	r0, [r6, #8]
   117bc:	add	r0, r5, r7, lsl #2
   117c0:	ldr	r0, [r0, #4]
   117c4:	ldrb	r0, [r0]
   117c8:	clz	r0, r0
   117cc:	lsr	r9, r0, #5
   117d0:	and	r0, r9, #1
   117d4:	sub	sp, fp, #28
   117d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117dc:	str	r4, [r5, #8]
   117e0:	add	r0, r7, r6, lsl #2
   117e4:	ldr	r0, [r0, #8]
   117e8:	ldrb	r0, [r0]
   117ec:	clz	r0, r0
   117f0:	lsr	r9, r0, #5
   117f4:	add	r0, r4, #1
   117f8:	str	r0, [r5, #8]
   117fc:	and	r0, r9, #1
   11800:	sub	sp, fp, #28
   11804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11808:	bl	12204 <__lxstat64@plt+0x1260>
   1180c:	bl	10f98 <abort@plt>
   11810:	sub	sp, sp, #12
   11814:	push	{fp, lr}
   11818:	mov	fp, sp
   1181c:	sub	sp, sp, #4
   11820:	mov	ip, r0
   11824:	add	r0, fp, #8
   11828:	stm	r0, {r1, r2, r3}
   1182c:	add	r3, fp, #8
   11830:	mov	r0, #0
   11834:	mov	r1, #0
   11838:	mov	r2, ip
   1183c:	str	r3, [sp]
   11840:	bl	14fb4 <__lxstat64@plt+0x4010>
   11844:	mov	r0, #2
   11848:	bl	10eb4 <exit@plt>
   1184c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11850:	add	fp, sp, #28
   11854:	sub	sp, sp, #4
   11858:	movw	r6, #33084	; 0x813c
   1185c:	movt	r6, #2
   11860:	ldr	r8, [r6, #8]
   11864:	ldr	r7, [r6]
   11868:	add	r4, r8, #1
   1186c:	ldr	r9, [r7, r4, lsl #2]
   11870:	mov	r0, r9
   11874:	bl	1230c <__lxstat64@plt+0x1368>
   11878:	cmp	r0, #0
   1187c:	beq	11890 <__lxstat64@plt+0x8ec>
   11880:	mov	r0, #0
   11884:	sub	sp, fp, #28
   11888:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1188c:	b	12440 <__lxstat64@plt+0x149c>
   11890:	ldr	r5, [r7, r8, lsl #2]
   11894:	movw	r1, #28099	; 0x6dc3
   11898:	movt	r1, #1
   1189c:	mov	r0, r5
   118a0:	bl	10d7c <strcmp@plt>
   118a4:	cmp	r0, #0
   118a8:	beq	119c8 <__lxstat64@plt+0xa24>
   118ac:	movw	r1, #28101	; 0x6dc5
   118b0:	mov	r0, r5
   118b4:	movt	r1, #1
   118b8:	bl	10d7c <strcmp@plt>
   118bc:	cmp	r0, #0
   118c0:	bne	118e0 <__lxstat64@plt+0x93c>
   118c4:	add	r0, r7, r8, lsl #2
   118c8:	movw	r1, #28103	; 0x6dc7
   118cc:	ldr	r0, [r0, #8]
   118d0:	movt	r1, #1
   118d4:	bl	10d7c <strcmp@plt>
   118d8:	cmp	r0, #0
   118dc:	beq	11a54 <__lxstat64@plt+0xab0>
   118e0:	movw	r1, #28178	; 0x6e12
   118e4:	mov	r0, r9
   118e8:	movt	r1, #1
   118ec:	bl	10d7c <strcmp@plt>
   118f0:	cmp	r0, #0
   118f4:	beq	11910 <__lxstat64@plt+0x96c>
   118f8:	movw	r1, #28181	; 0x6e15
   118fc:	mov	r0, r9
   11900:	movt	r1, #1
   11904:	bl	10d7c <strcmp@plt>
   11908:	cmp	r0, #0
   1190c:	bne	11a78 <__lxstat64@plt+0xad4>
   11910:	ldr	r0, [r6, #4]
   11914:	cmp	r8, r0
   11918:	bge	11a74 <__lxstat64@plt+0xad0>
   1191c:	bl	129ac <__lxstat64@plt+0x1a08>
   11920:	mov	r4, r0
   11924:	ldmib	r6, {r0, r5}
   11928:	mov	r9, #0
   1192c:	cmp	r5, r0
   11930:	bge	119b8 <__lxstat64@plt+0xa14>
   11934:	movw	sl, #28178	; 0x6e12
   11938:	movw	r8, #28181	; 0x6e15
   1193c:	mov	r9, #0
   11940:	movt	sl, #1
   11944:	movt	r8, #1
   11948:	ldr	r0, [r6]
   1194c:	mov	r1, sl
   11950:	ldr	r7, [r0, r5, lsl #2]
   11954:	mov	r0, r7
   11958:	bl	10d7c <strcmp@plt>
   1195c:	cmp	r0, #0
   11960:	bne	11984 <__lxstat64@plt+0x9e0>
   11964:	add	r0, r5, #1
   11968:	str	r0, [r6, #8]
   1196c:	bl	129ac <__lxstat64@plt+0x1a08>
   11970:	and	r4, r4, r0
   11974:	ldmib	r6, {r0, r5}
   11978:	cmp	r5, r0
   1197c:	blt	11948 <__lxstat64@plt+0x9a4>
   11980:	b	119b8 <__lxstat64@plt+0xa14>
   11984:	mov	r0, r7
   11988:	mov	r1, r8
   1198c:	orr	r9, r9, r4
   11990:	bl	10d7c <strcmp@plt>
   11994:	cmp	r0, #0
   11998:	bne	119bc <__lxstat64@plt+0xa18>
   1199c:	add	r0, r5, #1
   119a0:	str	r0, [r6, #8]
   119a4:	bl	129ac <__lxstat64@plt+0x1a08>
   119a8:	mov	r4, r0
   119ac:	ldmib	r6, {r0, r5}
   119b0:	cmp	r5, r0
   119b4:	blt	11948 <__lxstat64@plt+0x9a4>
   119b8:	orr	r9, r9, r4
   119bc:	and	r0, r9, #1
   119c0:	sub	sp, fp, #28
   119c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   119c8:	str	r4, [r6, #8]
   119cc:	ldr	r0, [r6, #4]
   119d0:	cmp	r4, r0
   119d4:	bge	11a74 <__lxstat64@plt+0xad0>
   119d8:	movw	r1, #28099	; 0x6dc3
   119dc:	mov	r0, r9
   119e0:	movt	r1, #1
   119e4:	bl	10d7c <strcmp@plt>
   119e8:	cmp	r0, #0
   119ec:	beq	11a28 <__lxstat64@plt+0xa84>
   119f0:	ldrb	r0, [r9]
   119f4:	cmp	r0, #45	; 0x2d
   119f8:	bne	11a74 <__lxstat64@plt+0xad0>
   119fc:	ldrb	r0, [r9, #1]
   11a00:	cmp	r0, #0
   11a04:	beq	11a74 <__lxstat64@plt+0xad0>
   11a08:	ldrb	r0, [r9, #2]
   11a0c:	cmp	r0, #0
   11a10:	bne	11a74 <__lxstat64@plt+0xad0>
   11a14:	bl	11ab0 <__lxstat64@plt+0xb0c>
   11a18:	eor	r9, r0, #1
   11a1c:	and	r0, r9, #1
   11a20:	sub	sp, fp, #28
   11a24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a28:	add	r0, r8, #3
   11a2c:	str	r0, [r6, #8]
   11a30:	add	r0, r7, r8, lsl #2
   11a34:	ldr	r0, [r0, #8]
   11a38:	ldrb	r0, [r0]
   11a3c:	clz	r0, r0
   11a40:	lsr	r0, r0, #5
   11a44:	eor	r9, r0, #1
   11a48:	and	r0, r9, #1
   11a4c:	sub	sp, fp, #28
   11a50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a54:	ldrb	r9, [r9]
   11a58:	add	r0, r8, #3
   11a5c:	str	r0, [r6, #8]
   11a60:	cmp	r9, #0
   11a64:	movwne	r9, #1
   11a68:	and	r0, r9, #1
   11a6c:	sub	sp, fp, #28
   11a70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a74:	bl	12204 <__lxstat64@plt+0x1260>
   11a78:	movw	r1, #28184	; 0x6e18
   11a7c:	mov	r0, #0
   11a80:	mov	r2, #5
   11a84:	movt	r1, #1
   11a88:	bl	10ddc <dcgettext@plt>
   11a8c:	mov	r4, r0
   11a90:	ldr	r0, [r6]
   11a94:	ldr	r1, [r6, #8]
   11a98:	add	r0, r0, r1, lsl #2
   11a9c:	ldr	r0, [r0, #4]
   11aa0:	bl	14d38 <__lxstat64@plt+0x3d94>
   11aa4:	mov	r1, r0
   11aa8:	mov	r0, r4
   11aac:	bl	11810 <__lxstat64@plt+0x86c>
   11ab0:	push	{r4, r5, r6, sl, fp, lr}
   11ab4:	add	fp, sp, #16
   11ab8:	sub	sp, sp, #104	; 0x68
   11abc:	movw	r5, #33084	; 0x813c
   11ac0:	movt	r5, #2
   11ac4:	ldr	r0, [r5]
   11ac8:	ldr	r1, [r5, #8]
   11acc:	ldr	r2, [r0, r1, lsl #2]
   11ad0:	ldrb	r2, [r2, #1]
   11ad4:	sub	r2, r2, #71	; 0x47
   11ad8:	cmp	r2, #51	; 0x33
   11adc:	bhi	121cc <__lxstat64@plt+0x1228>
   11ae0:	add	r3, pc, #0
   11ae4:	ldr	pc, [r3, r2, lsl #2]
   11ae8:	andeq	r1, r1, r4, ror #29
   11aec:	andeq	r2, r1, ip, asr #3
   11af0:	andeq	r2, r1, ip, asr #3
   11af4:	andeq	r2, r1, ip, asr #3
   11af8:	andeq	r2, r1, ip, asr #3
   11afc:			; <UNDEFINED> instruction: 0x00011bb8
   11b00:	andeq	r2, r1, ip, asr #3
   11b04:	andeq	r1, r1, r4, asr #30
   11b08:	andeq	r1, r1, r0, asr #25
   11b0c:	andeq	r2, r1, ip, asr #3
   11b10:	andeq	r2, r1, ip, asr #3
   11b14:	andeq	r2, r1, ip, asr #3
   11b18:	andeq	r1, r1, r0, lsr #26
   11b1c:	andeq	r2, r1, ip, asr #3
   11b20:	andeq	r2, r1, ip, asr #3
   11b24:	andeq	r2, r1, ip, asr #3
   11b28:	andeq	r2, r1, ip, asr #3
   11b2c:	andeq	r2, r1, ip, asr #3
   11b30:	andeq	r2, r1, ip, asr #3
   11b34:	andeq	r2, r1, ip, asr #3
   11b38:	andeq	r2, r1, ip, asr #3
   11b3c:	andeq	r2, r1, ip, asr #3
   11b40:	andeq	r2, r1, ip, asr #3
   11b44:	andeq	r2, r1, ip, asr #3
   11b48:	andeq	r2, r1, ip, asr #3
   11b4c:	andeq	r2, r1, ip, asr #3
   11b50:	andeq	r2, r1, ip, asr #3
   11b54:	andeq	r1, r1, r8, ror #26
   11b58:			; <UNDEFINED> instruction: 0x00011db0
   11b5c:	strdeq	r1, [r1], -r8
   11b60:	andeq	r1, r1, r8, asr #24
   11b64:	andeq	r1, r1, r0, asr #28
   11b68:	andeq	r1, r1, r0, lsl #24
   11b6c:			; <UNDEFINED> instruction: 0x00011bb8
   11b70:	andeq	r2, r1, ip, asr #3
   11b74:	andeq	r2, r1, ip, asr #3
   11b78:	andeq	r1, r1, r8, ror ip
   11b7c:	andeq	r2, r1, ip, asr #3
   11b80:	andeq	r2, r1, ip, asr #3
   11b84:	andeq	r1, r1, r8, lsl #29
   11b88:	andeq	r2, r1, ip, asr #3
   11b8c:	andeq	r2, r1, ip, asr #1
   11b90:	andeq	r2, r1, ip, asr #3
   11b94:	andeq	r1, r1, r0, asr #29
   11b98:	andeq	r2, r1, r4, lsl r1
   11b9c:	andeq	r1, r1, r0, asr #31
   11ba0:	andeq	r2, r1, r8, lsr r0
   11ba4:	andeq	r2, r1, ip, asr #3
   11ba8:	andeq	r2, r1, r0, ror r1
   11bac:	andeq	r2, r1, r0, lsl #1
   11bb0:	andeq	r2, r1, ip, asr #3
   11bb4:	andeq	r2, r1, r4, lsr #1
   11bb8:	add	r2, r1, #1
   11bbc:	str	r2, [r5, #8]
   11bc0:	ldr	r3, [r5, #4]
   11bc4:	cmp	r2, r3
   11bc8:	bge	12200 <__lxstat64@plt+0x125c>
   11bcc:	add	r1, r1, #2
   11bd0:	str	r1, [r5, #8]
   11bd4:	ldr	r1, [r0, r2, lsl #2]
   11bd8:	mov	r2, sp
   11bdc:	mov	r0, #3
   11be0:	bl	10fa4 <__lxstat64@plt>
   11be4:	mov	r4, #0
   11be8:	cmp	r0, #0
   11bec:	bne	121a0 <__lxstat64@plt+0x11fc>
   11bf0:	ldr	r0, [sp, #16]
   11bf4:	and	r0, r0, #61440	; 0xf000
   11bf8:	sub	r0, r0, #40960	; 0xa000
   11bfc:	b	12198 <__lxstat64@plt+0x11f4>
   11c00:	add	r2, r1, #1
   11c04:	str	r2, [r5, #8]
   11c08:	ldr	r3, [r5, #4]
   11c0c:	cmp	r2, r3
   11c10:	bge	12200 <__lxstat64@plt+0x125c>
   11c14:	add	r1, r1, #2
   11c18:	str	r1, [r5, #8]
   11c1c:	ldr	r1, [r0, r2, lsl #2]
   11c20:	mov	r2, sp
   11c24:	mov	r0, #3
   11c28:	bl	10f74 <__xstat64@plt>
   11c2c:	cmp	r0, #0
   11c30:	mov	r4, #0
   11c34:	ldrbeq	r0, [sp, #17]
   11c38:	ubfxeq	r4, r0, #2, #1
   11c3c:	mov	r0, r4
   11c40:	sub	sp, fp, #16
   11c44:	pop	{r4, r5, r6, sl, fp, pc}
   11c48:	add	r2, r1, #1
   11c4c:	str	r2, [r5, #8]
   11c50:	ldr	r3, [r5, #4]
   11c54:	cmp	r2, r3
   11c58:	bge	12200 <__lxstat64@plt+0x125c>
   11c5c:	add	r1, r1, #2
   11c60:	str	r1, [r5, #8]
   11c64:	ldr	r1, [r0, r2, lsl #2]
   11c68:	mov	r2, sp
   11c6c:	mov	r0, #3
   11c70:	bl	10f74 <__xstat64@plt>
   11c74:	b	12198 <__lxstat64@plt+0x11f4>
   11c78:	add	r2, r1, #1
   11c7c:	str	r2, [r5, #8]
   11c80:	ldr	r3, [r5, #4]
   11c84:	cmp	r2, r3
   11c88:	bge	12200 <__lxstat64@plt+0x125c>
   11c8c:	add	r1, r1, #2
   11c90:	str	r1, [r5, #8]
   11c94:	ldr	r1, [r0, r2, lsl #2]
   11c98:	mov	r2, sp
   11c9c:	mov	r0, #3
   11ca0:	bl	10f74 <__xstat64@plt>
   11ca4:	cmp	r0, #0
   11ca8:	mov	r4, #0
   11cac:	ldrbeq	r0, [sp, #17]
   11cb0:	ubfxeq	r4, r0, #1, #1
   11cb4:	mov	r0, r4
   11cb8:	sub	sp, fp, #16
   11cbc:	pop	{r4, r5, r6, sl, fp, pc}
   11cc0:	add	r2, r1, #1
   11cc4:	str	r2, [r5, #8]
   11cc8:	ldr	r3, [r5, #4]
   11ccc:	cmp	r2, r3
   11cd0:	bge	12200 <__lxstat64@plt+0x125c>
   11cd4:	add	r1, r1, #2
   11cd8:	str	r1, [r5, #8]
   11cdc:	ldr	r1, [r0, r2, lsl #2]
   11ce0:	mov	r2, sp
   11ce4:	mov	r0, #3
   11ce8:	bl	10f74 <__xstat64@plt>
   11cec:	mov	r4, #0
   11cf0:	cmp	r0, #0
   11cf4:	bne	121a0 <__lxstat64@plt+0x11fc>
   11cf8:	bl	10ecc <__errno_location@plt>
   11cfc:	mov	r4, #0
   11d00:	mov	r5, r0
   11d04:	str	r4, [r0]
   11d08:	bl	10e00 <geteuid@plt>
   11d0c:	cmn	r0, #1
   11d10:	beq	121ac <__lxstat64@plt+0x1208>
   11d14:	ldr	r1, [sp, #24]
   11d18:	sub	r0, r0, r1
   11d1c:	b	12198 <__lxstat64@plt+0x11f4>
   11d20:	add	r2, r1, #1
   11d24:	str	r2, [r5, #8]
   11d28:	ldr	r3, [r5, #4]
   11d2c:	cmp	r2, r3
   11d30:	bge	12200 <__lxstat64@plt+0x125c>
   11d34:	add	r1, r1, #2
   11d38:	str	r1, [r5, #8]
   11d3c:	ldr	r1, [r0, r2, lsl #2]
   11d40:	mov	r2, sp
   11d44:	mov	r0, #3
   11d48:	bl	10f74 <__xstat64@plt>
   11d4c:	mov	r4, #0
   11d50:	cmp	r0, #0
   11d54:	bne	121a0 <__lxstat64@plt+0x11fc>
   11d58:	ldr	r0, [sp, #16]
   11d5c:	and	r0, r0, #61440	; 0xf000
   11d60:	sub	r0, r0, #49152	; 0xc000
   11d64:	b	12198 <__lxstat64@plt+0x11f4>
   11d68:	add	r2, r1, #1
   11d6c:	str	r2, [r5, #8]
   11d70:	ldr	r3, [r5, #4]
   11d74:	cmp	r2, r3
   11d78:	bge	12200 <__lxstat64@plt+0x125c>
   11d7c:	add	r1, r1, #2
   11d80:	str	r1, [r5, #8]
   11d84:	ldr	r1, [r0, r2, lsl #2]
   11d88:	mov	r2, sp
   11d8c:	mov	r0, #3
   11d90:	bl	10f74 <__xstat64@plt>
   11d94:	mov	r4, #0
   11d98:	cmp	r0, #0
   11d9c:	bne	121a0 <__lxstat64@plt+0x11fc>
   11da0:	ldr	r0, [sp, #16]
   11da4:	and	r0, r0, #61440	; 0xf000
   11da8:	sub	r0, r0, #24576	; 0x6000
   11dac:	b	12198 <__lxstat64@plt+0x11f4>
   11db0:	add	r2, r1, #1
   11db4:	str	r2, [r5, #8]
   11db8:	ldr	r3, [r5, #4]
   11dbc:	cmp	r2, r3
   11dc0:	bge	12200 <__lxstat64@plt+0x125c>
   11dc4:	add	r1, r1, #2
   11dc8:	str	r1, [r5, #8]
   11dcc:	ldr	r1, [r0, r2, lsl #2]
   11dd0:	mov	r2, sp
   11dd4:	mov	r0, #3
   11dd8:	bl	10f74 <__xstat64@plt>
   11ddc:	mov	r4, #0
   11de0:	cmp	r0, #0
   11de4:	bne	121a0 <__lxstat64@plt+0x11fc>
   11de8:	ldr	r0, [sp, #16]
   11dec:	and	r0, r0, #61440	; 0xf000
   11df0:	sub	r0, r0, #8192	; 0x2000
   11df4:	b	12198 <__lxstat64@plt+0x11f4>
   11df8:	add	r2, r1, #1
   11dfc:	str	r2, [r5, #8]
   11e00:	ldr	r3, [r5, #4]
   11e04:	cmp	r2, r3
   11e08:	bge	12200 <__lxstat64@plt+0x125c>
   11e0c:	add	r1, r1, #2
   11e10:	str	r1, [r5, #8]
   11e14:	ldr	r1, [r0, r2, lsl #2]
   11e18:	mov	r2, sp
   11e1c:	mov	r0, #3
   11e20:	bl	10f74 <__xstat64@plt>
   11e24:	mov	r4, #0
   11e28:	cmp	r0, #0
   11e2c:	bne	121a0 <__lxstat64@plt+0x11fc>
   11e30:	ldr	r0, [sp, #16]
   11e34:	and	r0, r0, #61440	; 0xf000
   11e38:	sub	r0, r0, #16384	; 0x4000
   11e3c:	b	12198 <__lxstat64@plt+0x11f4>
   11e40:	add	r2, r1, #1
   11e44:	str	r2, [r5, #8]
   11e48:	ldr	r3, [r5, #4]
   11e4c:	cmp	r2, r3
   11e50:	bge	12200 <__lxstat64@plt+0x125c>
   11e54:	add	r1, r1, #2
   11e58:	str	r1, [r5, #8]
   11e5c:	ldr	r1, [r0, r2, lsl #2]
   11e60:	mov	r2, sp
   11e64:	mov	r0, #3
   11e68:	bl	10f74 <__xstat64@plt>
   11e6c:	mov	r4, #0
   11e70:	cmp	r0, #0
   11e74:	bne	121a0 <__lxstat64@plt+0x11fc>
   11e78:	ldr	r0, [sp, #16]
   11e7c:	and	r0, r0, #61440	; 0xf000
   11e80:	sub	r0, r0, #32768	; 0x8000
   11e84:	b	12198 <__lxstat64@plt+0x11f4>
   11e88:	add	r2, r1, #1
   11e8c:	str	r2, [r5, #8]
   11e90:	ldr	r3, [r5, #4]
   11e94:	cmp	r2, r3
   11e98:	bge	12200 <__lxstat64@plt+0x125c>
   11e9c:	add	r1, r1, #2
   11ea0:	str	r1, [r5, #8]
   11ea4:	ldr	r0, [r0, r2, lsl #2]
   11ea8:	ldrb	r4, [r0]
   11eac:	cmp	r4, #0
   11eb0:	movwne	r4, #1
   11eb4:	mov	r0, r4
   11eb8:	sub	sp, fp, #16
   11ebc:	pop	{r4, r5, r6, sl, fp, pc}
   11ec0:	add	r2, r1, #1
   11ec4:	str	r2, [r5, #8]
   11ec8:	ldr	r3, [r5, #4]
   11ecc:	cmp	r2, r3
   11ed0:	bge	12200 <__lxstat64@plt+0x125c>
   11ed4:	add	r1, r1, #2
   11ed8:	str	r1, [r5, #8]
   11edc:	mov	r1, #4
   11ee0:	b	12190 <__lxstat64@plt+0x11ec>
   11ee4:	add	r2, r1, #1
   11ee8:	str	r2, [r5, #8]
   11eec:	ldr	r3, [r5, #4]
   11ef0:	cmp	r2, r3
   11ef4:	bge	12200 <__lxstat64@plt+0x125c>
   11ef8:	add	r1, r1, #2
   11efc:	str	r1, [r5, #8]
   11f00:	ldr	r1, [r0, r2, lsl #2]
   11f04:	mov	r2, sp
   11f08:	mov	r0, #3
   11f0c:	bl	10f74 <__xstat64@plt>
   11f10:	mov	r4, #0
   11f14:	cmp	r0, #0
   11f18:	bne	121a0 <__lxstat64@plt+0x11fc>
   11f1c:	bl	10ecc <__errno_location@plt>
   11f20:	mov	r4, #0
   11f24:	mov	r5, r0
   11f28:	str	r4, [r0]
   11f2c:	bl	10e18 <getegid@plt>
   11f30:	cmn	r0, #1
   11f34:	beq	121bc <__lxstat64@plt+0x1218>
   11f38:	ldr	r1, [sp, #28]
   11f3c:	sub	r0, r0, r1
   11f40:	b	12198 <__lxstat64@plt+0x11f4>
   11f44:	add	r2, r1, #1
   11f48:	str	r2, [r5, #8]
   11f4c:	ldr	r3, [r5, #4]
   11f50:	cmp	r2, r3
   11f54:	bge	12200 <__lxstat64@plt+0x125c>
   11f58:	add	r1, r1, #2
   11f5c:	str	r1, [r5, #8]
   11f60:	ldr	r1, [r0, r2, lsl #2]
   11f64:	mov	r2, sp
   11f68:	mov	r0, #3
   11f6c:	bl	10f74 <__xstat64@plt>
   11f70:	mov	r4, #0
   11f74:	cmp	r0, #0
   11f78:	bne	121a0 <__lxstat64@plt+0x11fc>
   11f7c:	add	r3, sp, #72	; 0x48
   11f80:	mov	r4, #0
   11f84:	ldm	r3, {r0, r1, r2, r3}
   11f88:	cmp	r2, r0
   11f8c:	mov	r0, #0
   11f90:	movwgt	r0, #1
   11f94:	sublt	r0, r0, #1
   11f98:	cmp	r3, r1
   11f9c:	mov	r1, #0
   11fa0:	movwgt	r1, #1
   11fa4:	sublt	r1, r1, #1
   11fa8:	add	r0, r1, r0, lsl #1
   11fac:	cmp	r0, #0
   11fb0:	movwgt	r4, #1
   11fb4:	mov	r0, r4
   11fb8:	sub	sp, fp, #16
   11fbc:	pop	{r4, r5, r6, sl, fp, pc}
   11fc0:	add	r2, r1, #1
   11fc4:	str	r2, [r5, #8]
   11fc8:	ldr	r3, [r5, #4]
   11fcc:	cmp	r2, r3
   11fd0:	bge	12200 <__lxstat64@plt+0x125c>
   11fd4:	add	r1, r1, #2
   11fd8:	str	r1, [r5, #8]
   11fdc:	ldr	r0, [r0, r2, lsl #2]
   11fe0:	bl	1224c <__lxstat64@plt+0x12a8>
   11fe4:	mov	r6, r0
   11fe8:	bl	10ecc <__errno_location@plt>
   11fec:	mov	r4, #0
   11ff0:	mov	r5, r0
   11ff4:	mov	r1, #0
   11ff8:	mov	r2, #10
   11ffc:	str	r4, [r0]
   12000:	mov	r0, r6
   12004:	bl	10d88 <strtol@plt>
   12008:	cmp	r0, #0
   1200c:	blt	121a0 <__lxstat64@plt+0x11fc>
   12010:	ldr	r1, [r5]
   12014:	cmp	r1, #34	; 0x22
   12018:	beq	121a0 <__lxstat64@plt+0x11fc>
   1201c:	bl	10f80 <isatty@plt>
   12020:	mov	r4, r0
   12024:	cmp	r0, #0
   12028:	movwne	r4, #1
   1202c:	mov	r0, r4
   12030:	sub	sp, fp, #16
   12034:	pop	{r4, r5, r6, sl, fp, pc}
   12038:	add	r2, r1, #1
   1203c:	str	r2, [r5, #8]
   12040:	ldr	r3, [r5, #4]
   12044:	cmp	r2, r3
   12048:	bge	12200 <__lxstat64@plt+0x125c>
   1204c:	add	r1, r1, #2
   12050:	str	r1, [r5, #8]
   12054:	ldr	r1, [r0, r2, lsl #2]
   12058:	mov	r2, sp
   1205c:	mov	r0, #3
   12060:	bl	10f74 <__xstat64@plt>
   12064:	cmp	r0, #0
   12068:	mov	r4, #0
   1206c:	ldrbeq	r0, [sp, #17]
   12070:	ubfxeq	r4, r0, #3, #1
   12074:	mov	r0, r4
   12078:	sub	sp, fp, #16
   1207c:	pop	{r4, r5, r6, sl, fp, pc}
   12080:	add	r2, r1, #1
   12084:	str	r2, [r5, #8]
   12088:	ldr	r3, [r5, #4]
   1208c:	cmp	r2, r3
   12090:	bge	12200 <__lxstat64@plt+0x125c>
   12094:	add	r1, r1, #2
   12098:	str	r1, [r5, #8]
   1209c:	mov	r1, #1
   120a0:	b	12190 <__lxstat64@plt+0x11ec>
   120a4:	add	r2, r1, #1
   120a8:	str	r2, [r5, #8]
   120ac:	ldr	r3, [r5, #4]
   120b0:	cmp	r2, r3
   120b4:	bge	12200 <__lxstat64@plt+0x125c>
   120b8:	add	r1, r1, #2
   120bc:	str	r1, [r5, #8]
   120c0:	ldr	r0, [r0, r2, lsl #2]
   120c4:	ldrb	r0, [r0]
   120c8:	b	12198 <__lxstat64@plt+0x11f4>
   120cc:	add	r2, r1, #1
   120d0:	str	r2, [r5, #8]
   120d4:	ldr	r3, [r5, #4]
   120d8:	cmp	r2, r3
   120dc:	bge	12200 <__lxstat64@plt+0x125c>
   120e0:	add	r1, r1, #2
   120e4:	str	r1, [r5, #8]
   120e8:	ldr	r1, [r0, r2, lsl #2]
   120ec:	mov	r2, sp
   120f0:	mov	r0, #3
   120f4:	bl	10f74 <__xstat64@plt>
   120f8:	mov	r4, #0
   120fc:	cmp	r0, #0
   12100:	bne	121a0 <__lxstat64@plt+0x11fc>
   12104:	ldr	r0, [sp, #16]
   12108:	and	r0, r0, #61440	; 0xf000
   1210c:	sub	r0, r0, #4096	; 0x1000
   12110:	b	12198 <__lxstat64@plt+0x11f4>
   12114:	add	r2, r1, #1
   12118:	str	r2, [r5, #8]
   1211c:	ldr	r3, [r5, #4]
   12120:	cmp	r2, r3
   12124:	bge	12200 <__lxstat64@plt+0x125c>
   12128:	add	r1, r1, #2
   1212c:	str	r1, [r5, #8]
   12130:	ldr	r1, [r0, r2, lsl #2]
   12134:	mov	r2, sp
   12138:	mov	r0, #3
   1213c:	bl	10f74 <__xstat64@plt>
   12140:	mov	r4, #0
   12144:	cmp	r0, #0
   12148:	bne	121a0 <__lxstat64@plt+0x11fc>
   1214c:	ldr	r0, [sp, #48]	; 0x30
   12150:	ldr	r1, [sp, #52]	; 0x34
   12154:	mov	r4, #0
   12158:	rsbs	r0, r0, #0
   1215c:	rscs	r0, r1, #0
   12160:	movwlt	r4, #1
   12164:	mov	r0, r4
   12168:	sub	sp, fp, #16
   1216c:	pop	{r4, r5, r6, sl, fp, pc}
   12170:	add	r2, r1, #1
   12174:	str	r2, [r5, #8]
   12178:	ldr	r3, [r5, #4]
   1217c:	cmp	r2, r3
   12180:	bge	12200 <__lxstat64@plt+0x125c>
   12184:	add	r1, r1, #2
   12188:	str	r1, [r5, #8]
   1218c:	mov	r1, #2
   12190:	ldr	r0, [r0, r2, lsl #2]
   12194:	bl	10f5c <euidaccess@plt>
   12198:	clz	r0, r0
   1219c:	lsr	r4, r0, #5
   121a0:	mov	r0, r4
   121a4:	sub	sp, fp, #16
   121a8:	pop	{r4, r5, r6, sl, fp, pc}
   121ac:	ldr	r1, [r5]
   121b0:	cmp	r1, #0
   121b4:	bne	121a0 <__lxstat64@plt+0x11fc>
   121b8:	b	11d14 <__lxstat64@plt+0xd70>
   121bc:	ldr	r1, [r5]
   121c0:	cmp	r1, #0
   121c4:	bne	121a0 <__lxstat64@plt+0x11fc>
   121c8:	b	11f38 <__lxstat64@plt+0xf94>
   121cc:	movw	r1, #28105	; 0x6dc9
   121d0:	mov	r0, #0
   121d4:	mov	r2, #5
   121d8:	movt	r1, #1
   121dc:	bl	10ddc <dcgettext@plt>
   121e0:	mov	r4, r0
   121e4:	ldr	r0, [r5]
   121e8:	ldr	r1, [r5, #8]
   121ec:	ldr	r0, [r0, r1, lsl #2]
   121f0:	bl	14d38 <__lxstat64@plt+0x3d94>
   121f4:	mov	r1, r0
   121f8:	mov	r0, r4
   121fc:	bl	11810 <__lxstat64@plt+0x86c>
   12200:	bl	12204 <__lxstat64@plt+0x1260>
   12204:	push	{fp, lr}
   12208:	mov	fp, sp
   1220c:	movw	r1, #28152	; 0x6df8
   12210:	mov	r0, #0
   12214:	mov	r2, #5
   12218:	movt	r1, #1
   1221c:	bl	10ddc <dcgettext@plt>
   12220:	mov	r4, r0
   12224:	movw	r0, #33084	; 0x813c
   12228:	movt	r0, #2
   1222c:	ldr	r1, [r0]
   12230:	ldr	r0, [r0, #4]
   12234:	add	r0, r1, r0, lsl #2
   12238:	ldr	r0, [r0, #-4]
   1223c:	bl	14d38 <__lxstat64@plt+0x3d94>
   12240:	mov	r1, r0
   12244:	mov	r0, r4
   12248:	bl	11810 <__lxstat64@plt+0x86c>
   1224c:	push	{r4, r5, r6, sl, fp, lr}
   12250:	add	fp, sp, #16
   12254:	mov	r6, r0
   12258:	sub	r5, r0, #1
   1225c:	bl	10ea8 <__ctype_b_loc@plt>
   12260:	ldr	r1, [r0]
   12264:	ldrb	r2, [r5, #1]!
   12268:	ldrb	r0, [r1, r2, lsl #1]
   1226c:	tst	r0, #1
   12270:	bne	12264 <__lxstat64@plt+0x12c0>
   12274:	add	r3, r5, #1
   12278:	cmp	r2, #43	; 0x2b
   1227c:	mov	r0, r5
   12280:	moveq	r0, r3
   12284:	cmp	r2, #45	; 0x2d
   12288:	moveq	r5, r3
   1228c:	cmp	r2, #43	; 0x2b
   12290:	moveq	r5, r3
   12294:	ldrb	r2, [r5]
   12298:	sub	r2, r2, #48	; 0x30
   1229c:	cmp	r2, #9
   122a0:	bhi	122e0 <__lxstat64@plt+0x133c>
   122a4:	ldrb	r2, [r5, #1]!
   122a8:	sub	r3, r2, #48	; 0x30
   122ac:	cmp	r3, #10
   122b0:	bcc	122a4 <__lxstat64@plt+0x1300>
   122b4:	ldrb	r3, [r1, r2, lsl #1]
   122b8:	tst	r3, #1
   122bc:	beq	122d8 <__lxstat64@plt+0x1334>
   122c0:	mov	r3, #1
   122c4:	ldrb	r2, [r5, r3]
   122c8:	add	r3, r3, #1
   122cc:	ldrb	r4, [r1, r2, lsl #1]
   122d0:	tst	r4, #1
   122d4:	bne	122c4 <__lxstat64@plt+0x1320>
   122d8:	cmp	r2, #0
   122dc:	popeq	{r4, r5, r6, sl, fp, pc}
   122e0:	movw	r1, #28133	; 0x6de5
   122e4:	mov	r0, #0
   122e8:	mov	r2, #5
   122ec:	movt	r1, #1
   122f0:	bl	10ddc <dcgettext@plt>
   122f4:	mov	r5, r0
   122f8:	mov	r0, r6
   122fc:	bl	14d38 <__lxstat64@plt+0x3d94>
   12300:	mov	r1, r0
   12304:	mov	r0, r5
   12308:	bl	11810 <__lxstat64@plt+0x86c>
   1230c:	push	{r4, r5, fp, lr}
   12310:	add	fp, sp, #8
   12314:	movw	r1, #28214	; 0x6e36
   12318:	mov	r5, r0
   1231c:	movt	r1, #1
   12320:	bl	10d7c <strcmp@plt>
   12324:	mov	r4, #1
   12328:	cmp	r0, #0
   1232c:	beq	12438 <__lxstat64@plt+0x1494>
   12330:	movw	r1, #28213	; 0x6e35
   12334:	mov	r0, r5
   12338:	movt	r1, #1
   1233c:	bl	10d7c <strcmp@plt>
   12340:	cmp	r0, #0
   12344:	beq	12438 <__lxstat64@plt+0x1494>
   12348:	movw	r1, #28216	; 0x6e38
   1234c:	mov	r0, r5
   12350:	movt	r1, #1
   12354:	bl	10d7c <strcmp@plt>
   12358:	cmp	r0, #0
   1235c:	beq	12438 <__lxstat64@plt+0x1494>
   12360:	movw	r1, #28219	; 0x6e3b
   12364:	mov	r0, r5
   12368:	movt	r1, #1
   1236c:	bl	10d7c <strcmp@plt>
   12370:	cmp	r0, #0
   12374:	beq	12438 <__lxstat64@plt+0x1494>
   12378:	movw	r1, #28223	; 0x6e3f
   1237c:	mov	r0, r5
   12380:	movt	r1, #1
   12384:	bl	10d7c <strcmp@plt>
   12388:	cmp	r0, #0
   1238c:	beq	12438 <__lxstat64@plt+0x1494>
   12390:	movw	r1, #28227	; 0x6e43
   12394:	mov	r0, r5
   12398:	movt	r1, #1
   1239c:	bl	10d7c <strcmp@plt>
   123a0:	cmp	r0, #0
   123a4:	beq	12438 <__lxstat64@plt+0x1494>
   123a8:	movw	r1, #28231	; 0x6e47
   123ac:	mov	r0, r5
   123b0:	movt	r1, #1
   123b4:	bl	10d7c <strcmp@plt>
   123b8:	cmp	r0, #0
   123bc:	beq	12438 <__lxstat64@plt+0x1494>
   123c0:	movw	r1, #28235	; 0x6e4b
   123c4:	mov	r0, r5
   123c8:	movt	r1, #1
   123cc:	bl	10d7c <strcmp@plt>
   123d0:	cmp	r0, #0
   123d4:	beq	12438 <__lxstat64@plt+0x1494>
   123d8:	movw	r1, #28239	; 0x6e4f
   123dc:	mov	r0, r5
   123e0:	movt	r1, #1
   123e4:	bl	10d7c <strcmp@plt>
   123e8:	cmp	r0, #0
   123ec:	beq	12438 <__lxstat64@plt+0x1494>
   123f0:	movw	r1, #28243	; 0x6e53
   123f4:	mov	r0, r5
   123f8:	movt	r1, #1
   123fc:	bl	10d7c <strcmp@plt>
   12400:	cmp	r0, #0
   12404:	beq	12438 <__lxstat64@plt+0x1494>
   12408:	movw	r1, #28247	; 0x6e57
   1240c:	mov	r0, r5
   12410:	movt	r1, #1
   12414:	bl	10d7c <strcmp@plt>
   12418:	cmp	r0, #0
   1241c:	beq	12438 <__lxstat64@plt+0x1494>
   12420:	movw	r1, #28251	; 0x6e5b
   12424:	mov	r0, r5
   12428:	movt	r1, #1
   1242c:	bl	10d7c <strcmp@plt>
   12430:	clz	r0, r0
   12434:	lsr	r4, r0, #5
   12438:	mov	r0, r4
   1243c:	pop	{r4, r5, fp, pc}
   12440:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12444:	add	fp, sp, #28
   12448:	sub	sp, sp, #212	; 0xd4
   1244c:	movw	r8, #33084	; 0x813c
   12450:	cmp	r0, #0
   12454:	mov	sl, r0
   12458:	mov	r9, #0
   1245c:	movt	r8, #2
   12460:	ldr	r7, [r8, #8]
   12464:	addne	r7, r7, #1
   12468:	strne	r7, [r8, #8]
   1246c:	add	r4, r7, #1
   12470:	ldr	r0, [r8, #4]
   12474:	ldr	r6, [r8]
   12478:	sub	r0, r0, #2
   1247c:	cmp	r4, r0
   12480:	bge	1253c <__lxstat64@plt+0x1598>
   12484:	add	r0, r6, r7, lsl #2
   12488:	movw	r1, #28298	; 0x6e8a
   1248c:	ldr	r0, [r0, #8]
   12490:	movt	r1, #1
   12494:	bl	10d7c <strcmp@plt>
   12498:	cmp	r0, #0
   1249c:	mov	r5, r7
   124a0:	moveq	r9, #1
   124a4:	moveq	r5, r4
   124a8:	streq	r4, [r8, #8]
   124ac:	ldr	r0, [r6, r4, lsl #2]
   124b0:	ldrb	r1, [r0]
   124b4:	cmp	r1, #61	; 0x3d
   124b8:	beq	12550 <__lxstat64@plt+0x15ac>
   124bc:	cmp	r1, #45	; 0x2d
   124c0:	bne	1256c <__lxstat64@plt+0x15c8>
   124c4:	ldrb	r1, [r0, #1]
   124c8:	sub	r2, r1, #101	; 0x65
   124cc:	cmp	r2, #10
   124d0:	bhi	12730 <__lxstat64@plt+0x178c>
   124d4:	add	r3, pc, #0
   124d8:	ldr	pc, [r3, r2, lsl #2]
   124dc:	andeq	r2, r1, ip, ror #11
   124e0:	andeq	r2, r1, r0, lsr r7
   124e4:	andeq	r2, r1, r8, lsl #10
   124e8:	andeq	r2, r1, r0, lsr r7
   124ec:	andeq	r2, r1, r0, lsr r7
   124f0:	andeq	r2, r1, r0, lsr r7
   124f4:	andeq	r2, r1, r0, lsr r7
   124f8:	andeq	r2, r1, r8, lsl #10
   124fc:	andeq	r2, r1, r0, lsr r7
   12500:	andeq	r2, r1, r0, lsl r7
   12504:	muleq	r1, r8, r6
   12508:	ldrb	r2, [r0, #2]
   1250c:	cmp	r2, #101	; 0x65
   12510:	cmpne	r2, #116	; 0x74
   12514:	bne	12524 <__lxstat64@plt+0x1580>
   12518:	ldrb	r3, [r0, #3]
   1251c:	cmp	r3, #0
   12520:	beq	12760 <__lxstat64@plt+0x17bc>
   12524:	cmp	r1, #101	; 0x65
   12528:	beq	125d4 <__lxstat64@plt+0x1630>
   1252c:	cmp	r1, #110	; 0x6e
   12530:	mov	r3, r2
   12534:	beq	12720 <__lxstat64@plt+0x177c>
   12538:	b	12730 <__lxstat64@plt+0x178c>
   1253c:	mov	r5, r7
   12540:	ldr	r0, [r6, r4, lsl #2]
   12544:	ldrb	r1, [r0]
   12548:	cmp	r1, #61	; 0x3d
   1254c:	bne	124bc <__lxstat64@plt+0x1518>
   12550:	ldrb	r1, [r0, #1]
   12554:	cmp	r1, #0
   12558:	beq	125ac <__lxstat64@plt+0x1608>
   1255c:	cmp	r1, #61	; 0x3d
   12560:	ldrbeq	r1, [r0, #2]
   12564:	cmpeq	r1, #0
   12568:	beq	125ac <__lxstat64@plt+0x1608>
   1256c:	movw	r1, #28213	; 0x6e35
   12570:	movt	r1, #1
   12574:	bl	10d7c <strcmp@plt>
   12578:	cmp	r0, #0
   1257c:	bne	12960 <__lxstat64@plt+0x19bc>
   12580:	ldr	r0, [r6, r5, lsl #2]!
   12584:	ldr	r1, [r6, #8]
   12588:	bl	10d7c <strcmp@plt>
   1258c:	mov	r4, r0
   12590:	add	r0, r5, #3
   12594:	cmp	r4, #0
   12598:	str	r0, [r8, #8]
   1259c:	movwne	r4, #1
   125a0:	mov	r0, r4
   125a4:	sub	sp, fp, #28
   125a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125ac:	ldr	r0, [r6, r5, lsl #2]!
   125b0:	ldr	r1, [r6, #8]
   125b4:	bl	10d7c <strcmp@plt>
   125b8:	add	r1, r5, #3
   125bc:	str	r1, [r8, #8]
   125c0:	clz	r0, r0
   125c4:	lsr	r4, r0, #5
   125c8:	mov	r0, r4
   125cc:	sub	sp, fp, #28
   125d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125d4:	mov	r3, r2
   125d8:	cmp	r3, #102	; 0x66
   125dc:	ldrbeq	r0, [r0, #3]
   125e0:	cmpeq	r0, #0
   125e4:	bne	12730 <__lxstat64@plt+0x178c>
   125e8:	b	1260c <__lxstat64@plt+0x1668>
   125ec:	ldrb	r3, [r0, #2]
   125f0:	mov	r2, #113	; 0x71
   125f4:	cmp	r3, #113	; 0x71
   125f8:	beq	12518 <__lxstat64@plt+0x1574>
   125fc:	cmp	r3, #102	; 0x66
   12600:	ldrbeq	r0, [r0, #3]
   12604:	cmpeq	r0, #0
   12608:	bne	12730 <__lxstat64@plt+0x178c>
   1260c:	add	r0, r5, #3
   12610:	str	r0, [r8, #8]
   12614:	orr	r0, r9, sl
   12618:	cmp	r0, #1
   1261c:	beq	12964 <__lxstat64@plt+0x19c0>
   12620:	ldr	r1, [r6, r7, lsl #2]
   12624:	add	r2, sp, #104	; 0x68
   12628:	mov	r0, #3
   1262c:	bl	10f74 <__xstat64@plt>
   12630:	mov	r4, #0
   12634:	cmp	r0, #0
   12638:	bne	125c8 <__lxstat64@plt+0x1624>
   1263c:	ldr	r0, [r8]
   12640:	mov	r2, sp
   12644:	add	r0, r0, r7, lsl #2
   12648:	ldr	r1, [r0, #8]
   1264c:	mov	r0, #3
   12650:	bl	10f74 <__xstat64@plt>
   12654:	cmp	r0, #0
   12658:	bne	125c8 <__lxstat64@plt+0x1624>
   1265c:	ldm	sp, {r0, r1}
   12660:	ldr	r2, [sp, #104]	; 0x68
   12664:	ldr	r3, [sp, #108]	; 0x6c
   12668:	eor	r1, r3, r1
   1266c:	eor	r0, r2, r0
   12670:	orrs	r0, r0, r1
   12674:	bne	125c8 <__lxstat64@plt+0x1624>
   12678:	ldr	r0, [sp, #96]	; 0x60
   1267c:	ldr	r2, [sp, #200]	; 0xc8
   12680:	ldr	r1, [sp, #100]	; 0x64
   12684:	ldr	r3, [sp, #204]	; 0xcc
   12688:	eor	r1, r3, r1
   1268c:	eor	r0, r2, r0
   12690:	orr	r0, r0, r1
   12694:	b	125c0 <__lxstat64@plt+0x161c>
   12698:	ldrb	r1, [r0, #2]
   1269c:	cmp	r1, #116	; 0x74
   126a0:	ldrbeq	r0, [r0, #3]
   126a4:	cmpeq	r0, #0
   126a8:	bne	12730 <__lxstat64@plt+0x178c>
   126ac:	add	r0, r5, #3
   126b0:	str	r0, [r8, #8]
   126b4:	orr	r0, r9, sl
   126b8:	cmp	r0, #1
   126bc:	beq	12994 <__lxstat64@plt+0x19f0>
   126c0:	ldr	r1, [r6, r7, lsl #2]
   126c4:	add	r2, sp, #104	; 0x68
   126c8:	mov	r0, #3
   126cc:	bl	10f74 <__xstat64@plt>
   126d0:	mov	r5, r0
   126d4:	cmp	r0, #0
   126d8:	ldr	r0, [r8]
   126dc:	add	r2, sp, #104	; 0x68
   126e0:	ldreq	r6, [sp, #184]	; 0xb8
   126e4:	ldreq	r9, [sp, #188]	; 0xbc
   126e8:	add	r0, r0, r7, lsl #2
   126ec:	ldr	r1, [r0, #8]
   126f0:	mov	r0, #3
   126f4:	bl	10f74 <__xstat64@plt>
   126f8:	cmp	r0, #0
   126fc:	beq	12918 <__lxstat64@plt+0x1974>
   12700:	mov	r4, #0
   12704:	mov	r0, r4
   12708:	sub	sp, fp, #28
   1270c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12710:	ldrb	r3, [r0, #2]
   12714:	mov	r2, #101	; 0x65
   12718:	cmp	r3, #101	; 0x65
   1271c:	beq	12518 <__lxstat64@plt+0x1574>
   12720:	cmp	r3, #116	; 0x74
   12724:	ldrbeq	r0, [r0, #3]
   12728:	cmpeq	r0, #0
   1272c:	beq	12780 <__lxstat64@plt+0x17dc>
   12730:	movw	r1, #28324	; 0x6ea4
   12734:	mov	r0, #0
   12738:	mov	r2, #5
   1273c:	movt	r1, #1
   12740:	bl	10ddc <dcgettext@plt>
   12744:	mov	r5, r0
   12748:	ldr	r0, [r8]
   1274c:	ldr	r0, [r0, r4, lsl #2]
   12750:	bl	14d38 <__lxstat64@plt+0x3d94>
   12754:	mov	r1, r0
   12758:	mov	r0, r5
   1275c:	bl	11810 <__lxstat64@plt+0x86c>
   12760:	ldr	r0, [r6, r7, lsl #2]
   12764:	cmp	sl, #0
   12768:	beq	127e8 <__lxstat64@plt+0x1844>
   1276c:	bl	10ec0 <strlen@plt>
   12770:	add	r2, sp, #104	; 0x68
   12774:	mov	r1, #0
   12778:	bl	12d60 <__lxstat64@plt+0x1dbc>
   1277c:	b	127ec <__lxstat64@plt+0x1848>
   12780:	add	r0, r5, #3
   12784:	str	r0, [r8, #8]
   12788:	orr	r0, r9, sl
   1278c:	cmp	r0, #1
   12790:	beq	1297c <__lxstat64@plt+0x19d8>
   12794:	ldr	r1, [r6, r7, lsl #2]
   12798:	add	r2, sp, #104	; 0x68
   1279c:	mov	r0, #3
   127a0:	bl	10f74 <__xstat64@plt>
   127a4:	mov	r5, r0
   127a8:	cmp	r0, #0
   127ac:	ldr	r0, [r8]
   127b0:	add	r2, sp, #104	; 0x68
   127b4:	ldreq	r6, [sp, #184]	; 0xb8
   127b8:	ldreq	r9, [sp, #188]	; 0xbc
   127bc:	add	r0, r0, r7, lsl #2
   127c0:	ldr	r1, [r0, #8]
   127c4:	mov	r0, #3
   127c8:	bl	10f74 <__xstat64@plt>
   127cc:	cmp	r0, #0
   127d0:	beq	128c8 <__lxstat64@plt+0x1924>
   127d4:	clz	r0, r5
   127d8:	lsr	r4, r0, #5
   127dc:	mov	r0, r4
   127e0:	sub	sp, fp, #28
   127e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127e8:	bl	1224c <__lxstat64@plt+0x12a8>
   127ec:	mov	r5, r0
   127f0:	ldr	r0, [r8]
   127f4:	cmp	r9, #0
   127f8:	add	r0, r0, r7, lsl #2
   127fc:	beq	12818 <__lxstat64@plt+0x1874>
   12800:	ldr	r0, [r0, #12]
   12804:	bl	10ec0 <strlen@plt>
   12808:	mov	r2, sp
   1280c:	mov	r1, #0
   12810:	bl	12d60 <__lxstat64@plt+0x1dbc>
   12814:	b	12820 <__lxstat64@plt+0x187c>
   12818:	ldr	r0, [r0, #8]
   1281c:	bl	1224c <__lxstat64@plt+0x12a8>
   12820:	mov	r1, r0
   12824:	mov	r0, r5
   12828:	bl	14d50 <__lxstat64@plt+0x3dac>
   1282c:	ldr	r1, [r8]
   12830:	ldr	r2, [r8, #8]
   12834:	ldr	r3, [r1, r4, lsl #2]
   12838:	add	r2, r2, #3
   1283c:	ldrb	r1, [r3, #2]
   12840:	str	r2, [r8, #8]
   12844:	ldrb	r2, [r3, #1]
   12848:	cmp	r2, #103	; 0x67
   1284c:	beq	1287c <__lxstat64@plt+0x18d8>
   12850:	cmp	r2, #108	; 0x6c
   12854:	bne	128a0 <__lxstat64@plt+0x18fc>
   12858:	sub	r1, r1, #101	; 0x65
   1285c:	mov	r4, #0
   12860:	clz	r1, r1
   12864:	lsr	r1, r1, #5
   12868:	cmp	r0, r1
   1286c:	movwlt	r4, #1
   12870:	mov	r0, r4
   12874:	sub	sp, fp, #28
   12878:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1287c:	cmp	r1, #101	; 0x65
   12880:	mov	r1, #0
   12884:	mov	r4, #0
   12888:	mvneq	r1, #0
   1288c:	cmp	r0, r1
   12890:	movwgt	r4, #1
   12894:	mov	r0, r4
   12898:	sub	sp, fp, #28
   1289c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128a0:	sub	r1, r1, #101	; 0x65
   128a4:	cmp	r0, #0
   128a8:	clz	r1, r1
   128ac:	movwne	r0, #1
   128b0:	lsr	r1, r1, #5
   128b4:	eor	r0, r0, r1
   128b8:	eor	r4, r0, #1
   128bc:	mov	r0, r4
   128c0:	sub	sp, fp, #28
   128c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   128c8:	mov	r4, #0
   128cc:	cmp	r5, #0
   128d0:	bne	125c8 <__lxstat64@plt+0x1624>
   128d4:	ldr	r0, [sp, #184]	; 0xb8
   128d8:	ldr	r1, [sp, #188]	; 0xbc
   128dc:	mov	r4, #0
   128e0:	cmp	r6, r0
   128e4:	mov	r0, #0
   128e8:	movwgt	r0, #1
   128ec:	sublt	r0, r0, #1
   128f0:	cmp	r9, r1
   128f4:	mov	r1, #0
   128f8:	movwgt	r1, #1
   128fc:	sublt	r1, r1, #1
   12900:	add	r0, r1, r0, lsl #1
   12904:	cmp	r0, #0
   12908:	movwgt	r4, #1
   1290c:	mov	r0, r4
   12910:	sub	sp, fp, #28
   12914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12918:	mov	r4, #1
   1291c:	cmp	r5, #0
   12920:	bne	125c8 <__lxstat64@plt+0x1624>
   12924:	ldr	r0, [sp, #184]	; 0xb8
   12928:	ldr	r1, [sp, #188]	; 0xbc
   1292c:	mov	r2, #0
   12930:	cmp	r6, r0
   12934:	mov	r0, #0
   12938:	movwgt	r0, #1
   1293c:	sublt	r0, r0, #1
   12940:	cmp	r9, r1
   12944:	movwgt	r2, #1
   12948:	sublt	r2, r2, #1
   1294c:	add	r0, r2, r0, lsl #1
   12950:	lsr	r4, r0, #31
   12954:	mov	r0, r4
   12958:	sub	sp, fp, #28
   1295c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12960:	bl	10f98 <abort@plt>
   12964:	movw	r1, #28278	; 0x6e76
   12968:	movt	r1, #1
   1296c:	mov	r0, #0
   12970:	mov	r2, #5
   12974:	bl	10ddc <dcgettext@plt>
   12978:	bl	11810 <__lxstat64@plt+0x86c>
   1297c:	movw	r1, #28255	; 0x6e5f
   12980:	movt	r1, #1
   12984:	mov	r0, #0
   12988:	mov	r2, #5
   1298c:	bl	10ddc <dcgettext@plt>
   12990:	bl	11810 <__lxstat64@plt+0x86c>
   12994:	movw	r1, #28301	; 0x6e8d
   12998:	movt	r1, #1
   1299c:	mov	r0, #0
   129a0:	mov	r2, #5
   129a4:	bl	10ddc <dcgettext@plt>
   129a8:	bl	11810 <__lxstat64@plt+0x86c>
   129ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129b0:	add	fp, sp, #28
   129b4:	sub	sp, sp, #4
   129b8:	movw	r8, #33084	; 0x813c
   129bc:	movt	r8, #2
   129c0:	ldmib	r8, {r7, r9}
   129c4:	cmp	r7, r9
   129c8:	ble	12c20 <__lxstat64@plt+0x1c7c>
   129cc:	ldr	sl, [r8]
   129d0:	mov	r5, #0
   129d4:	ldr	r4, [sl, r9, lsl #2]
   129d8:	ldrb	r6, [r4]
   129dc:	cmp	r6, #33	; 0x21
   129e0:	bne	12a20 <__lxstat64@plt+0x1a7c>
   129e4:	add	r0, r9, #1
   129e8:	mov	r5, #0
   129ec:	ldrb	r1, [r4, #1]
   129f0:	cmp	r1, #0
   129f4:	bne	12a80 <__lxstat64@plt+0x1adc>
   129f8:	cmp	r0, r7
   129fc:	str	r0, [r8, #8]
   12a00:	bge	12c20 <__lxstat64@plt+0x1c7c>
   12a04:	ldr	r4, [sl, r0, lsl #2]
   12a08:	add	r0, r0, #1
   12a0c:	eor	r5, r5, #1
   12a10:	ldrb	r6, [r4]
   12a14:	cmp	r6, #33	; 0x21
   12a18:	beq	129ec <__lxstat64@plt+0x1a48>
   12a1c:	sub	r9, r0, #1
   12a20:	cmp	r6, #40	; 0x28
   12a24:	ldrbeq	r0, [r4, #1]
   12a28:	cmpeq	r0, #0
   12a2c:	beq	12b08 <__lxstat64@plt+0x1b64>
   12a30:	sub	r0, r7, r9
   12a34:	cmp	r0, #4
   12a38:	blt	12a90 <__lxstat64@plt+0x1aec>
   12a3c:	movw	r1, #28298	; 0x6e8a
   12a40:	mov	r0, r4
   12a44:	movt	r1, #1
   12a48:	bl	10d7c <strcmp@plt>
   12a4c:	cmp	r0, #0
   12a50:	bne	12a98 <__lxstat64@plt+0x1af4>
   12a54:	add	r0, sl, r9, lsl #2
   12a58:	ldr	r0, [r0, #8]
   12a5c:	bl	1230c <__lxstat64@plt+0x1368>
   12a60:	cmp	r0, #0
   12a64:	beq	12a98 <__lxstat64@plt+0x1af4>
   12a68:	mov	r0, #1
   12a6c:	bl	12440 <__lxstat64@plt+0x149c>
   12a70:	eor	r0, r5, r0
   12a74:	and	r0, r0, #1
   12a78:	sub	sp, fp, #28
   12a7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a80:	sub	r9, r0, #1
   12a84:	sub	r0, r7, r9
   12a88:	cmp	r0, #4
   12a8c:	bge	12a3c <__lxstat64@plt+0x1a98>
   12a90:	cmp	r0, #3
   12a94:	bne	12ac4 <__lxstat64@plt+0x1b20>
   12a98:	add	r0, sl, r9, lsl #2
   12a9c:	ldr	r0, [r0, #4]
   12aa0:	bl	1230c <__lxstat64@plt+0x1368>
   12aa4:	cmp	r0, #0
   12aa8:	beq	12ac4 <__lxstat64@plt+0x1b20>
   12aac:	mov	r0, #0
   12ab0:	bl	12440 <__lxstat64@plt+0x149c>
   12ab4:	eor	r0, r5, r0
   12ab8:	and	r0, r0, #1
   12abc:	sub	sp, fp, #28
   12ac0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ac4:	uxtb	r0, r6
   12ac8:	cmp	r0, #45	; 0x2d
   12acc:	bne	12ae8 <__lxstat64@plt+0x1b44>
   12ad0:	ldrb	r1, [r4, #1]
   12ad4:	cmp	r1, #0
   12ad8:	beq	12ae8 <__lxstat64@plt+0x1b44>
   12adc:	ldrb	r1, [r4, #2]
   12ae0:	cmp	r1, #0
   12ae4:	beq	12b70 <__lxstat64@plt+0x1bcc>
   12ae8:	cmp	r0, #0
   12aec:	add	r1, r9, #1
   12af0:	movwne	r0, #1
   12af4:	str	r1, [r8, #8]
   12af8:	eor	r0, r5, r0
   12afc:	and	r0, r0, #1
   12b00:	sub	sp, fp, #28
   12b04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b08:	add	r1, r9, #1
   12b0c:	cmp	r7, r1
   12b10:	str	r1, [r8, #8]
   12b14:	ble	12c20 <__lxstat64@plt+0x1c7c>
   12b18:	add	r6, r9, #2
   12b1c:	mov	r0, #1
   12b20:	cmp	r6, r7
   12b24:	bge	12b8c <__lxstat64@plt+0x1be8>
   12b28:	movw	r9, #28103	; 0x6dc7
   12b2c:	add	sl, sl, r6, lsl #2
   12b30:	mov	r4, #0
   12b34:	str	r1, [sp]
   12b38:	movt	r9, #1
   12b3c:	ldr	r0, [sl, r4, lsl #2]
   12b40:	mov	r1, r9
   12b44:	bl	10d7c <strcmp@plt>
   12b48:	cmp	r0, #0
   12b4c:	beq	12b68 <__lxstat64@plt+0x1bc4>
   12b50:	cmp	r4, #3
   12b54:	beq	12b84 <__lxstat64@plt+0x1be0>
   12b58:	add	r4, r4, #1
   12b5c:	add	r0, r6, r4
   12b60:	cmp	r0, r7
   12b64:	blt	12b3c <__lxstat64@plt+0x1b98>
   12b68:	add	r0, r4, #1
   12b6c:	b	12b8c <__lxstat64@plt+0x1be8>
   12b70:	bl	11ab0 <__lxstat64@plt+0xb0c>
   12b74:	eor	r0, r5, r0
   12b78:	and	r0, r0, #1
   12b7c:	sub	sp, fp, #28
   12b80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b84:	ldr	r0, [sp]
   12b88:	sub	r0, r7, r0
   12b8c:	bl	11534 <__lxstat64@plt+0x590>
   12b90:	ldr	r2, [r8]
   12b94:	ldr	r1, [r8, #8]
   12b98:	ldr	r2, [r2, r1, lsl #2]
   12b9c:	cmp	r2, #0
   12ba0:	beq	12c24 <__lxstat64@plt+0x1c80>
   12ba4:	ldrb	r3, [r2]
   12ba8:	cmp	r3, #41	; 0x29
   12bac:	ldrbeq	r2, [r2, #1]
   12bb0:	cmpeq	r2, #0
   12bb4:	beq	12c08 <__lxstat64@plt+0x1c64>
   12bb8:	movw	r1, #28364	; 0x6ecc
   12bbc:	mov	r0, #0
   12bc0:	mov	r2, #5
   12bc4:	movt	r1, #1
   12bc8:	bl	10ddc <dcgettext@plt>
   12bcc:	movw	r1, #28103	; 0x6dc7
   12bd0:	mov	r4, r0
   12bd4:	mov	r0, #0
   12bd8:	movt	r1, #1
   12bdc:	bl	14d28 <__lxstat64@plt+0x3d84>
   12be0:	mov	r5, r0
   12be4:	ldr	r0, [r8]
   12be8:	ldr	r1, [r8, #8]
   12bec:	ldr	r1, [r0, r1, lsl #2]
   12bf0:	mov	r0, #1
   12bf4:	bl	14d28 <__lxstat64@plt+0x3d84>
   12bf8:	mov	r2, r0
   12bfc:	mov	r0, r4
   12c00:	mov	r1, r5
   12c04:	bl	11810 <__lxstat64@plt+0x86c>
   12c08:	add	r1, r1, #1
   12c0c:	str	r1, [r8, #8]
   12c10:	eor	r0, r5, r0
   12c14:	and	r0, r0, #1
   12c18:	sub	sp, fp, #28
   12c1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c20:	bl	12204 <__lxstat64@plt+0x1260>
   12c24:	movw	r1, #28352	; 0x6ec0
   12c28:	mov	r0, #0
   12c2c:	mov	r2, #5
   12c30:	movt	r1, #1
   12c34:	bl	10ddc <dcgettext@plt>
   12c38:	mov	r4, r0
   12c3c:	movw	r0, #28103	; 0x6dc7
   12c40:	movt	r0, #1
   12c44:	bl	14d38 <__lxstat64@plt+0x3d94>
   12c48:	mov	r1, r0
   12c4c:	mov	r0, r4
   12c50:	bl	11810 <__lxstat64@plt+0x86c>
   12c54:	movw	r1, #33096	; 0x8148
   12c58:	movt	r1, #2
   12c5c:	str	r0, [r1, #4]
   12c60:	bx	lr
   12c64:	movw	r1, #33096	; 0x8148
   12c68:	movt	r1, #2
   12c6c:	strb	r0, [r1]
   12c70:	bx	lr
   12c74:	push	{r4, r5, r6, sl, fp, lr}
   12c78:	add	fp, sp, #16
   12c7c:	sub	sp, sp, #8
   12c80:	movw	r0, #33076	; 0x8134
   12c84:	movt	r0, #2
   12c88:	ldr	r0, [r0]
   12c8c:	bl	1597c <__lxstat64@plt+0x49d8>
   12c90:	cmp	r0, #0
   12c94:	beq	12cbc <__lxstat64@plt+0x1d18>
   12c98:	movw	r5, #33096	; 0x8148
   12c9c:	movt	r5, #2
   12ca0:	ldrb	r0, [r5]
   12ca4:	cmp	r0, #0
   12ca8:	beq	12ce8 <__lxstat64@plt+0x1d44>
   12cac:	bl	10ecc <__errno_location@plt>
   12cb0:	ldr	r0, [r0]
   12cb4:	cmp	r0, #32
   12cb8:	bne	12ce8 <__lxstat64@plt+0x1d44>
   12cbc:	movw	r0, #33072	; 0x8130
   12cc0:	movt	r0, #2
   12cc4:	ldr	r0, [r0]
   12cc8:	bl	1597c <__lxstat64@plt+0x49d8>
   12ccc:	cmp	r0, #0
   12cd0:	subeq	sp, fp, #16
   12cd4:	popeq	{r4, r5, r6, sl, fp, pc}
   12cd8:	movw	r0, #32992	; 0x80e0
   12cdc:	movt	r0, #2
   12ce0:	ldr	r0, [r0]
   12ce4:	bl	10dac <_exit@plt>
   12ce8:	movw	r1, #28448	; 0x6f20
   12cec:	mov	r0, #0
   12cf0:	mov	r2, #5
   12cf4:	movt	r1, #1
   12cf8:	bl	10ddc <dcgettext@plt>
   12cfc:	ldr	r6, [r5, #4]
   12d00:	mov	r4, r0
   12d04:	bl	10ecc <__errno_location@plt>
   12d08:	ldr	r5, [r0]
   12d0c:	cmp	r6, #0
   12d10:	bne	12d2c <__lxstat64@plt+0x1d88>
   12d14:	movw	r2, #28464	; 0x6f30
   12d18:	mov	r0, #0
   12d1c:	mov	r1, r5
   12d20:	mov	r3, r4
   12d24:	movt	r2, #1
   12d28:	b	12d4c <__lxstat64@plt+0x1da8>
   12d2c:	mov	r0, r6
   12d30:	bl	149b0 <__lxstat64@plt+0x3a0c>
   12d34:	movw	r2, #28460	; 0x6f2c
   12d38:	mov	r3, r0
   12d3c:	str	r4, [sp]
   12d40:	mov	r0, #0
   12d44:	mov	r1, r5
   12d48:	movt	r2, #1
   12d4c:	bl	10e60 <error@plt>
   12d50:	movw	r0, #32992	; 0x80e0
   12d54:	movt	r0, #2
   12d58:	ldr	r0, [r0]
   12d5c:	bl	10dac <_exit@plt>
   12d60:	push	{r4, r5, r6, sl, fp, lr}
   12d64:	add	fp, sp, #16
   12d68:	mov	r5, r0
   12d6c:	mov	r0, #0
   12d70:	mov	r4, r1
   12d74:	add	r6, r2, #19
   12d78:	strb	r0, [r2, #20]
   12d7c:	mov	r0, r5
   12d80:	mov	r1, r4
   12d84:	mov	r2, #10
   12d88:	mov	r3, #0
   12d8c:	bl	15dac <__lxstat64@plt+0x4e08>
   12d90:	add	r2, r0, r0, lsl #2
   12d94:	sub	r2, r5, r2, lsl #1
   12d98:	orr	r2, r2, #48	; 0x30
   12d9c:	strb	r2, [r6], #-1
   12da0:	rsbs	r2, r5, #9
   12da4:	mov	r5, r0
   12da8:	rscs	r2, r4, #0
   12dac:	mov	r4, r1
   12db0:	bcc	12d7c <__lxstat64@plt+0x1dd8>
   12db4:	add	r0, r6, #1
   12db8:	pop	{r4, r5, r6, sl, fp, pc}
   12dbc:	push	{r4, r5, fp, lr}
   12dc0:	add	fp, sp, #8
   12dc4:	cmp	r0, #0
   12dc8:	beq	12e5c <__lxstat64@plt+0x1eb8>
   12dcc:	mov	r1, #47	; 0x2f
   12dd0:	mov	r4, r0
   12dd4:	bl	10f44 <strrchr@plt>
   12dd8:	cmp	r0, #0
   12ddc:	mov	r5, r4
   12de0:	addne	r5, r0, #1
   12de4:	sub	r0, r5, r4
   12de8:	cmp	r0, #7
   12dec:	blt	12e40 <__lxstat64@plt+0x1e9c>
   12df0:	movw	r1, #28523	; 0x6f6b
   12df4:	sub	r0, r5, #7
   12df8:	mov	r2, #7
   12dfc:	movt	r1, #1
   12e00:	bl	10f8c <strncmp@plt>
   12e04:	cmp	r0, #0
   12e08:	bne	12e40 <__lxstat64@plt+0x1e9c>
   12e0c:	movw	r1, #28531	; 0x6f73
   12e10:	mov	r0, r5
   12e14:	mov	r2, #3
   12e18:	movt	r1, #1
   12e1c:	bl	10f8c <strncmp@plt>
   12e20:	cmp	r0, #0
   12e24:	beq	12e30 <__lxstat64@plt+0x1e8c>
   12e28:	mov	r4, r5
   12e2c:	b	12e40 <__lxstat64@plt+0x1e9c>
   12e30:	movw	r0, #33064	; 0x8128
   12e34:	add	r4, r5, #3
   12e38:	movt	r0, #2
   12e3c:	str	r4, [r0]
   12e40:	movw	r0, #33068	; 0x812c
   12e44:	movt	r0, #2
   12e48:	str	r4, [r0]
   12e4c:	movw	r0, #33104	; 0x8150
   12e50:	movt	r0, #2
   12e54:	str	r4, [r0]
   12e58:	pop	{r4, r5, fp, pc}
   12e5c:	movw	r0, #33072	; 0x8130
   12e60:	mov	r1, #55	; 0x37
   12e64:	mov	r2, #1
   12e68:	movt	r0, #2
   12e6c:	ldr	r3, [r0]
   12e70:	movw	r0, #28467	; 0x6f33
   12e74:	movt	r0, #1
   12e78:	bl	10e24 <fwrite@plt>
   12e7c:	bl	10f98 <abort@plt>
   12e80:	push	{r4, r5, r6, sl, fp, lr}
   12e84:	add	fp, sp, #16
   12e88:	mov	r4, r0
   12e8c:	movw	r0, #33112	; 0x8158
   12e90:	movt	r0, #2
   12e94:	cmp	r4, #0
   12e98:	moveq	r4, r0
   12e9c:	bl	10ecc <__errno_location@plt>
   12ea0:	ldr	r6, [r0]
   12ea4:	mov	r5, r0
   12ea8:	mov	r0, r4
   12eac:	mov	r1, #48	; 0x30
   12eb0:	bl	155cc <__lxstat64@plt+0x4628>
   12eb4:	str	r6, [r5]
   12eb8:	pop	{r4, r5, r6, sl, fp, pc}
   12ebc:	movw	r1, #33112	; 0x8158
   12ec0:	cmp	r0, #0
   12ec4:	movt	r1, #2
   12ec8:	movne	r1, r0
   12ecc:	ldr	r0, [r1]
   12ed0:	bx	lr
   12ed4:	movw	r2, #33112	; 0x8158
   12ed8:	cmp	r0, #0
   12edc:	movt	r2, #2
   12ee0:	movne	r2, r0
   12ee4:	str	r1, [r2]
   12ee8:	bx	lr
   12eec:	movw	r3, #33112	; 0x8158
   12ef0:	cmp	r0, #0
   12ef4:	movt	r3, #2
   12ef8:	movne	r3, r0
   12efc:	ubfx	r0, r1, #5, #3
   12f00:	and	r1, r1, #31
   12f04:	add	r0, r3, r0, lsl #2
   12f08:	ldr	r3, [r0, #8]
   12f0c:	eor	r2, r2, r3, lsr r1
   12f10:	and	r2, r2, #1
   12f14:	eor	r2, r3, r2, lsl r1
   12f18:	str	r2, [r0, #8]
   12f1c:	mov	r0, #1
   12f20:	and	r0, r0, r3, lsr r1
   12f24:	bx	lr
   12f28:	movw	r2, #33112	; 0x8158
   12f2c:	cmp	r0, #0
   12f30:	movt	r2, #2
   12f34:	movne	r2, r0
   12f38:	ldr	r0, [r2, #4]
   12f3c:	str	r1, [r2, #4]
   12f40:	bx	lr
   12f44:	movw	r3, #33112	; 0x8158
   12f48:	cmp	r0, #0
   12f4c:	movt	r3, #2
   12f50:	movne	r3, r0
   12f54:	cmp	r1, #0
   12f58:	mov	r0, #10
   12f5c:	cmpne	r2, #0
   12f60:	str	r0, [r3]
   12f64:	bne	12f74 <__lxstat64@plt+0x1fd0>
   12f68:	push	{fp, lr}
   12f6c:	mov	fp, sp
   12f70:	bl	10f98 <abort@plt>
   12f74:	str	r1, [r3, #40]	; 0x28
   12f78:	str	r2, [r3, #44]	; 0x2c
   12f7c:	bx	lr
   12f80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f84:	add	fp, sp, #28
   12f88:	sub	sp, sp, #20
   12f8c:	mov	r7, r0
   12f90:	ldr	r0, [fp, #8]
   12f94:	movw	r5, #33112	; 0x8158
   12f98:	mov	r8, r3
   12f9c:	mov	r9, r2
   12fa0:	mov	sl, r1
   12fa4:	movt	r5, #2
   12fa8:	cmp	r0, #0
   12fac:	movne	r5, r0
   12fb0:	bl	10ecc <__errno_location@plt>
   12fb4:	mov	r4, r0
   12fb8:	ldm	r5, {r0, r1}
   12fbc:	ldr	r2, [r5, #40]	; 0x28
   12fc0:	ldr	r3, [r5, #44]	; 0x2c
   12fc4:	add	r5, r5, #8
   12fc8:	ldr	r6, [r4]
   12fcc:	stm	sp, {r0, r1, r5}
   12fd0:	str	r2, [sp, #12]
   12fd4:	str	r3, [sp, #16]
   12fd8:	mov	r0, r7
   12fdc:	mov	r1, sl
   12fe0:	mov	r2, r9
   12fe4:	mov	r3, r8
   12fe8:	bl	12ff8 <__lxstat64@plt+0x2054>
   12fec:	str	r6, [r4]
   12ff0:	sub	sp, fp, #28
   12ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ff8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ffc:	add	fp, sp, #28
   13000:	sub	sp, sp, #156	; 0x9c
   13004:	str	r0, [sp, #76]	; 0x4c
   13008:	ldr	r0, [fp, #12]
   1300c:	mov	r6, r1
   13010:	str	r3, [sp, #84]	; 0x54
   13014:	str	r2, [fp, #-84]	; 0xffffffac
   13018:	and	r1, r0, #4
   1301c:	str	r1, [sp, #24]
   13020:	and	r1, r0, #1
   13024:	str	r1, [sp, #28]
   13028:	ubfx	r8, r0, #1, #1
   1302c:	bl	10e3c <__ctype_get_mb_cur_max@plt>
   13030:	str	r0, [sp, #32]
   13034:	ldr	r0, [fp, #24]
   13038:	ldr	r7, [fp, #8]
   1303c:	mov	r1, #0
   13040:	mov	r2, #0
   13044:	mov	r4, #1
   13048:	str	r1, [sp, #52]	; 0x34
   1304c:	str	r0, [sp, #72]	; 0x48
   13050:	ldr	r0, [fp, #20]
   13054:	str	r0, [sp, #68]	; 0x44
   13058:	mov	r0, #0
   1305c:	str	r0, [sp, #48]	; 0x30
   13060:	mov	r0, #0
   13064:	str	r0, [sp, #92]	; 0x5c
   13068:	mov	r0, #0
   1306c:	str	r0, [fp, #-76]	; 0xffffffb4
   13070:	mov	r0, #0
   13074:	cmp	r7, #10
   13078:	bhi	14360 <__lxstat64@plt+0x33bc>
   1307c:	add	r1, pc, #28
   13080:	mov	sl, r6
   13084:	ldr	r6, [sp, #76]	; 0x4c
   13088:	ldr	ip, [fp, #-84]	; 0xffffffac
   1308c:	ldr	lr, [sp, #84]	; 0x54
   13090:	mov	r9, #0
   13094:	mov	r3, #1
   13098:	mov	r5, #0
   1309c:	ldr	pc, [r1, r7, lsl #2]
   130a0:	andeq	r3, r1, r0, ror r1
   130a4:	andeq	r3, r1, ip, lsr #3
   130a8:	andeq	r3, r1, r0, lsl #3
   130ac:	andeq	r3, r1, r8, ror #2
   130b0:	andeq	r3, r1, r0, lsr #3
   130b4:	ldrdeq	r3, [r1], -r4
   130b8:	muleq	r1, r0, r1
   130bc:	andeq	r3, r1, r0, ror #7
   130c0:	andeq	r3, r1, ip, asr #1
   130c4:	andeq	r3, r1, ip, asr #1
   130c8:	andeq	r3, r1, r4, ror r3
   130cc:	mov	r9, r4
   130d0:	movw	r4, #28615	; 0x6fc7
   130d4:	mov	r5, r8
   130d8:	mov	r8, r2
   130dc:	mov	r0, #0
   130e0:	mov	r2, #5
   130e4:	movt	r4, #1
   130e8:	mov	r1, r4
   130ec:	bl	10ddc <dcgettext@plt>
   130f0:	cmp	r0, r4
   130f4:	str	r0, [sp, #68]	; 0x44
   130f8:	bne	13288 <__lxstat64@plt+0x22e4>
   130fc:	bl	15bd0 <__lxstat64@plt+0x4c2c>
   13100:	ldrb	r1, [r0]
   13104:	and	r1, r1, #223	; 0xdf
   13108:	cmp	r1, #71	; 0x47
   1310c:	beq	13254 <__lxstat64@plt+0x22b0>
   13110:	cmp	r1, #85	; 0x55
   13114:	bne	1326c <__lxstat64@plt+0x22c8>
   13118:	ldrb	r1, [r0, #1]
   1311c:	and	r1, r1, #223	; 0xdf
   13120:	cmp	r1, #84	; 0x54
   13124:	bne	1326c <__lxstat64@plt+0x22c8>
   13128:	ldrb	r1, [r0, #2]
   1312c:	and	r1, r1, #223	; 0xdf
   13130:	cmp	r1, #70	; 0x46
   13134:	bne	1326c <__lxstat64@plt+0x22c8>
   13138:	ldrb	r1, [r0, #3]
   1313c:	cmp	r1, #45	; 0x2d
   13140:	ldrbeq	r1, [r0, #4]
   13144:	cmpeq	r1, #56	; 0x38
   13148:	bne	1326c <__lxstat64@plt+0x22c8>
   1314c:	ldrb	r0, [r0, #5]
   13150:	cmp	r0, #0
   13154:	movw	r0, #28619	; 0x6fcb
   13158:	movt	r0, #1
   1315c:	str	r0, [sp, #68]	; 0x44
   13160:	bne	1326c <__lxstat64@plt+0x22c8>
   13164:	b	13288 <__lxstat64@plt+0x22e4>
   13168:	mov	r0, #1
   1316c:	b	131ac <__lxstat64@plt+0x2208>
   13170:	mov	r7, #0
   13174:	mov	r9, #0
   13178:	mov	r3, r0
   1317c:	b	1324c <__lxstat64@plt+0x22a8>
   13180:	tst	r8, #1
   13184:	bne	131ac <__lxstat64@plt+0x2208>
   13188:	mov	r3, r0
   1318c:	b	13204 <__lxstat64@plt+0x2260>
   13190:	mov	r0, #1
   13194:	mov	r9, #0
   13198:	mov	r7, #5
   1319c:	b	131e8 <__lxstat64@plt+0x2244>
   131a0:	mov	r3, #1
   131a4:	tst	r8, #1
   131a8:	beq	13204 <__lxstat64@plt+0x2260>
   131ac:	mov	r1, #1
   131b0:	mov	r9, #0
   131b4:	mov	r7, #2
   131b8:	mov	r3, r0
   131bc:	mov	r5, #1
   131c0:	str	r1, [fp, #-76]	; 0xffffffb4
   131c4:	movw	r1, #28617	; 0x6fc9
   131c8:	movt	r1, #1
   131cc:	str	r1, [sp, #92]	; 0x5c
   131d0:	b	133e0 <__lxstat64@plt+0x243c>
   131d4:	mov	r7, #5
   131d8:	tst	r8, #1
   131dc:	beq	13224 <__lxstat64@plt+0x2280>
   131e0:	mov	r0, #1
   131e4:	mov	r9, #0
   131e8:	str	r0, [fp, #-76]	; 0xffffffb4
   131ec:	movw	r0, #28613	; 0x6fc5
   131f0:	mov	r3, #1
   131f4:	mov	r5, #1
   131f8:	movt	r0, #1
   131fc:	str	r0, [sp, #92]	; 0x5c
   13200:	b	133e0 <__lxstat64@plt+0x243c>
   13204:	cmp	sl, #0
   13208:	mov	r9, #1
   1320c:	mov	r7, #2
   13210:	movne	r0, #39	; 0x27
   13214:	strbne	r0, [r6]
   13218:	movw	r0, #28617	; 0x6fc9
   1321c:	movt	r0, #1
   13220:	b	13240 <__lxstat64@plt+0x229c>
   13224:	cmp	sl, #0
   13228:	mov	r9, #1
   1322c:	mov	r3, #1
   13230:	movne	r0, #34	; 0x22
   13234:	strbne	r0, [r6]
   13238:	movw	r0, #28613	; 0x6fc5
   1323c:	movt	r0, #1
   13240:	str	r0, [sp, #92]	; 0x5c
   13244:	mov	r0, #1
   13248:	str	r0, [fp, #-76]	; 0xffffffb4
   1324c:	mov	r5, #0
   13250:	b	133e0 <__lxstat64@plt+0x243c>
   13254:	ldrb	r1, [r0, #1]
   13258:	and	r1, r1, #223	; 0xdf
   1325c:	cmp	r1, #66	; 0x42
   13260:	ldrbeq	r1, [r0, #2]
   13264:	cmpeq	r1, #49	; 0x31
   13268:	beq	14188 <__lxstat64@plt+0x31e4>
   1326c:	movw	r0, #28617	; 0x6fc9
   13270:	movw	r1, #28613	; 0x6fc5
   13274:	cmp	r7, #9
   13278:	movt	r0, #1
   1327c:	movt	r1, #1
   13280:	moveq	r0, r1
   13284:	str	r0, [sp, #68]	; 0x44
   13288:	movw	r4, #28617	; 0x6fc9
   1328c:	mov	r0, #0
   13290:	mov	r2, #5
   13294:	movt	r4, #1
   13298:	mov	r1, r4
   1329c:	bl	10ddc <dcgettext@plt>
   132a0:	cmp	r0, r4
   132a4:	str	r0, [sp, #72]	; 0x48
   132a8:	beq	132b8 <__lxstat64@plt+0x2314>
   132ac:	mov	r4, r9
   132b0:	mov	r2, r8
   132b4:	b	13370 <__lxstat64@plt+0x23cc>
   132b8:	bl	15bd0 <__lxstat64@plt+0x4c2c>
   132bc:	ldrb	r1, [r0]
   132c0:	mov	r4, r9
   132c4:	and	r1, r1, #223	; 0xdf
   132c8:	cmp	r1, #71	; 0x47
   132cc:	beq	13328 <__lxstat64@plt+0x2384>
   132d0:	cmp	r1, #85	; 0x55
   132d4:	mov	r2, r8
   132d8:	bne	13350 <__lxstat64@plt+0x23ac>
   132dc:	ldrb	r1, [r0, #1]
   132e0:	and	r1, r1, #223	; 0xdf
   132e4:	cmp	r1, #84	; 0x54
   132e8:	bne	13350 <__lxstat64@plt+0x23ac>
   132ec:	ldrb	r1, [r0, #2]
   132f0:	and	r1, r1, #223	; 0xdf
   132f4:	cmp	r1, #70	; 0x46
   132f8:	ldrbeq	r1, [r0, #3]
   132fc:	cmpeq	r1, #45	; 0x2d
   13300:	bne	13350 <__lxstat64@plt+0x23ac>
   13304:	ldrb	r1, [r0, #4]
   13308:	cmp	r1, #56	; 0x38
   1330c:	ldrbeq	r0, [r0, #5]
   13310:	cmpeq	r0, #0
   13314:	bne	13350 <__lxstat64@plt+0x23ac>
   13318:	movw	r0, #28623	; 0x6fcf
   1331c:	movt	r0, #1
   13320:	str	r0, [sp, #72]	; 0x48
   13324:	b	13370 <__lxstat64@plt+0x23cc>
   13328:	ldrb	r1, [r0, #1]
   1332c:	mov	r2, r8
   13330:	and	r1, r1, #223	; 0xdf
   13334:	cmp	r1, #66	; 0x42
   13338:	bne	13350 <__lxstat64@plt+0x23ac>
   1333c:	ldrb	r1, [r0, #2]
   13340:	cmp	r1, #49	; 0x31
   13344:	ldrbeq	r1, [r0, #3]
   13348:	cmpeq	r1, #56	; 0x38
   1334c:	beq	141cc <__lxstat64@plt+0x3228>
   13350:	movw	r0, #28617	; 0x6fc9
   13354:	cmp	r7, #9
   13358:	movt	r0, #1
   1335c:	mov	r1, r0
   13360:	movw	r0, #28613	; 0x6fc5
   13364:	movt	r0, #1
   13368:	moveq	r1, r0
   1336c:	str	r1, [sp, #72]	; 0x48
   13370:	mov	r8, r5
   13374:	mov	r9, #0
   13378:	tst	r8, #1
   1337c:	mov	r5, r8
   13380:	str	r2, [fp, #-48]	; 0xffffffd0
   13384:	bne	133bc <__lxstat64@plt+0x2418>
   13388:	ldr	r0, [sp, #68]	; 0x44
   1338c:	ldrb	r0, [r0]
   13390:	cmp	r0, #0
   13394:	beq	133bc <__lxstat64@plt+0x2418>
   13398:	ldr	r1, [sp, #68]	; 0x44
   1339c:	mov	r9, #0
   133a0:	add	r1, r1, #1
   133a4:	cmp	r9, sl
   133a8:	strbcc	r0, [r6, r9]
   133ac:	ldrb	r0, [r1, r9]
   133b0:	add	r9, r9, #1
   133b4:	cmp	r0, #0
   133b8:	bne	133a4 <__lxstat64@plt+0x2400>
   133bc:	ldr	r8, [sp, #72]	; 0x48
   133c0:	mov	r0, r8
   133c4:	bl	10ec0 <strlen@plt>
   133c8:	ldr	ip, [fp, #-84]	; 0xffffffac
   133cc:	ldr	lr, [sp, #84]	; 0x54
   133d0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   133d4:	str	r0, [fp, #-76]	; 0xffffffb4
   133d8:	str	r8, [sp, #92]	; 0x5c
   133dc:	mov	r3, #1
   133e0:	ldr	r0, [fp, #16]
   133e4:	str	r7, [fp, #-64]	; 0xffffffc0
   133e8:	str	r5, [fp, #-72]	; 0xffffffb8
   133ec:	str	r3, [sp, #80]	; 0x50
   133f0:	cmp	r0, #0
   133f4:	movwne	r0, #1
   133f8:	and	r0, r0, r5
   133fc:	str	r0, [fp, #-88]	; 0xffffffa8
   13400:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13404:	cmp	r0, #0
   13408:	movwne	r0, #1
   1340c:	subs	r7, r7, #2
   13410:	and	r1, r0, r5
   13414:	str	r7, [fp, #-80]	; 0xffffffb0
   13418:	and	r1, r3, r1
   1341c:	str	r1, [sp, #40]	; 0x28
   13420:	clz	r1, r7
   13424:	lsr	r1, r1, #5
   13428:	and	r1, r1, r5
   1342c:	eor	r5, r5, #1
   13430:	str	r1, [sp, #36]	; 0x24
   13434:	mov	r1, r7
   13438:	str	r5, [sp, #88]	; 0x58
   1343c:	mov	r7, #0
   13440:	movwne	r1, #1
   13444:	orr	r5, r1, r5
   13448:	and	r1, r1, r3
   1344c:	and	r0, r0, r1
   13450:	str	r5, [sp, #60]	; 0x3c
   13454:	str	r1, [fp, #-68]	; 0xffffffbc
   13458:	str	r0, [fp, #-60]	; 0xffffffc4
   1345c:	eor	r0, r3, #1
   13460:	str	r0, [sp, #44]	; 0x2c
   13464:	cmn	lr, #1
   13468:	beq	13478 <__lxstat64@plt+0x24d4>
   1346c:	cmp	r7, lr
   13470:	bne	13484 <__lxstat64@plt+0x24e0>
   13474:	b	140fc <__lxstat64@plt+0x3158>
   13478:	ldrb	r0, [ip, r7]
   1347c:	cmp	r0, #0
   13480:	beq	14104 <__lxstat64@plt+0x3160>
   13484:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13488:	mov	r8, #0
   1348c:	str	r4, [fp, #-52]	; 0xffffffcc
   13490:	str	r2, [fp, #-48]	; 0xffffffd0
   13494:	cmp	r0, #0
   13498:	beq	134cc <__lxstat64@plt+0x2528>
   1349c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   134a0:	add	r4, r7, r0
   134a4:	cmp	r0, #2
   134a8:	bcc	134c4 <__lxstat64@plt+0x2520>
   134ac:	cmn	lr, #1
   134b0:	bne	134c4 <__lxstat64@plt+0x2520>
   134b4:	mov	r0, ip
   134b8:	bl	10ec0 <strlen@plt>
   134bc:	ldr	ip, [fp, #-84]	; 0xffffffac
   134c0:	mov	lr, r0
   134c4:	cmp	r4, lr
   134c8:	bls	134e4 <__lxstat64@plt+0x2540>
   134cc:	mov	r0, #0
   134d0:	str	r0, [fp, #-56]	; 0xffffffc8
   134d4:	ldrb	r5, [ip, r7]
   134d8:	cmp	r5, #126	; 0x7e
   134dc:	bls	13534 <__lxstat64@plt+0x2590>
   134e0:	b	1393c <__lxstat64@plt+0x2998>
   134e4:	ldr	r1, [sp, #92]	; 0x5c
   134e8:	ldr	r2, [fp, #-76]	; 0xffffffb4
   134ec:	add	r0, ip, r7
   134f0:	mov	r4, lr
   134f4:	bl	10dd0 <memcmp@plt>
   134f8:	ldr	r2, [sp, #88]	; 0x58
   134fc:	cmp	r0, #0
   13500:	mov	r1, r0
   13504:	movwne	r1, #1
   13508:	orr	r1, r1, r2
   1350c:	tst	r1, #1
   13510:	beq	14210 <__lxstat64@plt+0x326c>
   13514:	ldr	ip, [fp, #-84]	; 0xffffffac
   13518:	clz	r0, r0
   1351c:	mov	lr, r4
   13520:	lsr	r0, r0, #5
   13524:	str	r0, [fp, #-56]	; 0xffffffc8
   13528:	ldrb	r5, [ip, r7]
   1352c:	cmp	r5, #126	; 0x7e
   13530:	bhi	1393c <__lxstat64@plt+0x2998>
   13534:	add	r3, pc, #16
   13538:	mov	r4, #1
   1353c:	mov	r2, #110	; 0x6e
   13540:	mov	r0, #97	; 0x61
   13544:	mov	r1, #0
   13548:	ldr	pc, [r3, r5, lsl #2]
   1354c:	andeq	r3, r1, ip, lsl r8
   13550:	andeq	r3, r1, ip, lsr r9
   13554:	andeq	r3, r1, ip, lsr r9
   13558:	andeq	r3, r1, ip, lsr r9
   1355c:	andeq	r3, r1, ip, lsr r9
   13560:	andeq	r3, r1, ip, lsr r9
   13564:	andeq	r3, r1, ip, lsr r9
   13568:	andeq	r3, r1, r8, lsl sl
   1356c:	strdeq	r3, [r1], -ip
   13570:	andeq	r3, r1, r4, ror #15
   13574:	andeq	r3, r1, r8, lsl #16
   13578:	muleq	r1, r8, r8
   1357c:	ldrdeq	r3, [r1], -ip
   13580:	andeq	r3, r1, r4, lsl #16
   13584:	andeq	r3, r1, ip, lsr r9
   13588:	andeq	r3, r1, ip, lsr r9
   1358c:	andeq	r3, r1, ip, lsr r9
   13590:	andeq	r3, r1, ip, lsr r9
   13594:	andeq	r3, r1, ip, lsr r9
   13598:	andeq	r3, r1, ip, lsr r9
   1359c:	andeq	r3, r1, ip, lsr r9
   135a0:	andeq	r3, r1, ip, lsr r9
   135a4:	andeq	r3, r1, ip, lsr r9
   135a8:	andeq	r3, r1, ip, lsr r9
   135ac:	andeq	r3, r1, ip, lsr r9
   135b0:	andeq	r3, r1, ip, lsr r9
   135b4:	andeq	r3, r1, ip, lsr r9
   135b8:	andeq	r3, r1, ip, lsr r9
   135bc:	andeq	r3, r1, ip, lsr r9
   135c0:	andeq	r3, r1, ip, lsr r9
   135c4:	andeq	r3, r1, ip, lsr r9
   135c8:	andeq	r3, r1, ip, lsr r9
   135cc:	muleq	r1, r4, r9
   135d0:	muleq	r1, r8, r9
   135d4:	muleq	r1, r8, r9
   135d8:	andeq	r3, r1, r8, ror #14
   135dc:	muleq	r1, r8, r9
   135e0:	andeq	r3, r1, r8, asr #14
   135e4:	muleq	r1, r8, r9
   135e8:	andeq	r3, r1, r0, lsr #17
   135ec:	muleq	r1, r8, r9
   135f0:	muleq	r1, r8, r9
   135f4:	muleq	r1, r8, r9
   135f8:	andeq	r3, r1, r8, asr #14
   135fc:	andeq	r3, r1, r8, asr #14
   13600:	andeq	r3, r1, r8, asr #14
   13604:	andeq	r3, r1, r8, asr #14
   13608:	andeq	r3, r1, r8, asr #14
   1360c:	andeq	r3, r1, r8, asr #14
   13610:	andeq	r3, r1, r8, asr #14
   13614:	andeq	r3, r1, r8, asr #14
   13618:	andeq	r3, r1, r8, asr #14
   1361c:	andeq	r3, r1, r8, asr #14
   13620:	andeq	r3, r1, r8, asr #14
   13624:	andeq	r3, r1, r8, asr #14
   13628:	andeq	r3, r1, r8, asr #14
   1362c:	andeq	r3, r1, r8, asr #14
   13630:	andeq	r3, r1, r8, asr #14
   13634:	andeq	r3, r1, r8, asr #14
   13638:	muleq	r1, r8, r9
   1363c:	muleq	r1, r8, r9
   13640:	muleq	r1, r8, r9
   13644:	muleq	r1, r8, r9
   13648:	andeq	r3, r1, ip, asr r8
   1364c:	andeq	r3, r1, ip, lsr r9
   13650:	andeq	r3, r1, r8, asr #14
   13654:	andeq	r3, r1, r8, asr #14
   13658:	andeq	r3, r1, r8, asr #14
   1365c:	andeq	r3, r1, r8, asr #14
   13660:	andeq	r3, r1, r8, asr #14
   13664:	andeq	r3, r1, r8, asr #14
   13668:	andeq	r3, r1, r8, asr #14
   1366c:	andeq	r3, r1, r8, asr #14
   13670:	andeq	r3, r1, r8, asr #14
   13674:	andeq	r3, r1, r8, asr #14
   13678:	andeq	r3, r1, r8, asr #14
   1367c:	andeq	r3, r1, r8, asr #14
   13680:	andeq	r3, r1, r8, asr #14
   13684:	andeq	r3, r1, r8, asr #14
   13688:	andeq	r3, r1, r8, asr #14
   1368c:	andeq	r3, r1, r8, asr #14
   13690:	andeq	r3, r1, r8, asr #14
   13694:	andeq	r3, r1, r8, asr #14
   13698:	andeq	r3, r1, r8, asr #14
   1369c:	andeq	r3, r1, r8, asr #14
   136a0:	andeq	r3, r1, r8, asr #14
   136a4:	andeq	r3, r1, r8, asr #14
   136a8:	andeq	r3, r1, r8, asr #14
   136ac:	andeq	r3, r1, r8, asr #14
   136b0:	andeq	r3, r1, r8, asr #14
   136b4:	andeq	r3, r1, r8, asr #14
   136b8:	muleq	r1, r8, r9
   136bc:	andeq	r3, r1, r8, lsr #15
   136c0:	andeq	r3, r1, r8, asr #14
   136c4:	muleq	r1, r8, r9
   136c8:	andeq	r3, r1, r8, asr #14
   136cc:	muleq	r1, r8, r9
   136d0:	andeq	r3, r1, r8, asr #14
   136d4:	andeq	r3, r1, r8, asr #14
   136d8:	andeq	r3, r1, r8, asr #14
   136dc:	andeq	r3, r1, r8, asr #14
   136e0:	andeq	r3, r1, r8, asr #14
   136e4:	andeq	r3, r1, r8, asr #14
   136e8:	andeq	r3, r1, r8, asr #14
   136ec:	andeq	r3, r1, r8, asr #14
   136f0:	andeq	r3, r1, r8, asr #14
   136f4:	andeq	r3, r1, r8, asr #14
   136f8:	andeq	r3, r1, r8, asr #14
   136fc:	andeq	r3, r1, r8, asr #14
   13700:	andeq	r3, r1, r8, asr #14
   13704:	andeq	r3, r1, r8, asr #14
   13708:	andeq	r3, r1, r8, asr #14
   1370c:	andeq	r3, r1, r8, asr #14
   13710:	andeq	r3, r1, r8, asr #14
   13714:	andeq	r3, r1, r8, asr #14
   13718:	andeq	r3, r1, r8, asr #14
   1371c:	andeq	r3, r1, r8, asr #14
   13720:	andeq	r3, r1, r8, asr #14
   13724:	andeq	r3, r1, r8, asr #14
   13728:	andeq	r3, r1, r8, asr #14
   1372c:	andeq	r3, r1, r8, asr #14
   13730:	andeq	r3, r1, r8, asr #14
   13734:	andeq	r3, r1, r8, asr #14
   13738:	andeq	r3, r1, r8, lsl #15
   1373c:	muleq	r1, r8, r9
   13740:	andeq	r3, r1, r8, lsl #15
   13744:	andeq	r3, r1, r8, ror #14
   13748:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1374c:	cmp	r0, #0
   13750:	beq	13a2c <__lxstat64@plt+0x2a88>
   13754:	ldr	r0, [fp, #16]
   13758:	cmp	r0, #0
   1375c:	mov	r0, r5
   13760:	bne	13a3c <__lxstat64@plt+0x2a98>
   13764:	b	13a5c <__lxstat64@plt+0x2ab8>
   13768:	mov	r4, #0
   1376c:	cmp	r7, #0
   13770:	beq	13994 <__lxstat64@plt+0x29f0>
   13774:	mov	r8, #0
   13778:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1377c:	cmp	r0, #0
   13780:	bne	13754 <__lxstat64@plt+0x27b0>
   13784:	b	13a2c <__lxstat64@plt+0x2a88>
   13788:	mov	r4, #0
   1378c:	cmn	lr, #1
   13790:	beq	1396c <__lxstat64@plt+0x29c8>
   13794:	cmp	r7, #0
   13798:	bne	13774 <__lxstat64@plt+0x27d0>
   1379c:	cmp	lr, #1
   137a0:	beq	13994 <__lxstat64@plt+0x29f0>
   137a4:	b	13774 <__lxstat64@plt+0x27d0>
   137a8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   137ac:	cmp	r0, #2
   137b0:	bne	139c4 <__lxstat64@plt+0x2a20>
   137b4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   137b8:	tst	r0, #1
   137bc:	bne	14224 <__lxstat64@plt+0x3280>
   137c0:	mov	r8, #0
   137c4:	mov	r0, #92	; 0x5c
   137c8:	mov	r4, #0
   137cc:	cmp	r8, #0
   137d0:	beq	139e4 <__lxstat64@plt+0x2a40>
   137d4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   137d8:	b	13ad8 <__lxstat64@plt+0x2b34>
   137dc:	mov	r0, #102	; 0x66
   137e0:	b	13a18 <__lxstat64@plt+0x2a74>
   137e4:	mov	r2, #116	; 0x74
   137e8:	ldr	r0, [sp, #60]	; 0x3c
   137ec:	tst	r0, #1
   137f0:	mov	r0, r2
   137f4:	bne	13a18 <__lxstat64@plt+0x2a74>
   137f8:	b	14224 <__lxstat64@plt+0x3280>
   137fc:	mov	r0, #98	; 0x62
   13800:	b	13a18 <__lxstat64@plt+0x2a74>
   13804:	mov	r2, #114	; 0x72
   13808:	ldr	r0, [sp, #60]	; 0x3c
   1380c:	tst	r0, #1
   13810:	mov	r0, r2
   13814:	bne	13a18 <__lxstat64@plt+0x2a74>
   13818:	b	14224 <__lxstat64@plt+0x3280>
   1381c:	ldr	r0, [sp, #80]	; 0x50
   13820:	tst	r0, #1
   13824:	beq	13b00 <__lxstat64@plt+0x2b5c>
   13828:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1382c:	tst	r0, #1
   13830:	bne	1434c <__lxstat64@plt+0x33a8>
   13834:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13838:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1383c:	cmp	r0, #2
   13840:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13844:	movwne	r0, #1
   13848:	orr	r0, r0, r2
   1384c:	tst	r0, #1
   13850:	beq	13df8 <__lxstat64@plt+0x2e54>
   13854:	mov	r0, r9
   13858:	b	13e2c <__lxstat64@plt+0x2e88>
   1385c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13860:	mov	r8, #0
   13864:	mov	r5, #63	; 0x3f
   13868:	cmp	r0, #5
   1386c:	beq	13cb4 <__lxstat64@plt+0x2d10>
   13870:	cmp	r0, #2
   13874:	bne	13d64 <__lxstat64@plt+0x2dc0>
   13878:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1387c:	tst	r0, #1
   13880:	bne	14224 <__lxstat64@plt+0x3280>
   13884:	mov	r4, #0
   13888:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1388c:	cmp	r0, #0
   13890:	bne	13754 <__lxstat64@plt+0x27b0>
   13894:	b	13a2c <__lxstat64@plt+0x2a88>
   13898:	mov	r0, #118	; 0x76
   1389c:	b	13a18 <__lxstat64@plt+0x2a74>
   138a0:	mov	r0, #1
   138a4:	mov	r5, #39	; 0x27
   138a8:	str	r0, [sp, #52]	; 0x34
   138ac:	ldr	r0, [fp, #-64]	; 0xffffffc0
   138b0:	cmp	r0, #2
   138b4:	bne	13928 <__lxstat64@plt+0x2984>
   138b8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   138bc:	tst	r0, #1
   138c0:	bne	14224 <__lxstat64@plt+0x3280>
   138c4:	ldr	r2, [sp, #48]	; 0x30
   138c8:	clz	r1, sl
   138cc:	mov	r8, #0
   138d0:	lsr	r1, r1, #5
   138d4:	cmp	r2, #0
   138d8:	mov	r0, r2
   138dc:	movwne	r0, #1
   138e0:	orrs	r0, r0, r1
   138e4:	moveq	r2, sl
   138e8:	moveq	sl, r0
   138ec:	cmp	r9, sl
   138f0:	str	r2, [sp, #48]	; 0x30
   138f4:	movcc	r0, #39	; 0x27
   138f8:	strbcc	r0, [r6, r9]
   138fc:	add	r0, r9, #1
   13900:	cmp	r0, sl
   13904:	movcc	r1, #92	; 0x5c
   13908:	strbcc	r1, [r6, r0]
   1390c:	add	r0, r9, #2
   13910:	add	r9, r9, #3
   13914:	cmp	r0, sl
   13918:	movcc	r1, #39	; 0x27
   1391c:	strbcc	r1, [r6, r0]
   13920:	mov	r0, #0
   13924:	str	r0, [fp, #-48]	; 0xffffffd0
   13928:	mov	r4, #1
   1392c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13930:	cmp	r0, #0
   13934:	bne	13754 <__lxstat64@plt+0x27b0>
   13938:	b	13a2c <__lxstat64@plt+0x2a88>
   1393c:	ldr	r0, [sp, #32]
   13940:	cmp	r0, #1
   13944:	bne	13b30 <__lxstat64@plt+0x2b8c>
   13948:	str	lr, [sp, #84]	; 0x54
   1394c:	bl	10ea8 <__ctype_b_loc@plt>
   13950:	ldr	r0, [r0]
   13954:	ldr	ip, [fp, #-84]	; 0xffffffac
   13958:	mov	r1, #1
   1395c:	add	r0, r0, r5, lsl #1
   13960:	ldrb	r0, [r0, #1]
   13964:	ubfx	r4, r0, #6, #1
   13968:	b	13f28 <__lxstat64@plt+0x2f84>
   1396c:	cmp	r7, #0
   13970:	ldrbeq	r0, [ip, #1]
   13974:	cmpeq	r0, #0
   13978:	beq	13994 <__lxstat64@plt+0x29f0>
   1397c:	mvn	lr, #0
   13980:	mov	r8, #0
   13984:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13988:	cmp	r0, #0
   1398c:	bne	13754 <__lxstat64@plt+0x27b0>
   13990:	b	13a2c <__lxstat64@plt+0x2a88>
   13994:	mov	r1, #1
   13998:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1399c:	cmp	r0, #2
   139a0:	bne	139b0 <__lxstat64@plt+0x2a0c>
   139a4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   139a8:	tst	r0, #1
   139ac:	bne	14224 <__lxstat64@plt+0x3280>
   139b0:	mov	r4, r1
   139b4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   139b8:	cmp	r0, #0
   139bc:	bne	13754 <__lxstat64@plt+0x27b0>
   139c0:	b	13a2c <__lxstat64@plt+0x2a88>
   139c4:	ldr	r1, [sp, #40]	; 0x28
   139c8:	mov	r8, #0
   139cc:	mov	r0, #92	; 0x5c
   139d0:	cmp	r1, #0
   139d4:	beq	13a18 <__lxstat64@plt+0x2a74>
   139d8:	mov	r4, #0
   139dc:	cmp	r8, #0
   139e0:	bne	137d4 <__lxstat64@plt+0x2830>
   139e4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   139e8:	tst	r2, #1
   139ec:	beq	13ad8 <__lxstat64@plt+0x2b34>
   139f0:	cmp	r9, sl
   139f4:	movcc	r1, #39	; 0x27
   139f8:	strbcc	r1, [r6, r9]
   139fc:	add	r1, r9, #1
   13a00:	add	r9, r9, #2
   13a04:	cmp	r1, sl
   13a08:	movcc	r2, #39	; 0x27
   13a0c:	strbcc	r2, [r6, r1]
   13a10:	mov	r2, #0
   13a14:	b	13ad8 <__lxstat64@plt+0x2b34>
   13a18:	ldr	r1, [sp, #80]	; 0x50
   13a1c:	mov	r4, #0
   13a20:	mov	r8, #0
   13a24:	tst	r1, #1
   13a28:	bne	13a68 <__lxstat64@plt+0x2ac4>
   13a2c:	ldr	r0, [fp, #-88]	; 0xffffffa8
   13a30:	cmp	r0, #0
   13a34:	mov	r0, r5
   13a38:	beq	13a5c <__lxstat64@plt+0x2ab8>
   13a3c:	ldr	r1, [fp, #16]
   13a40:	ubfx	r0, r5, #5, #3
   13a44:	mov	r2, #1
   13a48:	ldr	r0, [r1, r0, lsl #2]
   13a4c:	and	r1, r5, #31
   13a50:	tst	r0, r2, lsl r1
   13a54:	mov	r0, r5
   13a58:	bne	13a68 <__lxstat64@plt+0x2ac4>
   13a5c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13a60:	cmp	r1, #0
   13a64:	beq	13ec0 <__lxstat64@plt+0x2f1c>
   13a68:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13a6c:	tst	r1, #1
   13a70:	bne	14204 <__lxstat64@plt+0x3260>
   13a74:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13a78:	ldr	r2, [fp, #-48]	; 0xffffffd0
   13a7c:	cmp	r1, #2
   13a80:	ldr	r1, [fp, #-80]	; 0xffffffb0
   13a84:	movwne	r1, #1
   13a88:	orr	r1, r1, r2
   13a8c:	tst	r1, #1
   13a90:	bne	13ac8 <__lxstat64@plt+0x2b24>
   13a94:	cmp	r9, sl
   13a98:	movcc	r1, #39	; 0x27
   13a9c:	strbcc	r1, [r6, r9]
   13aa0:	add	r1, r9, #1
   13aa4:	cmp	r1, sl
   13aa8:	movcc	r2, #36	; 0x24
   13aac:	strbcc	r2, [r6, r1]
   13ab0:	add	r1, r9, #2
   13ab4:	add	r9, r9, #3
   13ab8:	cmp	r1, sl
   13abc:	movcc	r2, #39	; 0x27
   13ac0:	strbcc	r2, [r6, r1]
   13ac4:	mov	r2, #1
   13ac8:	cmp	r9, sl
   13acc:	movcc	r1, #92	; 0x5c
   13ad0:	strbcc	r1, [r6, r9]
   13ad4:	add	r9, r9, #1
   13ad8:	cmp	r9, sl
   13adc:	add	r7, r7, #1
   13ae0:	strbcc	r0, [r6, r9]
   13ae4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13ae8:	add	r9, r9, #1
   13aec:	and	r0, r0, r4
   13af0:	mov	r4, r0
   13af4:	cmn	lr, #1
   13af8:	bne	1346c <__lxstat64@plt+0x24c8>
   13afc:	b	13478 <__lxstat64@plt+0x24d4>
   13b00:	ldr	r0, [sp, #28]
   13b04:	mov	r4, #0
   13b08:	mov	r8, #0
   13b0c:	mov	r5, #0
   13b10:	cmp	r0, #0
   13b14:	beq	13a2c <__lxstat64@plt+0x2a88>
   13b18:	ldr	r4, [fp, #-52]	; 0xffffffcc
   13b1c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   13b20:	add	r7, r7, #1
   13b24:	cmn	lr, #1
   13b28:	bne	1346c <__lxstat64@plt+0x24c8>
   13b2c:	b	13478 <__lxstat64@plt+0x24d4>
   13b30:	mov	r0, #0
   13b34:	cmn	lr, #1
   13b38:	str	r0, [fp, #-36]	; 0xffffffdc
   13b3c:	str	r0, [fp, #-40]	; 0xffffffd8
   13b40:	bne	13b54 <__lxstat64@plt+0x2bb0>
   13b44:	mov	r0, ip
   13b48:	bl	10ec0 <strlen@plt>
   13b4c:	ldr	ip, [fp, #-84]	; 0xffffffac
   13b50:	mov	lr, r0
   13b54:	ldr	r0, [sp, #36]	; 0x24
   13b58:	str	sl, [sp, #56]	; 0x38
   13b5c:	str	lr, [sp, #84]	; 0x54
   13b60:	cmp	r0, #0
   13b64:	beq	13d7c <__lxstat64@plt+0x2dd8>
   13b68:	add	r0, ip, r7
   13b6c:	mov	r4, #1
   13b70:	mov	r6, #0
   13b74:	sub	sl, fp, #40	; 0x28
   13b78:	str	r0, [sp, #20]
   13b7c:	str	r6, [sp, #64]	; 0x40
   13b80:	add	r6, r6, r7
   13b84:	sub	r0, fp, #44	; 0x2c
   13b88:	mov	r3, sl
   13b8c:	add	r1, ip, r6
   13b90:	sub	r2, lr, r6
   13b94:	bl	15c08 <__lxstat64@plt+0x4c64>
   13b98:	cmn	r0, #2
   13b9c:	beq	13ed8 <__lxstat64@plt+0x2f34>
   13ba0:	ldr	sl, [sp, #56]	; 0x38
   13ba4:	cmn	r0, #1
   13ba8:	beq	13ecc <__lxstat64@plt+0x2f28>
   13bac:	cmp	r0, #0
   13bb0:	beq	13ed0 <__lxstat64@plt+0x2f2c>
   13bb4:	cmp	r0, #2
   13bb8:	bcc	13c78 <__lxstat64@plt+0x2cd4>
   13bbc:	ldr	r1, [sp, #64]	; 0x40
   13bc0:	ldr	r2, [sp, #20]
   13bc4:	add	r1, r2, r1
   13bc8:	mov	r2, #1
   13bcc:	ldrb	r3, [r1, r2]
   13bd0:	sub	r3, r3, #91	; 0x5b
   13bd4:	cmp	r3, #33	; 0x21
   13bd8:	bhi	13c6c <__lxstat64@plt+0x2cc8>
   13bdc:	add	r6, pc, #0
   13be0:	ldr	pc, [r6, r3, lsl #2]
   13be4:	andeq	r4, r1, r0, lsr r2
   13be8:	andeq	r4, r1, r0, lsr r2
   13bec:	andeq	r3, r1, ip, ror #24
   13bf0:	andeq	r4, r1, r0, lsr r2
   13bf4:	andeq	r3, r1, ip, ror #24
   13bf8:	andeq	r4, r1, r0, lsr r2
   13bfc:	andeq	r3, r1, ip, ror #24
   13c00:	andeq	r3, r1, ip, ror #24
   13c04:	andeq	r3, r1, ip, ror #24
   13c08:	andeq	r3, r1, ip, ror #24
   13c0c:	andeq	r3, r1, ip, ror #24
   13c10:	andeq	r3, r1, ip, ror #24
   13c14:	andeq	r3, r1, ip, ror #24
   13c18:	andeq	r3, r1, ip, ror #24
   13c1c:	andeq	r3, r1, ip, ror #24
   13c20:	andeq	r3, r1, ip, ror #24
   13c24:	andeq	r3, r1, ip, ror #24
   13c28:	andeq	r3, r1, ip, ror #24
   13c2c:	andeq	r3, r1, ip, ror #24
   13c30:	andeq	r3, r1, ip, ror #24
   13c34:	andeq	r3, r1, ip, ror #24
   13c38:	andeq	r3, r1, ip, ror #24
   13c3c:	andeq	r3, r1, ip, ror #24
   13c40:	andeq	r3, r1, ip, ror #24
   13c44:	andeq	r3, r1, ip, ror #24
   13c48:	andeq	r3, r1, ip, ror #24
   13c4c:	andeq	r3, r1, ip, ror #24
   13c50:	andeq	r3, r1, ip, ror #24
   13c54:	andeq	r3, r1, ip, ror #24
   13c58:	andeq	r3, r1, ip, ror #24
   13c5c:	andeq	r3, r1, ip, ror #24
   13c60:	andeq	r3, r1, ip, ror #24
   13c64:	andeq	r3, r1, ip, ror #24
   13c68:	andeq	r4, r1, r0, lsr r2
   13c6c:	add	r2, r2, #1
   13c70:	cmp	r2, r0
   13c74:	bcc	13bcc <__lxstat64@plt+0x2c28>
   13c78:	ldr	r6, [sp, #64]	; 0x40
   13c7c:	add	r6, r0, r6
   13c80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13c84:	bl	10e0c <iswprint@plt>
   13c88:	cmp	r0, #0
   13c8c:	sub	sl, fp, #40	; 0x28
   13c90:	movwne	r0, #1
   13c94:	and	r4, r4, r0
   13c98:	mov	r0, sl
   13c9c:	bl	10dc4 <mbsinit@plt>
   13ca0:	ldr	ip, [fp, #-84]	; 0xffffffac
   13ca4:	ldr	lr, [sp, #84]	; 0x54
   13ca8:	cmp	r0, #0
   13cac:	beq	13b7c <__lxstat64@plt+0x2bd8>
   13cb0:	b	13f1c <__lxstat64@plt+0x2f78>
   13cb4:	ldr	r0, [sp, #24]
   13cb8:	cmp	r0, #0
   13cbc:	beq	13d64 <__lxstat64@plt+0x2dc0>
   13cc0:	add	r0, r7, #2
   13cc4:	cmp	r0, lr
   13cc8:	bcs	13d64 <__lxstat64@plt+0x2dc0>
   13ccc:	add	r1, ip, r7
   13cd0:	ldrb	r1, [r1, #1]
   13cd4:	cmp	r1, #63	; 0x3f
   13cd8:	bne	13d64 <__lxstat64@plt+0x2dc0>
   13cdc:	ldrb	r5, [ip, r0]
   13ce0:	sub	r1, r5, #33	; 0x21
   13ce4:	cmp	r1, #29
   13ce8:	bhi	13d64 <__lxstat64@plt+0x2dc0>
   13cec:	movw	r3, #20929	; 0x51c1
   13cf0:	mov	r2, #1
   13cf4:	movt	r3, #14336	; 0x3800
   13cf8:	tst	r3, r2, lsl r1
   13cfc:	beq	13d64 <__lxstat64@plt+0x2dc0>
   13d00:	ldr	r1, [fp, #-72]	; 0xffffffb8
   13d04:	tst	r1, #1
   13d08:	bne	14354 <__lxstat64@plt+0x33b0>
   13d0c:	cmp	r9, sl
   13d10:	mov	r7, r0
   13d14:	mov	r4, #0
   13d18:	movcc	r1, #63	; 0x3f
   13d1c:	strbcc	r1, [r6, r9]
   13d20:	add	r1, r9, #1
   13d24:	cmp	r1, sl
   13d28:	movcc	r2, #34	; 0x22
   13d2c:	strbcc	r2, [r6, r1]
   13d30:	add	r1, r9, #2
   13d34:	cmp	r1, sl
   13d38:	movcc	r2, #34	; 0x22
   13d3c:	strbcc	r2, [r6, r1]
   13d40:	add	r1, r9, #3
   13d44:	add	r9, r9, #4
   13d48:	cmp	r1, sl
   13d4c:	movcc	r2, #63	; 0x3f
   13d50:	strbcc	r2, [r6, r1]
   13d54:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13d58:	cmp	r0, #0
   13d5c:	bne	13754 <__lxstat64@plt+0x27b0>
   13d60:	b	13a2c <__lxstat64@plt+0x2a88>
   13d64:	mov	r5, #63	; 0x3f
   13d68:	mov	r4, #0
   13d6c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13d70:	cmp	r0, #0
   13d74:	bne	13754 <__lxstat64@plt+0x27b0>
   13d78:	b	13a2c <__lxstat64@plt+0x2a88>
   13d7c:	mov	r4, #1
   13d80:	mov	r6, #0
   13d84:	sub	sl, fp, #40	; 0x28
   13d88:	str	r6, [sp, #64]	; 0x40
   13d8c:	add	r6, r6, r7
   13d90:	sub	r0, fp, #44	; 0x2c
   13d94:	mov	r3, sl
   13d98:	add	r1, ip, r6
   13d9c:	sub	r2, lr, r6
   13da0:	bl	15c08 <__lxstat64@plt+0x4c64>
   13da4:	cmn	r0, #2
   13da8:	beq	13ed8 <__lxstat64@plt+0x2f34>
   13dac:	cmn	r0, #1
   13db0:	beq	13ecc <__lxstat64@plt+0x2f28>
   13db4:	ldr	r6, [sp, #64]	; 0x40
   13db8:	cmp	r0, #0
   13dbc:	beq	13f18 <__lxstat64@plt+0x2f74>
   13dc0:	add	r6, r0, r6
   13dc4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   13dc8:	bl	10e0c <iswprint@plt>
   13dcc:	cmp	r0, #0
   13dd0:	sub	sl, fp, #40	; 0x28
   13dd4:	movwne	r0, #1
   13dd8:	and	r4, r4, r0
   13ddc:	mov	r0, sl
   13de0:	bl	10dc4 <mbsinit@plt>
   13de4:	ldr	ip, [fp, #-84]	; 0xffffffac
   13de8:	ldr	lr, [sp, #84]	; 0x54
   13dec:	cmp	r0, #0
   13df0:	beq	13d88 <__lxstat64@plt+0x2de4>
   13df4:	b	13f1c <__lxstat64@plt+0x2f78>
   13df8:	cmp	r9, sl
   13dfc:	mov	r2, #1
   13e00:	movcc	r0, #39	; 0x27
   13e04:	strbcc	r0, [r6, r9]
   13e08:	add	r0, r9, #1
   13e0c:	cmp	r0, sl
   13e10:	movcc	r1, #36	; 0x24
   13e14:	strbcc	r1, [r6, r0]
   13e18:	add	r0, r9, #2
   13e1c:	cmp	r0, sl
   13e20:	movcc	r1, #39	; 0x27
   13e24:	strbcc	r1, [r6, r0]
   13e28:	add	r0, r9, #3
   13e2c:	cmp	r0, sl
   13e30:	add	r9, r0, #1
   13e34:	str	r2, [fp, #-48]	; 0xffffffd0
   13e38:	movcc	r1, #92	; 0x5c
   13e3c:	strbcc	r1, [r6, r0]
   13e40:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13e44:	cmp	r1, #2
   13e48:	beq	13ea8 <__lxstat64@plt+0x2f04>
   13e4c:	add	r1, r7, #1
   13e50:	mov	r4, #0
   13e54:	mov	r8, #1
   13e58:	mov	r5, #48	; 0x30
   13e5c:	cmp	r1, lr
   13e60:	bcs	13748 <__lxstat64@plt+0x27a4>
   13e64:	ldrb	r1, [ip, r1]
   13e68:	sub	r1, r1, #48	; 0x30
   13e6c:	uxtb	r1, r1
   13e70:	cmp	r1, #9
   13e74:	bhi	13748 <__lxstat64@plt+0x27a4>
   13e78:	cmp	r9, sl
   13e7c:	movcc	r1, #48	; 0x30
   13e80:	strbcc	r1, [r6, r9]
   13e84:	add	r1, r0, #2
   13e88:	add	r9, r0, #3
   13e8c:	cmp	r1, sl
   13e90:	movcc	r2, #48	; 0x30
   13e94:	strbcc	r2, [r6, r1]
   13e98:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13e9c:	cmp	r0, #0
   13ea0:	bne	13754 <__lxstat64@plt+0x27b0>
   13ea4:	b	13a2c <__lxstat64@plt+0x2a88>
   13ea8:	mov	r0, #48	; 0x30
   13eac:	mov	r8, #1
   13eb0:	mov	r4, #0
   13eb4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13eb8:	cmp	r1, #0
   13ebc:	bne	13a68 <__lxstat64@plt+0x2ac4>
   13ec0:	cmp	r8, #0
   13ec4:	beq	139e4 <__lxstat64@plt+0x2a40>
   13ec8:	b	137d4 <__lxstat64@plt+0x2830>
   13ecc:	mov	r4, #0
   13ed0:	ldr	ip, [fp, #-84]	; 0xffffffac
   13ed4:	b	13f10 <__lxstat64@plt+0x2f6c>
   13ed8:	ldr	r1, [sp, #84]	; 0x54
   13edc:	ldr	ip, [fp, #-84]	; 0xffffffac
   13ee0:	mov	r4, #0
   13ee4:	cmp	r6, r1
   13ee8:	bcs	13f10 <__lxstat64@plt+0x2f6c>
   13eec:	ldrb	r0, [ip, r6]
   13ef0:	cmp	r0, #0
   13ef4:	beq	13f10 <__lxstat64@plt+0x2f6c>
   13ef8:	ldr	r0, [sp, #64]	; 0x40
   13efc:	add	r0, r0, #1
   13f00:	add	r6, r0, r7
   13f04:	str	r0, [sp, #64]	; 0x40
   13f08:	cmp	r6, r1
   13f0c:	bcc	13eec <__lxstat64@plt+0x2f48>
   13f10:	ldr	r6, [sp, #64]	; 0x40
   13f14:	b	13f1c <__lxstat64@plt+0x2f78>
   13f18:	ldr	ip, [fp, #-84]	; 0xffffffac
   13f1c:	mov	r1, r6
   13f20:	ldr	r6, [sp, #76]	; 0x4c
   13f24:	ldr	sl, [sp, #56]	; 0x38
   13f28:	ldr	r0, [sp, #44]	; 0x2c
   13f2c:	cmp	r1, #1
   13f30:	orr	r2, r4, r0
   13f34:	mov	r0, r1
   13f38:	bhi	13f58 <__lxstat64@plt+0x2fb4>
   13f3c:	tst	r2, #1
   13f40:	beq	13f58 <__lxstat64@plt+0x2fb4>
   13f44:	ldr	lr, [sp, #84]	; 0x54
   13f48:	ldr	r0, [fp, #-68]	; 0xffffffbc
   13f4c:	cmp	r0, #0
   13f50:	bne	13754 <__lxstat64@plt+0x27b0>
   13f54:	b	13a2c <__lxstat64@plt+0x2a88>
   13f58:	str	r2, [sp, #64]	; 0x40
   13f5c:	add	r0, r0, r7
   13f60:	add	r1, r7, #1
   13f64:	ldr	lr, [sp, #84]	; 0x54
   13f68:	ldr	r7, [fp, #-64]	; 0xffffffc0
   13f6c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   13f70:	mov	r3, #0
   13f74:	str	r0, [sp, #56]	; 0x38
   13f78:	ldr	r0, [sp, #64]	; 0x40
   13f7c:	tst	r0, #1
   13f80:	bne	14068 <__lxstat64@plt+0x30c4>
   13f84:	ldr	r0, [fp, #-72]	; 0xffffffb8
   13f88:	tst	r0, #1
   13f8c:	bne	14208 <__lxstat64@plt+0x3264>
   13f90:	ldr	r3, [fp, #-80]	; 0xffffffb0
   13f94:	cmp	r7, #2
   13f98:	movwne	r3, #1
   13f9c:	orr	r3, r3, r2
   13fa0:	tst	r3, #1
   13fa4:	bne	13fdc <__lxstat64@plt+0x3038>
   13fa8:	cmp	r9, sl
   13fac:	add	r3, r9, #1
   13fb0:	movcc	r2, #39	; 0x27
   13fb4:	strbcc	r2, [r6, r9]
   13fb8:	cmp	r3, sl
   13fbc:	movcc	r2, #36	; 0x24
   13fc0:	strbcc	r2, [r6, r3]
   13fc4:	add	r3, r9, #2
   13fc8:	add	r9, r9, #3
   13fcc:	cmp	r3, sl
   13fd0:	movcc	r2, #39	; 0x27
   13fd4:	strbcc	r2, [r6, r3]
   13fd8:	mov	r2, #1
   13fdc:	cmp	r9, sl
   13fe0:	mov	r0, r2
   13fe4:	movcc	r3, #92	; 0x5c
   13fe8:	strbcc	r3, [r6, r9]
   13fec:	add	r3, r9, #1
   13ff0:	cmp	r3, sl
   13ff4:	andcc	r7, r5, #192	; 0xc0
   13ff8:	movcc	r2, #48	; 0x30
   13ffc:	orrcc	r7, r2, r7, lsr #6
   14000:	strbcc	r7, [r6, r3]
   14004:	add	r3, r9, #2
   14008:	add	r9, r9, #3
   1400c:	cmp	r3, sl
   14010:	lsrcc	r7, r5, #3
   14014:	movcc	r2, #6
   14018:	bficc	r7, r2, #3, #29
   1401c:	mov	r2, #6
   14020:	strbcc	r7, [r6, r3]
   14024:	bfi	r5, r2, #3, #29
   14028:	mov	r3, #1
   1402c:	mov	r2, r0
   14030:	ldr	r0, [sp, #56]	; 0x38
   14034:	and	r8, r3, #1
   14038:	cmp	r0, r1
   1403c:	bhi	1409c <__lxstat64@plt+0x30f8>
   14040:	b	140dc <__lxstat64@plt+0x3138>
   14044:	cmp	r9, sl
   14048:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1404c:	strbcc	r5, [r6, r9]
   14050:	add	r9, r9, #1
   14054:	ldrb	r5, [ip, r1]
   14058:	add	r1, r1, #1
   1405c:	ldr	r0, [sp, #64]	; 0x40
   14060:	tst	r0, #1
   14064:	beq	13f84 <__lxstat64@plt+0x2fe0>
   14068:	ldr	r7, [fp, #-56]	; 0xffffffc8
   1406c:	tst	r7, #1
   14070:	beq	14084 <__lxstat64@plt+0x30e0>
   14074:	cmp	r9, sl
   14078:	movcc	r7, #92	; 0x5c
   1407c:	strbcc	r7, [r6, r9]
   14080:	add	r9, r9, #1
   14084:	mov	r7, #0
   14088:	str	r7, [fp, #-56]	; 0xffffffc8
   1408c:	ldr	r0, [sp, #56]	; 0x38
   14090:	and	r8, r3, #1
   14094:	cmp	r0, r1
   14098:	bls	140dc <__lxstat64@plt+0x3138>
   1409c:	cmp	r8, #0
   140a0:	mvn	r7, r2
   140a4:	movwne	r8, #1
   140a8:	orr	r7, r7, r8
   140ac:	tst	r7, #1
   140b0:	bne	14044 <__lxstat64@plt+0x30a0>
   140b4:	cmp	r9, sl
   140b8:	movcc	r7, #39	; 0x27
   140bc:	strbcc	r7, [r6, r9]
   140c0:	add	r7, r9, #1
   140c4:	add	r9, r9, #2
   140c8:	cmp	r7, sl
   140cc:	movcc	r2, #39	; 0x27
   140d0:	strbcc	r2, [r6, r7]
   140d4:	mov	r2, #0
   140d8:	b	14044 <__lxstat64@plt+0x30a0>
   140dc:	cmp	r8, #0
   140e0:	sub	r7, r1, #1
   140e4:	mov	r0, r5
   140e8:	str	r2, [fp, #-48]	; 0xffffffd0
   140ec:	movwne	r8, #1
   140f0:	cmp	r8, #0
   140f4:	beq	139e4 <__lxstat64@plt+0x2a40>
   140f8:	b	137d4 <__lxstat64@plt+0x2830>
   140fc:	mov	lr, r7
   14100:	b	14108 <__lxstat64@plt+0x3164>
   14104:	mvn	lr, #0
   14108:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1410c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14110:	eor	r0, r7, #2
   14114:	orr	r0, r0, r9
   14118:	clz	r0, r0
   1411c:	lsr	r0, r0, #5
   14120:	tst	r1, r0
   14124:	bne	14224 <__lxstat64@plt+0x3280>
   14128:	mov	r0, r1
   1412c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   14130:	cmp	r7, #2
   14134:	movwne	r1, #1
   14138:	orr	r0, r0, r1
   1413c:	tst	r0, #1
   14140:	ldreq	r0, [sp, #52]	; 0x34
   14144:	streq	lr, [sp, #84]	; 0x54
   14148:	eoreq	r0, r0, #1
   1414c:	tsteq	r0, #1
   14150:	bne	142e8 <__lxstat64@plt+0x3344>
   14154:	tst	r4, #1
   14158:	bne	142a4 <__lxstat64@plt+0x3300>
   1415c:	ldr	r6, [sp, #48]	; 0x30
   14160:	mov	r8, #0
   14164:	cmp	r6, #0
   14168:	beq	142e0 <__lxstat64@plt+0x333c>
   1416c:	ldr	r0, [sp, #80]	; 0x50
   14170:	mov	r1, #0
   14174:	cmp	sl, #0
   14178:	mov	r4, #0
   1417c:	str	r1, [fp, #-72]	; 0xffffffb8
   14180:	beq	13074 <__lxstat64@plt+0x20d0>
   14184:	b	142e8 <__lxstat64@plt+0x3344>
   14188:	ldrb	r1, [r0, #3]
   1418c:	cmp	r1, #56	; 0x38
   14190:	ldrbeq	r1, [r0, #4]
   14194:	cmpeq	r1, #48	; 0x30
   14198:	bne	1326c <__lxstat64@plt+0x22c8>
   1419c:	ldrb	r1, [r0, #5]
   141a0:	cmp	r1, #51	; 0x33
   141a4:	ldrbeq	r1, [r0, #6]
   141a8:	cmpeq	r1, #48	; 0x30
   141ac:	bne	1326c <__lxstat64@plt+0x22c8>
   141b0:	ldrb	r0, [r0, #7]
   141b4:	cmp	r0, #0
   141b8:	movw	r0, #28627	; 0x6fd3
   141bc:	movt	r0, #1
   141c0:	str	r0, [sp, #68]	; 0x44
   141c4:	bne	1326c <__lxstat64@plt+0x22c8>
   141c8:	b	13288 <__lxstat64@plt+0x22e4>
   141cc:	ldrb	r1, [r0, #4]
   141d0:	cmp	r1, #48	; 0x30
   141d4:	ldrbeq	r1, [r0, #5]
   141d8:	cmpeq	r1, #51	; 0x33
   141dc:	bne	13350 <__lxstat64@plt+0x23ac>
   141e0:	ldrb	r1, [r0, #6]
   141e4:	cmp	r1, #48	; 0x30
   141e8:	ldrbeq	r0, [r0, #7]
   141ec:	cmpeq	r0, #0
   141f0:	bne	13350 <__lxstat64@plt+0x23ac>
   141f4:	movw	r0, #28631	; 0x6fd7
   141f8:	movt	r0, #1
   141fc:	str	r0, [sp, #72]	; 0x48
   14200:	b	13370 <__lxstat64@plt+0x23cc>
   14204:	ldr	r7, [fp, #-64]	; 0xffffffc0
   14208:	ldr	r2, [sp, #80]	; 0x50
   1420c:	b	14244 <__lxstat64@plt+0x32a0>
   14210:	ldr	ip, [fp, #-84]	; 0xffffffac
   14214:	mov	r2, #1
   14218:	mov	lr, r4
   1421c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   14220:	b	14244 <__lxstat64@plt+0x32a0>
   14224:	ldr	r2, [sp, #80]	; 0x50
   14228:	mov	r7, #2
   1422c:	b	14244 <__lxstat64@plt+0x32a0>
   14230:	ldr	r6, [sp, #76]	; 0x4c
   14234:	ldr	ip, [fp, #-84]	; 0xffffffac
   14238:	ldr	lr, [sp, #84]	; 0x54
   1423c:	ldr	r2, [sp, #80]	; 0x50
   14240:	mov	r7, #2
   14244:	mov	r0, #0
   14248:	ldr	r1, [fp, #12]
   1424c:	tst	r2, #1
   14250:	mov	r2, r7
   14254:	mov	r3, lr
   14258:	str	r0, [sp, #8]
   1425c:	ldr	r0, [sp, #68]	; 0x44
   14260:	movwne	r2, #4
   14264:	cmp	r7, #2
   14268:	movne	r2, r7
   1426c:	str	r2, [sp]
   14270:	mov	r2, ip
   14274:	bic	r1, r1, #2
   14278:	str	r0, [sp, #12]
   1427c:	ldr	r0, [sp, #72]	; 0x48
   14280:	str	r1, [sp, #4]
   14284:	mov	r1, sl
   14288:	str	r0, [sp, #16]
   1428c:	mov	r0, r6
   14290:	bl	12ff8 <__lxstat64@plt+0x2054>
   14294:	mov	r9, r0
   14298:	mov	r0, r9
   1429c:	sub	sp, fp, #28
   142a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142a4:	mov	r0, #5
   142a8:	ldr	r1, [sp, #48]	; 0x30
   142ac:	ldr	r2, [fp, #-84]	; 0xffffffac
   142b0:	ldr	r3, [sp, #84]	; 0x54
   142b4:	str	r0, [sp]
   142b8:	ldr	r0, [fp, #12]
   142bc:	str	r0, [sp, #4]
   142c0:	ldr	r0, [fp, #16]
   142c4:	str	r0, [sp, #8]
   142c8:	ldr	r0, [sp, #68]	; 0x44
   142cc:	str	r0, [sp, #12]
   142d0:	ldr	r0, [sp, #72]	; 0x48
   142d4:	str	r0, [sp, #16]
   142d8:	ldr	r0, [sp, #76]	; 0x4c
   142dc:	b	14290 <__lxstat64@plt+0x32ec>
   142e0:	mov	r0, #0
   142e4:	str	r0, [fp, #-72]	; 0xffffffb8
   142e8:	ldr	r1, [sp, #92]	; 0x5c
   142ec:	cmp	r1, #0
   142f0:	beq	14330 <__lxstat64@plt+0x338c>
   142f4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   142f8:	ldr	r2, [sp, #76]	; 0x4c
   142fc:	tst	r0, #1
   14300:	bne	14334 <__lxstat64@plt+0x3390>
   14304:	ldrb	r0, [r1]
   14308:	cmp	r0, #0
   1430c:	beq	14334 <__lxstat64@plt+0x3390>
   14310:	add	r1, r1, #1
   14314:	cmp	r9, sl
   14318:	strbcc	r0, [r2, r9]
   1431c:	add	r9, r9, #1
   14320:	ldrb	r0, [r1], #1
   14324:	cmp	r0, #0
   14328:	bne	14314 <__lxstat64@plt+0x3370>
   1432c:	b	14334 <__lxstat64@plt+0x3390>
   14330:	ldr	r2, [sp, #76]	; 0x4c
   14334:	cmp	r9, sl
   14338:	movcc	r0, #0
   1433c:	strbcc	r0, [r2, r9]
   14340:	mov	r0, r9
   14344:	sub	sp, fp, #28
   14348:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1434c:	mov	r2, #1
   14350:	b	1421c <__lxstat64@plt+0x3278>
   14354:	ldr	r2, [sp, #80]	; 0x50
   14358:	mov	r7, #5
   1435c:	b	14244 <__lxstat64@plt+0x32a0>
   14360:	bl	10f98 <abort@plt>
   14364:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14368:	add	fp, sp, #28
   1436c:	sub	sp, sp, #28
   14370:	movw	r5, #33112	; 0x8158
   14374:	cmp	r2, #0
   14378:	mov	r4, r1
   1437c:	mov	r7, r0
   14380:	str	r0, [sp, #20]
   14384:	movt	r5, #2
   14388:	movne	r5, r2
   1438c:	bl	10ecc <__errno_location@plt>
   14390:	mov	sl, r0
   14394:	ldm	r5, {r0, r1}
   14398:	ldr	r2, [r5, #40]	; 0x28
   1439c:	ldr	r3, [r5, #44]	; 0x2c
   143a0:	add	r9, r5, #8
   143a4:	ldr	r6, [sl]
   143a8:	orr	r8, r1, #1
   143ac:	mov	r1, #0
   143b0:	str	r6, [sp, #24]
   143b4:	stm	sp, {r0, r8, r9}
   143b8:	str	r2, [sp, #12]
   143bc:	str	r3, [sp, #16]
   143c0:	mov	r0, #0
   143c4:	mov	r2, r7
   143c8:	mov	r3, r4
   143cc:	mov	r6, r4
   143d0:	bl	12ff8 <__lxstat64@plt+0x2054>
   143d4:	add	r7, r0, #1
   143d8:	mov	r0, r7
   143dc:	bl	1519c <__lxstat64@plt+0x41f8>
   143e0:	mov	r4, r0
   143e4:	ldr	r0, [r5]
   143e8:	ldr	r2, [r5, #44]	; 0x2c
   143ec:	ldr	r1, [r5, #40]	; 0x28
   143f0:	mov	r3, r6
   143f4:	stm	sp, {r0, r8, r9}
   143f8:	str	r2, [sp, #16]
   143fc:	str	r1, [sp, #12]
   14400:	mov	r0, r4
   14404:	mov	r1, r7
   14408:	ldr	r2, [sp, #20]
   1440c:	bl	12ff8 <__lxstat64@plt+0x2054>
   14410:	ldr	r0, [sp, #24]
   14414:	str	r0, [sl]
   14418:	mov	r0, r4
   1441c:	sub	sp, fp, #28
   14420:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14424:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14428:	add	fp, sp, #28
   1442c:	sub	sp, sp, #36	; 0x24
   14430:	movw	r8, #33112	; 0x8158
   14434:	cmp	r3, #0
   14438:	mov	r4, r2
   1443c:	str	r2, [sp, #24]
   14440:	mov	r5, r1
   14444:	mov	r6, r0
   14448:	str	r0, [sp, #20]
   1444c:	movt	r8, #2
   14450:	movne	r8, r3
   14454:	bl	10ecc <__errno_location@plt>
   14458:	str	r0, [sp, #28]
   1445c:	cmp	r4, #0
   14460:	add	sl, r8, #8
   14464:	ldm	r8, {r3, r9}
   14468:	ldr	r7, [r0]
   1446c:	ldr	r1, [r8, #40]	; 0x28
   14470:	ldr	r2, [r8, #44]	; 0x2c
   14474:	mov	r0, #0
   14478:	orreq	r9, r9, #1
   1447c:	str	r7, [sp, #32]
   14480:	mov	r7, r5
   14484:	stm	sp, {r3, r9, sl}
   14488:	str	r1, [sp, #12]
   1448c:	str	r2, [sp, #16]
   14490:	mov	r1, #0
   14494:	mov	r2, r6
   14498:	mov	r3, r5
   1449c:	bl	12ff8 <__lxstat64@plt+0x2054>
   144a0:	add	r4, r0, #1
   144a4:	mov	r5, r0
   144a8:	mov	r0, r4
   144ac:	bl	1519c <__lxstat64@plt+0x41f8>
   144b0:	mov	r6, r0
   144b4:	ldr	r0, [r8]
   144b8:	ldr	r2, [r8, #44]	; 0x2c
   144bc:	ldr	r1, [r8, #40]	; 0x28
   144c0:	mov	r3, r7
   144c4:	stm	sp, {r0, r9, sl}
   144c8:	str	r2, [sp, #16]
   144cc:	str	r1, [sp, #12]
   144d0:	mov	r0, r6
   144d4:	mov	r1, r4
   144d8:	ldr	r2, [sp, #20]
   144dc:	bl	12ff8 <__lxstat64@plt+0x2054>
   144e0:	ldr	r0, [sp, #24]
   144e4:	ldr	r1, [sp, #32]
   144e8:	ldr	r2, [sp, #28]
   144ec:	cmp	r0, #0
   144f0:	str	r1, [r2]
   144f4:	strne	r5, [r0]
   144f8:	mov	r0, r6
   144fc:	sub	sp, fp, #28
   14500:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14504:	push	{r4, r5, r6, r7, fp, lr}
   14508:	add	fp, sp, #16
   1450c:	movw	r4, #33048	; 0x8118
   14510:	movt	r4, #2
   14514:	ldrd	r6, [r4]
   14518:	cmp	r7, #2
   1451c:	blt	14548 <__lxstat64@plt+0x35a4>
   14520:	add	r5, r6, #12
   14524:	mov	r7, #0
   14528:	ldr	r0, [r5, r7, lsl #3]
   1452c:	bl	15b04 <__lxstat64@plt+0x4b60>
   14530:	ldr	r1, [r4, #4]
   14534:	add	r2, r7, #2
   14538:	add	r0, r7, #1
   1453c:	mov	r7, r0
   14540:	cmp	r2, r1
   14544:	blt	14528 <__lxstat64@plt+0x3584>
   14548:	ldr	r0, [r6, #4]
   1454c:	movw	r5, #33160	; 0x8188
   14550:	movt	r5, #2
   14554:	cmp	r0, r5
   14558:	beq	1456c <__lxstat64@plt+0x35c8>
   1455c:	bl	15b04 <__lxstat64@plt+0x4b60>
   14560:	mov	r0, #256	; 0x100
   14564:	str	r0, [r4, #8]
   14568:	str	r5, [r4, #12]
   1456c:	add	r5, r4, #8
   14570:	cmp	r6, r5
   14574:	beq	14584 <__lxstat64@plt+0x35e0>
   14578:	mov	r0, r6
   1457c:	bl	15b04 <__lxstat64@plt+0x4b60>
   14580:	str	r5, [r4]
   14584:	mov	r0, #1
   14588:	str	r0, [r4, #4]
   1458c:	pop	{r4, r5, r6, r7, fp, pc}
   14590:	movw	r3, #33112	; 0x8158
   14594:	mvn	r2, #0
   14598:	movt	r3, #2
   1459c:	b	145a0 <__lxstat64@plt+0x35fc>
   145a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   145a4:	add	fp, sp, #28
   145a8:	sub	sp, sp, #44	; 0x2c
   145ac:	mov	r7, r3
   145b0:	str	r2, [sp, #36]	; 0x24
   145b4:	str	r1, [sp, #32]
   145b8:	mov	r5, r0
   145bc:	bl	10ecc <__errno_location@plt>
   145c0:	cmp	r5, #0
   145c4:	blt	14728 <__lxstat64@plt+0x3784>
   145c8:	cmn	r5, #-2147483647	; 0x80000001
   145cc:	beq	14728 <__lxstat64@plt+0x3784>
   145d0:	movw	r8, #33048	; 0x8118
   145d4:	mov	r4, r0
   145d8:	movt	r8, #2
   145dc:	ldr	r6, [r8]
   145e0:	ldr	r1, [r8, #4]
   145e4:	ldr	r0, [r0]
   145e8:	str	r4, [sp, #28]
   145ec:	cmp	r1, r5
   145f0:	str	r0, [sp, #24]
   145f4:	ble	14600 <__lxstat64@plt+0x365c>
   145f8:	mov	sl, r6
   145fc:	b	14664 <__lxstat64@plt+0x36c0>
   14600:	mov	r0, #8
   14604:	add	r9, r8, #8
   14608:	add	r2, r5, #1
   1460c:	str	r1, [fp, #-32]	; 0xffffffe0
   14610:	mvn	r3, #-2147483648	; 0x80000000
   14614:	str	r0, [sp]
   14618:	subs	r0, r6, r9
   1461c:	sub	r2, r2, r1
   14620:	sub	r1, fp, #32
   14624:	movne	r0, r6
   14628:	bl	1539c <__lxstat64@plt+0x43f8>
   1462c:	str	r0, [r8]
   14630:	cmp	r6, r9
   14634:	mov	sl, r0
   14638:	ldrdeq	r0, [r8, #8]
   1463c:	stmeq	sl, {r0, r1}
   14640:	ldr	r1, [r8, #4]
   14644:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14648:	add	r0, sl, r1, lsl #3
   1464c:	sub	r1, r2, r1
   14650:	lsl	r2, r1, #3
   14654:	mov	r1, #0
   14658:	bl	10ef0 <memset@plt>
   1465c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14660:	str	r0, [r8, #4]
   14664:	mov	r9, sl
   14668:	ldr	r6, [r9, r5, lsl #3]!
   1466c:	ldr	r4, [r9, #4]!
   14670:	ldm	r7, {r0, r1}
   14674:	ldr	r2, [r7, #40]	; 0x28
   14678:	ldr	r3, [r7, #44]	; 0x2c
   1467c:	orr	r8, r1, #1
   14680:	add	r1, r7, #8
   14684:	stm	sp, {r0, r8}
   14688:	add	r0, sp, #8
   1468c:	str	r1, [sp, #20]
   14690:	stm	r0, {r1, r2, r3}
   14694:	mov	r0, r4
   14698:	mov	r1, r6
   1469c:	ldr	r2, [sp, #32]
   146a0:	ldr	r3, [sp, #36]	; 0x24
   146a4:	bl	12ff8 <__lxstat64@plt+0x2054>
   146a8:	cmp	r6, r0
   146ac:	bhi	14710 <__lxstat64@plt+0x376c>
   146b0:	add	r6, r0, #1
   146b4:	movw	r0, #33160	; 0x8188
   146b8:	movt	r0, #2
   146bc:	str	r6, [sl, r5, lsl #3]
   146c0:	cmp	r4, r0
   146c4:	beq	146d0 <__lxstat64@plt+0x372c>
   146c8:	mov	r0, r4
   146cc:	bl	15b04 <__lxstat64@plt+0x4b60>
   146d0:	mov	r0, r6
   146d4:	bl	1519c <__lxstat64@plt+0x41f8>
   146d8:	str	r0, [r9]
   146dc:	mov	r4, r0
   146e0:	add	r3, sp, #8
   146e4:	ldr	r0, [r7]
   146e8:	ldr	r1, [r7, #40]	; 0x28
   146ec:	ldr	r2, [r7, #44]	; 0x2c
   146f0:	stm	sp, {r0, r8}
   146f4:	ldr	r0, [sp, #20]
   146f8:	stm	r3, {r0, r1, r2}
   146fc:	mov	r0, r4
   14700:	mov	r1, r6
   14704:	ldr	r2, [sp, #32]
   14708:	ldr	r3, [sp, #36]	; 0x24
   1470c:	bl	12ff8 <__lxstat64@plt+0x2054>
   14710:	ldr	r1, [sp, #24]
   14714:	ldr	r0, [sp, #28]
   14718:	str	r1, [r0]
   1471c:	mov	r0, r4
   14720:	sub	sp, fp, #28
   14724:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14728:	bl	10f98 <abort@plt>
   1472c:	movw	r3, #33112	; 0x8158
   14730:	movt	r3, #2
   14734:	b	145a0 <__lxstat64@plt+0x35fc>
   14738:	movw	r3, #33112	; 0x8158
   1473c:	mov	r1, r0
   14740:	mov	r0, #0
   14744:	mvn	r2, #0
   14748:	movt	r3, #2
   1474c:	b	145a0 <__lxstat64@plt+0x35fc>
   14750:	movw	r3, #33112	; 0x8158
   14754:	mov	r2, r1
   14758:	mov	r1, r0
   1475c:	mov	r0, #0
   14760:	movt	r3, #2
   14764:	b	145a0 <__lxstat64@plt+0x35fc>
   14768:	push	{fp, lr}
   1476c:	mov	fp, sp
   14770:	sub	sp, sp, #48	; 0x30
   14774:	vmov.i32	q8, #0	; 0x00000000
   14778:	mov	ip, #32
   1477c:	mov	r3, sp
   14780:	mov	lr, r2
   14784:	cmp	r1, #10
   14788:	add	r2, r3, #16
   1478c:	vst1.64	{d16-d17}, [r3], ip
   14790:	vst1.64	{d16-d17}, [r3]
   14794:	vst1.64	{d16-d17}, [r2]
   14798:	beq	147b8 <__lxstat64@plt+0x3814>
   1479c:	str	r1, [sp]
   147a0:	mov	r3, sp
   147a4:	mov	r1, lr
   147a8:	mvn	r2, #0
   147ac:	bl	145a0 <__lxstat64@plt+0x35fc>
   147b0:	mov	sp, fp
   147b4:	pop	{fp, pc}
   147b8:	bl	10f98 <abort@plt>
   147bc:	push	{r4, sl, fp, lr}
   147c0:	add	fp, sp, #8
   147c4:	sub	sp, sp, #48	; 0x30
   147c8:	mov	ip, r3
   147cc:	mov	r3, sp
   147d0:	vmov.i32	q8, #0	; 0x00000000
   147d4:	mov	lr, #32
   147d8:	cmp	r1, #10
   147dc:	add	r4, r3, #16
   147e0:	vst1.64	{d16-d17}, [r3], lr
   147e4:	vst1.64	{d16-d17}, [r3]
   147e8:	vst1.64	{d16-d17}, [r4]
   147ec:	beq	1480c <__lxstat64@plt+0x3868>
   147f0:	str	r1, [sp]
   147f4:	mov	r1, r2
   147f8:	mov	r3, sp
   147fc:	mov	r2, ip
   14800:	bl	145a0 <__lxstat64@plt+0x35fc>
   14804:	sub	sp, fp, #8
   14808:	pop	{r4, sl, fp, pc}
   1480c:	bl	10f98 <abort@plt>
   14810:	push	{fp, lr}
   14814:	mov	fp, sp
   14818:	sub	sp, sp, #48	; 0x30
   1481c:	mov	r3, sp
   14820:	vmov.i32	q8, #0	; 0x00000000
   14824:	mov	ip, #32
   14828:	cmp	r0, #10
   1482c:	add	r2, r3, #16
   14830:	vst1.64	{d16-d17}, [r3], ip
   14834:	vst1.64	{d16-d17}, [r3]
   14838:	vst1.64	{d16-d17}, [r2]
   1483c:	beq	1485c <__lxstat64@plt+0x38b8>
   14840:	str	r0, [sp]
   14844:	mov	r3, sp
   14848:	mov	r0, #0
   1484c:	mvn	r2, #0
   14850:	bl	145a0 <__lxstat64@plt+0x35fc>
   14854:	mov	sp, fp
   14858:	pop	{fp, pc}
   1485c:	bl	10f98 <abort@plt>
   14860:	push	{fp, lr}
   14864:	mov	fp, sp
   14868:	sub	sp, sp, #48	; 0x30
   1486c:	mov	r3, sp
   14870:	vmov.i32	q8, #0	; 0x00000000
   14874:	mov	ip, #32
   14878:	cmp	r0, #10
   1487c:	add	lr, r3, #16
   14880:	vst1.64	{d16-d17}, [r3], ip
   14884:	vst1.64	{d16-d17}, [r3]
   14888:	vst1.64	{d16-d17}, [lr]
   1488c:	beq	148a8 <__lxstat64@plt+0x3904>
   14890:	str	r0, [sp]
   14894:	mov	r3, sp
   14898:	mov	r0, #0
   1489c:	bl	145a0 <__lxstat64@plt+0x35fc>
   148a0:	mov	sp, fp
   148a4:	pop	{fp, pc}
   148a8:	bl	10f98 <abort@plt>
   148ac:	push	{r4, sl, fp, lr}
   148b0:	add	fp, sp, #8
   148b4:	sub	sp, sp, #48	; 0x30
   148b8:	mov	lr, r0
   148bc:	movw	r0, #33112	; 0x8158
   148c0:	mov	r3, #32
   148c4:	mov	ip, r1
   148c8:	mov	r4, #1
   148cc:	movt	r0, #2
   148d0:	add	r1, r0, #16
   148d4:	vld1.64	{d16-d17}, [r0], r3
   148d8:	mov	r3, sp
   148dc:	vld1.64	{d18-d19}, [r1]
   148e0:	add	r1, r3, #16
   148e4:	vld1.64	{d20-d21}, [r0]
   148e8:	add	r0, r3, #32
   148ec:	vst1.64	{d18-d19}, [r1]
   148f0:	mov	r1, r3
   148f4:	vst1.64	{d20-d21}, [r0]
   148f8:	mov	r0, #28
   148fc:	and	r0, r0, r2, lsr #3
   14900:	and	r2, r2, #31
   14904:	vst1.64	{d16-d17}, [r1], r0
   14908:	ldr	r0, [r1, #8]
   1490c:	bic	r4, r4, r0, lsr r2
   14910:	eor	r0, r0, r4, lsl r2
   14914:	mov	r2, ip
   14918:	str	r0, [r1, #8]
   1491c:	mov	r0, #0
   14920:	mov	r1, lr
   14924:	bl	145a0 <__lxstat64@plt+0x35fc>
   14928:	sub	sp, fp, #8
   1492c:	pop	{r4, sl, fp, pc}
   14930:	push	{fp, lr}
   14934:	mov	fp, sp
   14938:	sub	sp, sp, #48	; 0x30
   1493c:	mov	ip, r0
   14940:	movw	r0, #33112	; 0x8158
   14944:	mov	r3, #32
   14948:	movt	r0, #2
   1494c:	add	r2, r0, #16
   14950:	vld1.64	{d16-d17}, [r0], r3
   14954:	mov	r3, sp
   14958:	vld1.64	{d18-d19}, [r2]
   1495c:	add	r2, r3, #16
   14960:	vld1.64	{d20-d21}, [r0]
   14964:	add	r0, r3, #32
   14968:	vst1.64	{d18-d19}, [r2]
   1496c:	mov	r2, r3
   14970:	vst1.64	{d20-d21}, [r0]
   14974:	mov	r0, #28
   14978:	and	r0, r0, r1, lsr #3
   1497c:	and	r1, r1, #31
   14980:	vst1.64	{d16-d17}, [r2], r0
   14984:	mov	r0, #1
   14988:	ldr	lr, [r2, #8]
   1498c:	bic	r0, r0, lr, lsr r1
   14990:	eor	r0, lr, r0, lsl r1
   14994:	mov	r1, ip
   14998:	str	r0, [r2, #8]
   1499c:	mov	r0, #0
   149a0:	mvn	r2, #0
   149a4:	bl	145a0 <__lxstat64@plt+0x35fc>
   149a8:	mov	sp, fp
   149ac:	pop	{fp, pc}
   149b0:	push	{fp, lr}
   149b4:	mov	fp, sp
   149b8:	sub	sp, sp, #48	; 0x30
   149bc:	movw	r2, #33112	; 0x8158
   149c0:	mov	r3, #32
   149c4:	mov	r1, r0
   149c8:	movt	r2, #2
   149cc:	add	r0, r2, #16
   149d0:	vld1.64	{d16-d17}, [r2], r3
   149d4:	mov	r3, sp
   149d8:	vld1.64	{d18-d19}, [r0]
   149dc:	add	r0, r3, #16
   149e0:	vld1.64	{d20-d21}, [r2]
   149e4:	mov	r2, r3
   149e8:	vst1.64	{d18-d19}, [r0]
   149ec:	add	r0, r3, #32
   149f0:	vst1.64	{d20-d21}, [r0]
   149f4:	mov	r0, #12
   149f8:	vst1.64	{d16-d17}, [r2], r0
   149fc:	ldr	r0, [r2]
   14a00:	orr	r0, r0, #67108864	; 0x4000000
   14a04:	str	r0, [r2]
   14a08:	mov	r0, #0
   14a0c:	mvn	r2, #0
   14a10:	bl	145a0 <__lxstat64@plt+0x35fc>
   14a14:	mov	sp, fp
   14a18:	pop	{fp, pc}
   14a1c:	push	{fp, lr}
   14a20:	mov	fp, sp
   14a24:	sub	sp, sp, #48	; 0x30
   14a28:	mov	ip, r1
   14a2c:	mov	r1, r0
   14a30:	movw	r0, #33112	; 0x8158
   14a34:	mov	r3, #32
   14a38:	movt	r0, #2
   14a3c:	add	r2, r0, #16
   14a40:	vld1.64	{d16-d17}, [r0], r3
   14a44:	mov	r3, sp
   14a48:	vld1.64	{d18-d19}, [r2]
   14a4c:	add	r2, r3, #16
   14a50:	vld1.64	{d20-d21}, [r0]
   14a54:	add	r0, r3, #32
   14a58:	vst1.64	{d18-d19}, [r2]
   14a5c:	mov	r2, r3
   14a60:	vst1.64	{d20-d21}, [r0]
   14a64:	mov	r0, #12
   14a68:	vst1.64	{d16-d17}, [r2], r0
   14a6c:	ldr	r0, [r2]
   14a70:	orr	r0, r0, #67108864	; 0x4000000
   14a74:	str	r0, [r2]
   14a78:	mov	r0, #0
   14a7c:	mov	r2, ip
   14a80:	bl	145a0 <__lxstat64@plt+0x35fc>
   14a84:	mov	sp, fp
   14a88:	pop	{fp, pc}
   14a8c:	push	{r4, sl, fp, lr}
   14a90:	add	fp, sp, #8
   14a94:	sub	sp, sp, #96	; 0x60
   14a98:	mov	ip, r2
   14a9c:	mov	r2, sp
   14aa0:	vmov.i32	q8, #0	; 0x00000000
   14aa4:	mov	r4, #28
   14aa8:	cmp	r1, #10
   14aac:	mov	r3, r2
   14ab0:	add	lr, r2, #16
   14ab4:	vst1.64	{d16-d17}, [r3], r4
   14ab8:	vst1.64	{d16-d17}, [lr]
   14abc:	vst1.32	{d16-d17}, [r3]
   14ac0:	beq	14b10 <__lxstat64@plt+0x3b6c>
   14ac4:	vld1.64	{d16-d17}, [r2], r4
   14ac8:	vld1.64	{d18-d19}, [lr]
   14acc:	add	r3, sp, #48	; 0x30
   14ad0:	add	r4, r3, #4
   14ad4:	vld1.32	{d20-d21}, [r2]
   14ad8:	add	r2, r3, #20
   14adc:	vst1.32	{d16-d17}, [r4]
   14ae0:	vst1.32	{d18-d19}, [r2]
   14ae4:	add	r2, r3, #32
   14ae8:	vst1.32	{d20-d21}, [r2]
   14aec:	str	r1, [sp, #48]	; 0x30
   14af0:	mvn	r2, #0
   14af4:	ldr	r1, [sp, #60]	; 0x3c
   14af8:	orr	r1, r1, #67108864	; 0x4000000
   14afc:	str	r1, [sp, #60]	; 0x3c
   14b00:	mov	r1, ip
   14b04:	bl	145a0 <__lxstat64@plt+0x35fc>
   14b08:	sub	sp, fp, #8
   14b0c:	pop	{r4, sl, fp, pc}
   14b10:	bl	10f98 <abort@plt>
   14b14:	push	{r4, r5, fp, lr}
   14b18:	add	fp, sp, #8
   14b1c:	sub	sp, sp, #48	; 0x30
   14b20:	mov	ip, r3
   14b24:	movw	r3, #33112	; 0x8158
   14b28:	mov	lr, #32
   14b2c:	cmp	r1, #0
   14b30:	mov	r5, sp
   14b34:	movt	r3, #2
   14b38:	cmpne	r2, #0
   14b3c:	add	r4, r3, #16
   14b40:	vld1.64	{d16-d17}, [r3], lr
   14b44:	vld1.64	{d18-d19}, [r4]
   14b48:	add	r4, r5, #16
   14b4c:	vld1.64	{d20-d21}, [r3]
   14b50:	vst1.64	{d16-d17}, [r5], lr
   14b54:	mov	r3, #10
   14b58:	vst1.64	{d18-d19}, [r4]
   14b5c:	vst1.64	{d20-d21}, [r5]
   14b60:	str	r3, [sp]
   14b64:	bne	14b6c <__lxstat64@plt+0x3bc8>
   14b68:	bl	10f98 <abort@plt>
   14b6c:	str	r2, [sp, #44]	; 0x2c
   14b70:	str	r1, [sp, #40]	; 0x28
   14b74:	mov	r3, sp
   14b78:	mov	r1, ip
   14b7c:	mvn	r2, #0
   14b80:	bl	145a0 <__lxstat64@plt+0x35fc>
   14b84:	sub	sp, fp, #8
   14b88:	pop	{r4, r5, fp, pc}
   14b8c:	push	{r4, r5, fp, lr}
   14b90:	add	fp, sp, #8
   14b94:	sub	sp, sp, #48	; 0x30
   14b98:	mov	lr, r3
   14b9c:	movw	r3, #33112	; 0x8158
   14ba0:	mov	ip, #32
   14ba4:	cmp	r1, #0
   14ba8:	mov	r5, sp
   14bac:	movt	r3, #2
   14bb0:	cmpne	r2, #0
   14bb4:	add	r4, r3, #16
   14bb8:	vld1.64	{d16-d17}, [r3], ip
   14bbc:	vld1.64	{d18-d19}, [r4]
   14bc0:	add	r4, r5, #16
   14bc4:	vld1.64	{d20-d21}, [r3]
   14bc8:	vst1.64	{d16-d17}, [r5], ip
   14bcc:	mov	r3, #10
   14bd0:	vst1.64	{d18-d19}, [r4]
   14bd4:	vst1.64	{d20-d21}, [r5]
   14bd8:	str	r3, [sp]
   14bdc:	bne	14be4 <__lxstat64@plt+0x3c40>
   14be0:	bl	10f98 <abort@plt>
   14be4:	ldr	ip, [fp, #8]
   14be8:	str	r2, [sp, #44]	; 0x2c
   14bec:	str	r1, [sp, #40]	; 0x28
   14bf0:	mov	r3, sp
   14bf4:	mov	r1, lr
   14bf8:	mov	r2, ip
   14bfc:	bl	145a0 <__lxstat64@plt+0x35fc>
   14c00:	sub	sp, fp, #8
   14c04:	pop	{r4, r5, fp, pc}
   14c08:	push	{r4, sl, fp, lr}
   14c0c:	add	fp, sp, #8
   14c10:	sub	sp, sp, #48	; 0x30
   14c14:	mov	ip, r2
   14c18:	movw	r2, #33112	; 0x8158
   14c1c:	mov	lr, #32
   14c20:	cmp	r0, #0
   14c24:	mov	r4, sp
   14c28:	movt	r2, #2
   14c2c:	cmpne	r1, #0
   14c30:	add	r3, r2, #16
   14c34:	vld1.64	{d16-d17}, [r2], lr
   14c38:	vld1.64	{d18-d19}, [r3]
   14c3c:	add	r3, r4, #16
   14c40:	vld1.64	{d20-d21}, [r2]
   14c44:	vst1.64	{d16-d17}, [r4], lr
   14c48:	mov	r2, #10
   14c4c:	vst1.64	{d18-d19}, [r3]
   14c50:	vst1.64	{d20-d21}, [r4]
   14c54:	str	r2, [sp]
   14c58:	bne	14c60 <__lxstat64@plt+0x3cbc>
   14c5c:	bl	10f98 <abort@plt>
   14c60:	str	r1, [sp, #44]	; 0x2c
   14c64:	str	r0, [sp, #40]	; 0x28
   14c68:	mov	r3, sp
   14c6c:	mov	r0, #0
   14c70:	mov	r1, ip
   14c74:	mvn	r2, #0
   14c78:	bl	145a0 <__lxstat64@plt+0x35fc>
   14c7c:	sub	sp, fp, #8
   14c80:	pop	{r4, sl, fp, pc}
   14c84:	push	{r4, r5, fp, lr}
   14c88:	add	fp, sp, #8
   14c8c:	sub	sp, sp, #48	; 0x30
   14c90:	mov	lr, r2
   14c94:	movw	r2, #33112	; 0x8158
   14c98:	mov	ip, r3
   14c9c:	mov	r3, #32
   14ca0:	cmp	r0, #0
   14ca4:	mov	r5, sp
   14ca8:	movt	r2, #2
   14cac:	cmpne	r1, #0
   14cb0:	add	r4, r2, #16
   14cb4:	vld1.64	{d16-d17}, [r2], r3
   14cb8:	vld1.64	{d18-d19}, [r4]
   14cbc:	add	r4, r5, #16
   14cc0:	vld1.64	{d20-d21}, [r2]
   14cc4:	vst1.64	{d16-d17}, [r5], r3
   14cc8:	mov	r2, #10
   14ccc:	vst1.64	{d18-d19}, [r4]
   14cd0:	vst1.64	{d20-d21}, [r5]
   14cd4:	str	r2, [sp]
   14cd8:	bne	14ce0 <__lxstat64@plt+0x3d3c>
   14cdc:	bl	10f98 <abort@plt>
   14ce0:	str	r1, [sp, #44]	; 0x2c
   14ce4:	str	r0, [sp, #40]	; 0x28
   14ce8:	mov	r3, sp
   14cec:	mov	r0, #0
   14cf0:	mov	r1, lr
   14cf4:	mov	r2, ip
   14cf8:	bl	145a0 <__lxstat64@plt+0x35fc>
   14cfc:	sub	sp, fp, #8
   14d00:	pop	{r4, r5, fp, pc}
   14d04:	movw	r3, #33000	; 0x80e8
   14d08:	movt	r3, #2
   14d0c:	b	145a0 <__lxstat64@plt+0x35fc>
   14d10:	movw	r3, #33000	; 0x80e8
   14d14:	mov	r2, r1
   14d18:	mov	r1, r0
   14d1c:	mov	r0, #0
   14d20:	movt	r3, #2
   14d24:	b	145a0 <__lxstat64@plt+0x35fc>
   14d28:	movw	r3, #33000	; 0x80e8
   14d2c:	mvn	r2, #0
   14d30:	movt	r3, #2
   14d34:	b	145a0 <__lxstat64@plt+0x35fc>
   14d38:	movw	r3, #33000	; 0x80e8
   14d3c:	mov	r1, r0
   14d40:	mov	r0, #0
   14d44:	mvn	r2, #0
   14d48:	movt	r3, #2
   14d4c:	b	145a0 <__lxstat64@plt+0x35fc>
   14d50:	push	{r4, sl, fp, lr}
   14d54:	add	fp, sp, #8
   14d58:	ldrb	r3, [r0]
   14d5c:	ldrb	ip, [r1]
   14d60:	cmp	r3, #45	; 0x2d
   14d64:	bne	14e3c <__lxstat64@plt+0x3e98>
   14d68:	ldrb	r3, [r0, #1]!
   14d6c:	cmp	r3, #48	; 0x30
   14d70:	beq	14d68 <__lxstat64@plt+0x3dc4>
   14d74:	cmp	ip, #45	; 0x2d
   14d78:	bne	14f4c <__lxstat64@plt+0x3fa8>
   14d7c:	ldrb	ip, [r1, #1]!
   14d80:	cmp	ip, #48	; 0x30
   14d84:	beq	14d7c <__lxstat64@plt+0x3dd8>
   14d88:	sub	lr, r3, #48	; 0x30
   14d8c:	cmp	lr, #9
   14d90:	bhi	14dd0 <__lxstat64@plt+0x3e2c>
   14d94:	cmp	ip, r3
   14d98:	bne	14dd0 <__lxstat64@plt+0x3e2c>
   14d9c:	mov	r2, #0
   14da0:	add	r3, r1, r2
   14da4:	ldrb	ip, [r3, #1]
   14da8:	add	r3, r0, r2
   14dac:	add	r2, r2, #1
   14db0:	ldrb	r3, [r3, #1]
   14db4:	sub	lr, r3, #48	; 0x30
   14db8:	cmp	ip, r3
   14dbc:	bne	14dc8 <__lxstat64@plt+0x3e24>
   14dc0:	cmp	lr, #10
   14dc4:	bcc	14da0 <__lxstat64@plt+0x3dfc>
   14dc8:	add	r1, r1, r2
   14dcc:	add	r0, r0, r2
   14dd0:	cmp	lr, #9
   14dd4:	mov	r2, #0
   14dd8:	mov	lr, #0
   14ddc:	bhi	14dfc <__lxstat64@plt+0x3e58>
   14de0:	add	r0, r0, #1
   14de4:	mov	lr, #0
   14de8:	ldrb	r4, [r0, lr]
   14dec:	add	lr, lr, #1
   14df0:	sub	r4, r4, #48	; 0x30
   14df4:	cmp	r4, #10
   14df8:	bcc	14de8 <__lxstat64@plt+0x3e44>
   14dfc:	sub	r0, ip, #48	; 0x30
   14e00:	cmp	r0, #9
   14e04:	bhi	14e24 <__lxstat64@plt+0x3e80>
   14e08:	add	r0, r1, #1
   14e0c:	mov	r2, #0
   14e10:	ldrb	r1, [r0, r2]
   14e14:	add	r2, r2, #1
   14e18:	sub	r1, r1, #48	; 0x30
   14e1c:	cmp	r1, #10
   14e20:	bcc	14e10 <__lxstat64@plt+0x3e6c>
   14e24:	cmp	lr, r2
   14e28:	bne	14f64 <__lxstat64@plt+0x3fc0>
   14e2c:	cmp	lr, #0
   14e30:	subne	lr, ip, r3
   14e34:	mov	r0, lr
   14e38:	pop	{r4, sl, fp, pc}
   14e3c:	cmp	ip, #45	; 0x2d
   14e40:	bne	14e98 <__lxstat64@plt+0x3ef4>
   14e44:	add	r1, r1, #1
   14e48:	ldrb	r2, [r1], #1
   14e4c:	cmp	r2, #48	; 0x30
   14e50:	beq	14e48 <__lxstat64@plt+0x3ea4>
   14e54:	sub	r1, r2, #48	; 0x30
   14e58:	mov	lr, #1
   14e5c:	cmp	r1, #10
   14e60:	bcc	14f5c <__lxstat64@plt+0x3fb8>
   14e64:	cmp	r3, #48	; 0x30
   14e68:	bne	14e7c <__lxstat64@plt+0x3ed8>
   14e6c:	add	r0, r0, #1
   14e70:	ldrb	r3, [r0], #1
   14e74:	cmp	r3, #48	; 0x30
   14e78:	beq	14e70 <__lxstat64@plt+0x3ecc>
   14e7c:	sub	r0, r3, #48	; 0x30
   14e80:	mov	lr, #0
   14e84:	cmp	r0, #10
   14e88:	movwcc	lr, #1
   14e8c:	mov	r0, lr
   14e90:	pop	{r4, sl, fp, pc}
   14e94:	ldrb	r3, [r0, #1]!
   14e98:	cmp	r3, #48	; 0x30
   14e9c:	beq	14e94 <__lxstat64@plt+0x3ef0>
   14ea0:	b	14ea8 <__lxstat64@plt+0x3f04>
   14ea4:	ldrb	ip, [r1, #1]!
   14ea8:	cmp	ip, #48	; 0x30
   14eac:	beq	14ea4 <__lxstat64@plt+0x3f00>
   14eb0:	sub	r2, r3, #48	; 0x30
   14eb4:	cmp	r2, #9
   14eb8:	bhi	14ee0 <__lxstat64@plt+0x3f3c>
   14ebc:	cmp	r3, ip
   14ec0:	bne	14ee0 <__lxstat64@plt+0x3f3c>
   14ec4:	ldrb	r3, [r0, #1]!
   14ec8:	ldrb	ip, [r1, #1]!
   14ecc:	sub	r2, r3, #48	; 0x30
   14ed0:	cmp	r3, ip
   14ed4:	bne	14ee0 <__lxstat64@plt+0x3f3c>
   14ed8:	cmp	r2, #10
   14edc:	bcc	14ec4 <__lxstat64@plt+0x3f20>
   14ee0:	mov	r4, #0
   14ee4:	cmp	r2, #9
   14ee8:	mov	lr, #0
   14eec:	bhi	14f0c <__lxstat64@plt+0x3f68>
   14ef0:	add	r0, r0, #1
   14ef4:	mov	lr, #0
   14ef8:	ldrb	r2, [r0, lr]
   14efc:	add	lr, lr, #1
   14f00:	sub	r2, r2, #48	; 0x30
   14f04:	cmp	r2, #10
   14f08:	bcc	14ef8 <__lxstat64@plt+0x3f54>
   14f0c:	sub	r0, ip, #48	; 0x30
   14f10:	cmp	r0, #9
   14f14:	bhi	14f34 <__lxstat64@plt+0x3f90>
   14f18:	add	r0, r1, #1
   14f1c:	mov	r4, #0
   14f20:	ldrb	r1, [r0, r4]
   14f24:	add	r4, r4, #1
   14f28:	sub	r1, r1, #48	; 0x30
   14f2c:	cmp	r1, #10
   14f30:	bcc	14f20 <__lxstat64@plt+0x3f7c>
   14f34:	cmp	lr, r4
   14f38:	bne	14f74 <__lxstat64@plt+0x3fd0>
   14f3c:	cmp	lr, #0
   14f40:	subne	lr, r3, ip
   14f44:	mov	r0, lr
   14f48:	pop	{r4, sl, fp, pc}
   14f4c:	sub	r0, r3, #48	; 0x30
   14f50:	mvn	lr, #0
   14f54:	cmp	r0, #10
   14f58:	bcs	14f84 <__lxstat64@plt+0x3fe0>
   14f5c:	mov	r0, lr
   14f60:	pop	{r4, sl, fp, pc}
   14f64:	mvn	lr, #0
   14f68:	movwcc	lr, #1
   14f6c:	mov	r0, lr
   14f70:	pop	{r4, sl, fp, pc}
   14f74:	mov	lr, #1
   14f78:	mvncc	lr, #0
   14f7c:	mov	r0, lr
   14f80:	pop	{r4, sl, fp, pc}
   14f84:	cmp	ip, #48	; 0x30
   14f88:	bne	14f9c <__lxstat64@plt+0x3ff8>
   14f8c:	add	r0, r1, #1
   14f90:	ldrb	ip, [r0], #1
   14f94:	cmp	ip, #48	; 0x30
   14f98:	beq	14f90 <__lxstat64@plt+0x3fec>
   14f9c:	sub	r0, ip, #48	; 0x30
   14fa0:	mov	lr, #0
   14fa4:	cmp	r0, #10
   14fa8:	mvncc	lr, #0
   14fac:	mov	r0, lr
   14fb0:	pop	{r4, sl, fp, pc}
   14fb4:	push	{r4, r5, r6, sl, fp, lr}
   14fb8:	add	fp, sp, #16
   14fbc:	mov	r4, r1
   14fc0:	mov	r5, r0
   14fc4:	mov	r0, r2
   14fc8:	mov	r1, r3
   14fcc:	bl	15710 <__lxstat64@plt+0x476c>
   14fd0:	cmp	r0, #0
   14fd4:	beq	15000 <__lxstat64@plt+0x405c>
   14fd8:	mov	r6, r0
   14fdc:	movw	r2, #28464	; 0x6f30
   14fe0:	mov	r0, r5
   14fe4:	mov	r1, r4
   14fe8:	movt	r2, #1
   14fec:	mov	r3, r6
   14ff0:	bl	10e60 <error@plt>
   14ff4:	mov	r0, r6
   14ff8:	pop	{r4, r5, r6, sl, fp, lr}
   14ffc:	b	15b04 <__lxstat64@plt+0x4b60>
   15000:	bl	10ecc <__errno_location@plt>
   15004:	ldr	r4, [r0]
   15008:	movw	r1, #28720	; 0x7030
   1500c:	mov	r0, #0
   15010:	mov	r2, #5
   15014:	movt	r1, #1
   15018:	bl	10ddc <dcgettext@plt>
   1501c:	mov	r2, r0
   15020:	mov	r0, #0
   15024:	mov	r1, r4
   15028:	bl	10e60 <error@plt>
   1502c:	bl	10f98 <abort@plt>
   15030:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15034:	add	fp, sp, #24
   15038:	sub	sp, sp, #8
   1503c:	mov	r5, r1
   15040:	mov	r6, r0
   15044:	ldr	r0, [fp, #8]
   15048:	ldr	r1, [fp, #12]
   1504c:	mov	r8, r3
   15050:	mov	r7, r2
   15054:	bl	15710 <__lxstat64@plt+0x476c>
   15058:	cmp	r0, #0
   1505c:	beq	150c4 <__lxstat64@plt+0x4120>
   15060:	mov	r4, r0
   15064:	cmp	r7, #0
   15068:	beq	1509c <__lxstat64@plt+0x40f8>
   1506c:	movw	r0, #28464	; 0x6f30
   15070:	mov	r1, r5
   15074:	mov	r2, r7
   15078:	mov	r3, r8
   1507c:	movt	r0, #1
   15080:	stm	sp, {r0, r4}
   15084:	mov	r0, r6
   15088:	bl	10e78 <error_at_line@plt>
   1508c:	mov	r0, r4
   15090:	sub	sp, fp, #24
   15094:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   15098:	b	15b04 <__lxstat64@plt+0x4b60>
   1509c:	movw	r2, #28464	; 0x6f30
   150a0:	mov	r0, r6
   150a4:	mov	r1, r5
   150a8:	mov	r3, r4
   150ac:	movt	r2, #1
   150b0:	bl	10e60 <error@plt>
   150b4:	mov	r0, r4
   150b8:	sub	sp, fp, #24
   150bc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   150c0:	b	15b04 <__lxstat64@plt+0x4b60>
   150c4:	bl	10ecc <__errno_location@plt>
   150c8:	ldr	r4, [r0]
   150cc:	movw	r1, #28720	; 0x7030
   150d0:	mov	r0, #0
   150d4:	mov	r2, #5
   150d8:	movt	r1, #1
   150dc:	bl	10ddc <dcgettext@plt>
   150e0:	mov	r2, r0
   150e4:	mov	r0, #0
   150e8:	mov	r1, r4
   150ec:	bl	10e60 <error@plt>
   150f0:	bl	10f98 <abort@plt>
   150f4:	push	{r4, r5, r6, sl, fp, lr}
   150f8:	add	fp, sp, #16
   150fc:	mov	r4, r2
   15100:	mov	r5, r1
   15104:	mov	r6, r0
   15108:	bl	15c68 <__lxstat64@plt+0x4cc4>
   1510c:	cmp	r0, #0
   15110:	popne	{r4, r5, r6, sl, fp, pc}
   15114:	cmp	r6, #0
   15118:	beq	1512c <__lxstat64@plt+0x4188>
   1511c:	cmp	r5, #0
   15120:	cmpne	r4, #0
   15124:	bne	1512c <__lxstat64@plt+0x4188>
   15128:	pop	{r4, r5, r6, sl, fp, pc}
   1512c:	bl	156cc <__lxstat64@plt+0x4728>
   15130:	push	{r4, r5, r6, sl, fp, lr}
   15134:	add	fp, sp, #16
   15138:	mov	r4, r2
   1513c:	mov	r5, r1
   15140:	mov	r6, r0
   15144:	bl	15c68 <__lxstat64@plt+0x4cc4>
   15148:	cmp	r0, #0
   1514c:	popne	{r4, r5, r6, sl, fp, pc}
   15150:	cmp	r6, #0
   15154:	beq	15168 <__lxstat64@plt+0x41c4>
   15158:	cmp	r5, #0
   1515c:	cmpne	r4, #0
   15160:	bne	15168 <__lxstat64@plt+0x41c4>
   15164:	pop	{r4, r5, r6, sl, fp, pc}
   15168:	bl	156cc <__lxstat64@plt+0x4728>
   1516c:	push	{fp, lr}
   15170:	mov	fp, sp
   15174:	bl	158f8 <__lxstat64@plt+0x4954>
   15178:	cmp	r0, #0
   1517c:	popne	{fp, pc}
   15180:	bl	156cc <__lxstat64@plt+0x4728>
   15184:	push	{fp, lr}
   15188:	mov	fp, sp
   1518c:	bl	158f8 <__lxstat64@plt+0x4954>
   15190:	cmp	r0, #0
   15194:	popne	{fp, pc}
   15198:	bl	156cc <__lxstat64@plt+0x4728>
   1519c:	push	{fp, lr}
   151a0:	mov	fp, sp
   151a4:	bl	158f8 <__lxstat64@plt+0x4954>
   151a8:	cmp	r0, #0
   151ac:	popne	{fp, pc}
   151b0:	bl	156cc <__lxstat64@plt+0x4728>
   151b4:	push	{r4, r5, fp, lr}
   151b8:	add	fp, sp, #8
   151bc:	mov	r4, r1
   151c0:	mov	r5, r0
   151c4:	bl	15928 <__lxstat64@plt+0x4984>
   151c8:	cmp	r0, #0
   151cc:	popne	{r4, r5, fp, pc}
   151d0:	cmp	r5, #0
   151d4:	beq	151e4 <__lxstat64@plt+0x4240>
   151d8:	cmp	r4, #0
   151dc:	bne	151e4 <__lxstat64@plt+0x4240>
   151e0:	pop	{r4, r5, fp, pc}
   151e4:	bl	156cc <__lxstat64@plt+0x4728>
   151e8:	push	{fp, lr}
   151ec:	mov	fp, sp
   151f0:	cmp	r1, #0
   151f4:	orreq	r1, r1, #1
   151f8:	bl	15928 <__lxstat64@plt+0x4984>
   151fc:	cmp	r0, #0
   15200:	popne	{fp, pc}
   15204:	bl	156cc <__lxstat64@plt+0x4728>
   15208:	push	{fp, lr}
   1520c:	mov	fp, sp
   15210:	clz	r3, r2
   15214:	lsr	ip, r3, #5
   15218:	clz	r3, r1
   1521c:	lsr	r3, r3, #5
   15220:	orrs	r3, r3, ip
   15224:	movwne	r1, #1
   15228:	movwne	r2, #1
   1522c:	bl	15c68 <__lxstat64@plt+0x4cc4>
   15230:	cmp	r0, #0
   15234:	popne	{fp, pc}
   15238:	bl	156cc <__lxstat64@plt+0x4728>
   1523c:	push	{fp, lr}
   15240:	mov	fp, sp
   15244:	mov	r2, r1
   15248:	mov	r1, r0
   1524c:	mov	r0, #0
   15250:	bl	15c68 <__lxstat64@plt+0x4cc4>
   15254:	cmp	r0, #0
   15258:	popne	{fp, pc}
   1525c:	bl	156cc <__lxstat64@plt+0x4728>
   15260:	push	{fp, lr}
   15264:	mov	fp, sp
   15268:	mov	r2, r1
   1526c:	mov	r1, r0
   15270:	clz	r0, r2
   15274:	clz	r3, r1
   15278:	lsr	r0, r0, #5
   1527c:	lsr	r3, r3, #5
   15280:	orrs	r0, r3, r0
   15284:	movwne	r1, #1
   15288:	movwne	r2, #1
   1528c:	mov	r0, #0
   15290:	bl	15c68 <__lxstat64@plt+0x4cc4>
   15294:	cmp	r0, #0
   15298:	popne	{fp, pc}
   1529c:	bl	156cc <__lxstat64@plt+0x4728>
   152a0:	push	{r4, r5, r6, sl, fp, lr}
   152a4:	add	fp, sp, #16
   152a8:	ldr	r5, [r1]
   152ac:	mov	r4, r1
   152b0:	mov	r6, r0
   152b4:	cmp	r0, #0
   152b8:	beq	152d0 <__lxstat64@plt+0x432c>
   152bc:	mov	r0, #1
   152c0:	add	r0, r0, r5, lsr #1
   152c4:	adds	r5, r5, r0
   152c8:	bcc	152d8 <__lxstat64@plt+0x4334>
   152cc:	b	15314 <__lxstat64@plt+0x4370>
   152d0:	cmp	r5, #0
   152d4:	movweq	r5, #64	; 0x40
   152d8:	mov	r0, r6
   152dc:	mov	r1, r5
   152e0:	mov	r2, #1
   152e4:	bl	15c68 <__lxstat64@plt+0x4cc4>
   152e8:	cmp	r5, #0
   152ec:	mov	r1, r5
   152f0:	movwne	r1, #1
   152f4:	cmp	r0, #0
   152f8:	bne	1530c <__lxstat64@plt+0x4368>
   152fc:	clz	r2, r6
   15300:	lsr	r2, r2, #5
   15304:	orrs	r1, r2, r1
   15308:	bne	15314 <__lxstat64@plt+0x4370>
   1530c:	str	r5, [r4]
   15310:	pop	{r4, r5, r6, sl, fp, pc}
   15314:	bl	156cc <__lxstat64@plt+0x4728>
   15318:	push	{r4, r5, r6, r7, fp, lr}
   1531c:	add	fp, sp, #16
   15320:	ldr	r5, [r1]
   15324:	mov	r6, r2
   15328:	mov	r4, r1
   1532c:	mov	r7, r0
   15330:	cmp	r0, #0
   15334:	beq	1534c <__lxstat64@plt+0x43a8>
   15338:	mov	r0, #1
   1533c:	add	r0, r0, r5, lsr #1
   15340:	adds	r5, r5, r0
   15344:	bcc	15364 <__lxstat64@plt+0x43c0>
   15348:	b	15398 <__lxstat64@plt+0x43f4>
   1534c:	cmp	r5, #0
   15350:	bne	15364 <__lxstat64@plt+0x43c0>
   15354:	mov	r0, #64	; 0x40
   15358:	cmp	r6, #64	; 0x40
   1535c:	udiv	r5, r0, r6
   15360:	addhi	r5, r5, #1
   15364:	mov	r0, r7
   15368:	mov	r1, r5
   1536c:	mov	r2, r6
   15370:	bl	15c68 <__lxstat64@plt+0x4cc4>
   15374:	cmp	r0, #0
   15378:	bne	15390 <__lxstat64@plt+0x43ec>
   1537c:	cmp	r7, #0
   15380:	beq	15398 <__lxstat64@plt+0x43f4>
   15384:	cmp	r6, #0
   15388:	cmpne	r5, #0
   1538c:	bne	15398 <__lxstat64@plt+0x43f4>
   15390:	str	r5, [r4]
   15394:	pop	{r4, r5, r6, r7, fp, pc}
   15398:	bl	156cc <__lxstat64@plt+0x4728>
   1539c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   153a0:	add	fp, sp, #24
   153a4:	mov	r8, r1
   153a8:	ldr	r1, [r1]
   153ac:	mov	r5, r0
   153b0:	add	r0, r1, r1, asr #1
   153b4:	cmp	r0, r1
   153b8:	mvnvs	r0, #-2147483648	; 0x80000000
   153bc:	cmp	r0, r3
   153c0:	mov	r7, r0
   153c4:	movgt	r7, r3
   153c8:	cmn	r3, #1
   153cc:	movle	r7, r0
   153d0:	ldr	r0, [fp, #8]
   153d4:	cmn	r0, #1
   153d8:	ble	15400 <__lxstat64@plt+0x445c>
   153dc:	cmp	r0, #0
   153e0:	beq	15454 <__lxstat64@plt+0x44b0>
   153e4:	cmn	r7, #1
   153e8:	ble	15428 <__lxstat64@plt+0x4484>
   153ec:	mvn	r4, #-2147483648	; 0x80000000
   153f0:	udiv	r6, r4, r0
   153f4:	cmp	r6, r7
   153f8:	bge	15454 <__lxstat64@plt+0x44b0>
   153fc:	b	15464 <__lxstat64@plt+0x44c0>
   15400:	cmn	r7, #1
   15404:	ble	15444 <__lxstat64@plt+0x44a0>
   15408:	cmn	r0, #1
   1540c:	beq	15454 <__lxstat64@plt+0x44b0>
   15410:	mov	r6, #-2147483648	; 0x80000000
   15414:	mvn	r4, #-2147483648	; 0x80000000
   15418:	sdiv	r6, r6, r0
   1541c:	cmp	r6, r7
   15420:	bge	15454 <__lxstat64@plt+0x44b0>
   15424:	b	15464 <__lxstat64@plt+0x44c0>
   15428:	beq	15454 <__lxstat64@plt+0x44b0>
   1542c:	mov	r6, #-2147483648	; 0x80000000
   15430:	mvn	r4, #-2147483648	; 0x80000000
   15434:	sdiv	r6, r6, r7
   15438:	cmp	r6, r0
   1543c:	bge	15454 <__lxstat64@plt+0x44b0>
   15440:	b	15464 <__lxstat64@plt+0x44c0>
   15444:	mvn	r4, #-2147483648	; 0x80000000
   15448:	sdiv	r6, r4, r0
   1544c:	cmp	r7, r6
   15450:	blt	15464 <__lxstat64@plt+0x44c0>
   15454:	mul	r6, r7, r0
   15458:	mov	r4, #64	; 0x40
   1545c:	cmp	r6, #63	; 0x3f
   15460:	bgt	1546c <__lxstat64@plt+0x44c8>
   15464:	sdiv	r7, r4, r0
   15468:	mul	r6, r7, r0
   1546c:	cmp	r5, #0
   15470:	moveq	r4, #0
   15474:	streq	r4, [r8]
   15478:	sub	r4, r7, r1
   1547c:	cmp	r4, r2
   15480:	bge	1552c <__lxstat64@plt+0x4588>
   15484:	add	r7, r1, r2
   15488:	mov	r6, #0
   1548c:	mov	r2, #0
   15490:	cmp	r7, r3
   15494:	movwgt	r6, #1
   15498:	cmn	r3, #1
   1549c:	movwgt	r2, #1
   154a0:	cmp	r7, r1
   154a4:	bvs	15560 <__lxstat64@plt+0x45bc>
   154a8:	ands	r1, r2, r6
   154ac:	bne	15560 <__lxstat64@plt+0x45bc>
   154b0:	cmn	r0, #1
   154b4:	ble	154dc <__lxstat64@plt+0x4538>
   154b8:	cmp	r0, #0
   154bc:	beq	15528 <__lxstat64@plt+0x4584>
   154c0:	cmn	r7, #1
   154c4:	ble	15500 <__lxstat64@plt+0x455c>
   154c8:	mvn	r1, #-2147483648	; 0x80000000
   154cc:	udiv	r1, r1, r0
   154d0:	cmp	r1, r7
   154d4:	bge	15528 <__lxstat64@plt+0x4584>
   154d8:	b	15560 <__lxstat64@plt+0x45bc>
   154dc:	cmn	r7, #1
   154e0:	ble	15518 <__lxstat64@plt+0x4574>
   154e4:	cmn	r0, #1
   154e8:	beq	15528 <__lxstat64@plt+0x4584>
   154ec:	mov	r1, #-2147483648	; 0x80000000
   154f0:	sdiv	r1, r1, r0
   154f4:	cmp	r1, r7
   154f8:	bge	15528 <__lxstat64@plt+0x4584>
   154fc:	b	15560 <__lxstat64@plt+0x45bc>
   15500:	beq	15528 <__lxstat64@plt+0x4584>
   15504:	mov	r1, #-2147483648	; 0x80000000
   15508:	sdiv	r1, r1, r7
   1550c:	cmp	r1, r0
   15510:	bge	15528 <__lxstat64@plt+0x4584>
   15514:	b	15560 <__lxstat64@plt+0x45bc>
   15518:	mvn	r1, #-2147483648	; 0x80000000
   1551c:	sdiv	r1, r1, r0
   15520:	cmp	r7, r1
   15524:	blt	15560 <__lxstat64@plt+0x45bc>
   15528:	mul	r6, r7, r0
   1552c:	mov	r0, r5
   15530:	mov	r1, r6
   15534:	bl	15928 <__lxstat64@plt+0x4984>
   15538:	cmp	r6, #0
   1553c:	movwne	r6, #1
   15540:	cmp	r0, #0
   15544:	bne	15558 <__lxstat64@plt+0x45b4>
   15548:	clz	r1, r5
   1554c:	lsr	r1, r1, #5
   15550:	orrs	r1, r1, r6
   15554:	bne	15560 <__lxstat64@plt+0x45bc>
   15558:	str	r7, [r8]
   1555c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15560:	bl	156cc <__lxstat64@plt+0x4728>
   15564:	push	{fp, lr}
   15568:	mov	fp, sp
   1556c:	mov	r1, #1
   15570:	bl	158a4 <__lxstat64@plt+0x4900>
   15574:	cmp	r0, #0
   15578:	popne	{fp, pc}
   1557c:	bl	156cc <__lxstat64@plt+0x4728>
   15580:	push	{fp, lr}
   15584:	mov	fp, sp
   15588:	bl	158a4 <__lxstat64@plt+0x4900>
   1558c:	cmp	r0, #0
   15590:	popne	{fp, pc}
   15594:	bl	156cc <__lxstat64@plt+0x4728>
   15598:	push	{fp, lr}
   1559c:	mov	fp, sp
   155a0:	mov	r1, #1
   155a4:	bl	158a4 <__lxstat64@plt+0x4900>
   155a8:	cmp	r0, #0
   155ac:	popne	{fp, pc}
   155b0:	bl	156cc <__lxstat64@plt+0x4728>
   155b4:	push	{fp, lr}
   155b8:	mov	fp, sp
   155bc:	bl	158a4 <__lxstat64@plt+0x4900>
   155c0:	cmp	r0, #0
   155c4:	popne	{fp, pc}
   155c8:	bl	156cc <__lxstat64@plt+0x4728>
   155cc:	push	{r4, r5, r6, sl, fp, lr}
   155d0:	add	fp, sp, #16
   155d4:	mov	r5, r0
   155d8:	mov	r0, r1
   155dc:	mov	r4, r1
   155e0:	bl	158f8 <__lxstat64@plt+0x4954>
   155e4:	cmp	r0, #0
   155e8:	beq	15604 <__lxstat64@plt+0x4660>
   155ec:	mov	r1, r5
   155f0:	mov	r2, r4
   155f4:	mov	r6, r0
   155f8:	bl	10db8 <memcpy@plt>
   155fc:	mov	r0, r6
   15600:	pop	{r4, r5, r6, sl, fp, pc}
   15604:	bl	156cc <__lxstat64@plt+0x4728>
   15608:	push	{r4, r5, r6, sl, fp, lr}
   1560c:	add	fp, sp, #16
   15610:	mov	r5, r0
   15614:	mov	r0, r1
   15618:	mov	r4, r1
   1561c:	bl	158f8 <__lxstat64@plt+0x4954>
   15620:	cmp	r0, #0
   15624:	beq	15640 <__lxstat64@plt+0x469c>
   15628:	mov	r1, r5
   1562c:	mov	r2, r4
   15630:	mov	r6, r0
   15634:	bl	10db8 <memcpy@plt>
   15638:	mov	r0, r6
   1563c:	pop	{r4, r5, r6, sl, fp, pc}
   15640:	bl	156cc <__lxstat64@plt+0x4728>
   15644:	push	{r4, r5, r6, sl, fp, lr}
   15648:	add	fp, sp, #16
   1564c:	mov	r5, r0
   15650:	add	r0, r1, #1
   15654:	mov	r4, r1
   15658:	bl	158f8 <__lxstat64@plt+0x4954>
   1565c:	cmp	r0, #0
   15660:	beq	15688 <__lxstat64@plt+0x46e4>
   15664:	mov	r6, r0
   15668:	mov	r0, #0
   1566c:	mov	r1, r5
   15670:	mov	r2, r4
   15674:	strb	r0, [r6, r4]
   15678:	mov	r0, r6
   1567c:	bl	10db8 <memcpy@plt>
   15680:	mov	r0, r6
   15684:	pop	{r4, r5, r6, sl, fp, pc}
   15688:	bl	156cc <__lxstat64@plt+0x4728>
   1568c:	push	{r4, r5, r6, sl, fp, lr}
   15690:	add	fp, sp, #16
   15694:	mov	r4, r0
   15698:	bl	10ec0 <strlen@plt>
   1569c:	add	r5, r0, #1
   156a0:	mov	r0, r5
   156a4:	bl	158f8 <__lxstat64@plt+0x4954>
   156a8:	cmp	r0, #0
   156ac:	beq	156c8 <__lxstat64@plt+0x4724>
   156b0:	mov	r1, r4
   156b4:	mov	r2, r5
   156b8:	mov	r6, r0
   156bc:	bl	10db8 <memcpy@plt>
   156c0:	mov	r0, r6
   156c4:	pop	{r4, r5, r6, sl, fp, pc}
   156c8:	bl	156cc <__lxstat64@plt+0x4728>
   156cc:	push	{fp, lr}
   156d0:	mov	fp, sp
   156d4:	movw	r0, #32992	; 0x80e0
   156d8:	movw	r1, #28752	; 0x7050
   156dc:	mov	r2, #5
   156e0:	movt	r0, #2
   156e4:	movt	r1, #1
   156e8:	ldr	r4, [r0]
   156ec:	mov	r0, #0
   156f0:	bl	10ddc <dcgettext@plt>
   156f4:	movw	r2, #28464	; 0x6f30
   156f8:	mov	r3, r0
   156fc:	mov	r0, r4
   15700:	mov	r1, #0
   15704:	movt	r2, #1
   15708:	bl	10e60 <error@plt>
   1570c:	bl	10f98 <abort@plt>
   15710:	push	{fp, lr}
   15714:	mov	fp, sp
   15718:	sub	sp, sp, #8
   1571c:	mov	r2, r0
   15720:	mov	ip, r1
   15724:	mov	r0, #0
   15728:	mov	r1, r2
   1572c:	ldrb	r3, [r1, r0, lsl #1]!
   15730:	cmp	r3, #37	; 0x25
   15734:	beq	15764 <__lxstat64@plt+0x47c0>
   15738:	cmp	r3, #0
   1573c:	bne	15770 <__lxstat64@plt+0x47cc>
   15740:	mov	r1, ip
   15744:	bl	157b4 <__lxstat64@plt+0x4810>
   15748:	mov	sp, fp
   1574c:	pop	{fp, pc}
   15750:	add	r0, r0, #1
   15754:	mov	r1, r2
   15758:	ldrb	r3, [r1, r0, lsl #1]!
   1575c:	cmp	r3, #37	; 0x25
   15760:	bne	15738 <__lxstat64@plt+0x4794>
   15764:	ldrb	r1, [r1, #1]
   15768:	cmp	r1, #115	; 0x73
   1576c:	beq	15750 <__lxstat64@plt+0x47ac>
   15770:	add	r0, sp, #4
   15774:	mov	r1, #1
   15778:	mov	r3, ip
   1577c:	bl	10ee4 <__vasprintf_chk@plt>
   15780:	cmn	r0, #1
   15784:	ble	15794 <__lxstat64@plt+0x47f0>
   15788:	ldr	r0, [sp, #4]
   1578c:	mov	sp, fp
   15790:	pop	{fp, pc}
   15794:	bl	10ecc <__errno_location@plt>
   15798:	ldr	r1, [r0]
   1579c:	mov	r0, #0
   157a0:	cmp	r1, #12
   157a4:	beq	157b0 <__lxstat64@plt+0x480c>
   157a8:	mov	sp, fp
   157ac:	pop	{fp, pc}
   157b0:	bl	156cc <__lxstat64@plt+0x4728>
   157b4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   157b8:	add	fp, sp, #24
   157bc:	sub	sp, sp, #8
   157c0:	str	r1, [sp, #4]
   157c4:	mov	r4, r0
   157c8:	ldr	r0, [sp, #4]
   157cc:	cmp	r4, #0
   157d0:	str	r0, [sp]
   157d4:	beq	15864 <__lxstat64@plt+0x48c0>
   157d8:	ldr	r0, [sp]
   157dc:	mov	r5, #0
   157e0:	mov	r7, r4
   157e4:	add	r6, r0, #4
   157e8:	str	r6, [sp]
   157ec:	ldr	r0, [r6, #-4]
   157f0:	bl	10ec0 <strlen@plt>
   157f4:	adds	r5, r0, r5
   157f8:	add	r6, r6, #4
   157fc:	mvncs	r5, #0
   15800:	subs	r7, r7, #1
   15804:	bne	157e8 <__lxstat64@plt+0x4844>
   15808:	cmn	r5, #1
   1580c:	ble	15888 <__lxstat64@plt+0x48e4>
   15810:	add	r0, r5, #1
   15814:	bl	1516c <__lxstat64@plt+0x41c8>
   15818:	mov	r8, r0
   1581c:	mov	r6, r0
   15820:	cmp	r4, #0
   15824:	beq	15874 <__lxstat64@plt+0x48d0>
   15828:	ldr	r0, [sp, #4]
   1582c:	add	r1, r0, #4
   15830:	str	r1, [sp, #4]
   15834:	ldr	r7, [r0]
   15838:	mov	r0, r7
   1583c:	bl	10ec0 <strlen@plt>
   15840:	mov	r5, r0
   15844:	mov	r0, r6
   15848:	mov	r1, r7
   1584c:	mov	r2, r5
   15850:	bl	10db8 <memcpy@plt>
   15854:	add	r6, r6, r5
   15858:	subs	r4, r4, #1
   1585c:	bne	15828 <__lxstat64@plt+0x4884>
   15860:	b	15874 <__lxstat64@plt+0x48d0>
   15864:	mov	r0, #1
   15868:	bl	1516c <__lxstat64@plt+0x41c8>
   1586c:	mov	r8, r0
   15870:	mov	r6, r0
   15874:	mov	r0, #0
   15878:	strb	r0, [r6]
   1587c:	mov	r0, r8
   15880:	sub	sp, fp, #24
   15884:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15888:	bl	10ecc <__errno_location@plt>
   1588c:	mov	r1, #75	; 0x4b
   15890:	mov	r8, #0
   15894:	str	r1, [r0]
   15898:	mov	r0, r8
   1589c:	sub	sp, fp, #24
   158a0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   158a4:	clz	r2, r1
   158a8:	clz	r3, r0
   158ac:	lsr	r2, r2, #5
   158b0:	lsr	r3, r3, #5
   158b4:	orrs	r2, r3, r2
   158b8:	movwne	r1, #1
   158bc:	movwne	r0, #1
   158c0:	cmp	r1, #0
   158c4:	beq	158f4 <__lxstat64@plt+0x4950>
   158c8:	mvn	r2, #-2147483648	; 0x80000000
   158cc:	udiv	r2, r2, r1
   158d0:	cmp	r2, r0
   158d4:	bcs	158f4 <__lxstat64@plt+0x4950>
   158d8:	push	{fp, lr}
   158dc:	mov	fp, sp
   158e0:	bl	10ecc <__errno_location@plt>
   158e4:	mov	r1, #12
   158e8:	str	r1, [r0]
   158ec:	mov	r0, #0
   158f0:	pop	{fp, pc}
   158f4:	b	10d58 <calloc@plt>
   158f8:	cmp	r0, #0
   158fc:	movweq	r0, #1
   15900:	cmn	r0, #1
   15904:	ble	1590c <__lxstat64@plt+0x4968>
   15908:	b	10e6c <malloc@plt>
   1590c:	push	{fp, lr}
   15910:	mov	fp, sp
   15914:	bl	10ecc <__errno_location@plt>
   15918:	mov	r1, #12
   1591c:	str	r1, [r0]
   15920:	mov	r0, #0
   15924:	pop	{fp, pc}
   15928:	push	{fp, lr}
   1592c:	mov	fp, sp
   15930:	cmp	r0, #0
   15934:	beq	15950 <__lxstat64@plt+0x49ac>
   15938:	cmp	r1, #0
   1593c:	beq	1595c <__lxstat64@plt+0x49b8>
   15940:	cmn	r1, #1
   15944:	ble	15968 <__lxstat64@plt+0x49c4>
   15948:	pop	{fp, lr}
   1594c:	b	10de8 <realloc@plt>
   15950:	mov	r0, r1
   15954:	pop	{fp, lr}
   15958:	b	158f8 <__lxstat64@plt+0x4954>
   1595c:	bl	15b04 <__lxstat64@plt+0x4b60>
   15960:	mov	r0, #0
   15964:	pop	{fp, pc}
   15968:	bl	10ecc <__errno_location@plt>
   1596c:	mov	r1, #12
   15970:	str	r1, [r0]
   15974:	mov	r0, #0
   15978:	pop	{fp, pc}
   1597c:	push	{r4, r5, r6, sl, fp, lr}
   15980:	add	fp, sp, #16
   15984:	mov	r4, r0
   15988:	bl	10e48 <__fpending@plt>
   1598c:	ldr	r6, [r4]
   15990:	mov	r5, r0
   15994:	mov	r0, r4
   15998:	bl	15a00 <__lxstat64@plt+0x4a5c>
   1599c:	tst	r6, #32
   159a0:	bne	159d8 <__lxstat64@plt+0x4a34>
   159a4:	cmp	r0, #0
   159a8:	mov	r4, r0
   159ac:	mvnne	r4, #0
   159b0:	cmp	r5, #0
   159b4:	bne	159e4 <__lxstat64@plt+0x4a40>
   159b8:	cmp	r0, #0
   159bc:	beq	159e4 <__lxstat64@plt+0x4a40>
   159c0:	bl	10ecc <__errno_location@plt>
   159c4:	ldr	r0, [r0]
   159c8:	subs	r4, r0, #9
   159cc:	mvnne	r4, #0
   159d0:	mov	r0, r4
   159d4:	pop	{r4, r5, r6, sl, fp, pc}
   159d8:	mvn	r4, #0
   159dc:	cmp	r0, #0
   159e0:	beq	159ec <__lxstat64@plt+0x4a48>
   159e4:	mov	r0, r4
   159e8:	pop	{r4, r5, r6, sl, fp, pc}
   159ec:	bl	10ecc <__errno_location@plt>
   159f0:	mov	r1, #0
   159f4:	str	r1, [r0]
   159f8:	mov	r0, r4
   159fc:	pop	{r4, r5, r6, sl, fp, pc}
   15a00:	push	{r4, r5, r6, sl, fp, lr}
   15a04:	add	fp, sp, #16
   15a08:	sub	sp, sp, #8
   15a0c:	mov	r4, r0
   15a10:	bl	10f08 <fileno@plt>
   15a14:	cmn	r0, #1
   15a18:	ble	15a8c <__lxstat64@plt+0x4ae8>
   15a1c:	mov	r0, r4
   15a20:	bl	10e90 <__freading@plt>
   15a24:	cmp	r0, #0
   15a28:	beq	15a54 <__lxstat64@plt+0x4ab0>
   15a2c:	mov	r0, r4
   15a30:	bl	10f08 <fileno@plt>
   15a34:	mov	r1, #1
   15a38:	mov	r2, #0
   15a3c:	mov	r3, #0
   15a40:	str	r1, [sp]
   15a44:	bl	10e30 <lseek64@plt>
   15a48:	and	r0, r0, r1
   15a4c:	cmn	r0, #1
   15a50:	beq	15a8c <__lxstat64@plt+0x4ae8>
   15a54:	mov	r0, r4
   15a58:	bl	15a9c <__lxstat64@plt+0x4af8>
   15a5c:	cmp	r0, #0
   15a60:	beq	15a8c <__lxstat64@plt+0x4ae8>
   15a64:	bl	10ecc <__errno_location@plt>
   15a68:	ldr	r6, [r0]
   15a6c:	mov	r5, r0
   15a70:	mov	r0, r4
   15a74:	bl	10f20 <fclose@plt>
   15a78:	cmp	r6, #0
   15a7c:	strne	r6, [r5]
   15a80:	mvnne	r0, #0
   15a84:	sub	sp, fp, #16
   15a88:	pop	{r4, r5, r6, sl, fp, pc}
   15a8c:	mov	r0, r4
   15a90:	sub	sp, fp, #16
   15a94:	pop	{r4, r5, r6, sl, fp, lr}
   15a98:	b	10f20 <fclose@plt>
   15a9c:	push	{r4, sl, fp, lr}
   15aa0:	add	fp, sp, #8
   15aa4:	sub	sp, sp, #8
   15aa8:	mov	r4, r0
   15aac:	cmp	r0, #0
   15ab0:	beq	15acc <__lxstat64@plt+0x4b28>
   15ab4:	mov	r0, r4
   15ab8:	bl	10e90 <__freading@plt>
   15abc:	cmp	r0, #0
   15ac0:	ldrbne	r0, [r4, #1]
   15ac4:	tstne	r0, #1
   15ac8:	bne	15adc <__lxstat64@plt+0x4b38>
   15acc:	mov	r0, r4
   15ad0:	sub	sp, fp, #8
   15ad4:	pop	{r4, sl, fp, lr}
   15ad8:	b	10d94 <fflush@plt>
   15adc:	mov	r0, #1
   15ae0:	mov	r2, #0
   15ae4:	mov	r3, #0
   15ae8:	str	r0, [sp]
   15aec:	mov	r0, r4
   15af0:	bl	15b2c <__lxstat64@plt+0x4b88>
   15af4:	mov	r0, r4
   15af8:	sub	sp, fp, #8
   15afc:	pop	{r4, sl, fp, lr}
   15b00:	b	10d94 <fflush@plt>
   15b04:	push	{r4, r5, r6, sl, fp, lr}
   15b08:	add	fp, sp, #16
   15b0c:	mov	r4, r0
   15b10:	bl	10ecc <__errno_location@plt>
   15b14:	ldr	r6, [r0]
   15b18:	mov	r5, r0
   15b1c:	mov	r0, r4
   15b20:	bl	10da0 <free@plt>
   15b24:	str	r6, [r5]
   15b28:	pop	{r4, r5, r6, sl, fp, pc}
   15b2c:	push	{r4, r5, r6, r7, fp, lr}
   15b30:	add	fp, sp, #16
   15b34:	sub	sp, sp, #8
   15b38:	mov	r4, r0
   15b3c:	ldr	r0, [r0, #4]
   15b40:	mov	r5, r3
   15b44:	mov	r6, r2
   15b48:	ldr	r1, [r4, #8]
   15b4c:	cmp	r1, r0
   15b50:	bne	15b6c <__lxstat64@plt+0x4bc8>
   15b54:	ldrd	r0, [r4, #16]
   15b58:	cmp	r1, r0
   15b5c:	bne	15b6c <__lxstat64@plt+0x4bc8>
   15b60:	ldr	r0, [r4, #36]	; 0x24
   15b64:	cmp	r0, #0
   15b68:	beq	15b84 <__lxstat64@plt+0x4be0>
   15b6c:	mov	r0, r4
   15b70:	mov	r2, r6
   15b74:	mov	r3, r5
   15b78:	sub	sp, fp, #16
   15b7c:	pop	{r4, r5, r6, r7, fp, lr}
   15b80:	b	10f2c <fseeko64@plt>
   15b84:	ldr	r7, [fp, #8]
   15b88:	mov	r0, r4
   15b8c:	bl	10f08 <fileno@plt>
   15b90:	mov	r2, r6
   15b94:	mov	r3, r5
   15b98:	str	r7, [sp]
   15b9c:	bl	10e30 <lseek64@plt>
   15ba0:	and	r2, r0, r1
   15ba4:	cmn	r2, #1
   15ba8:	mvneq	r0, #0
   15bac:	subeq	sp, fp, #16
   15bb0:	popeq	{r4, r5, r6, r7, fp, pc}
   15bb4:	strd	r0, [r4, #80]	; 0x50
   15bb8:	ldr	r0, [r4]
   15bbc:	bic	r0, r0, #16
   15bc0:	str	r0, [r4]
   15bc4:	mov	r0, #0
   15bc8:	sub	sp, fp, #16
   15bcc:	pop	{r4, r5, r6, r7, fp, pc}
   15bd0:	push	{fp, lr}
   15bd4:	mov	fp, sp
   15bd8:	mov	r0, #14
   15bdc:	bl	10f50 <nl_langinfo@plt>
   15be0:	movw	r1, #24664	; 0x6058
   15be4:	cmp	r0, #0
   15be8:	movt	r1, #1
   15bec:	movne	r1, r0
   15bf0:	movw	r0, #28769	; 0x7061
   15bf4:	ldrb	r2, [r1]
   15bf8:	movt	r0, #1
   15bfc:	cmp	r2, #0
   15c00:	movne	r0, r1
   15c04:	pop	{fp, pc}
   15c08:	push	{r4, r5, r6, r7, fp, lr}
   15c0c:	add	fp, sp, #16
   15c10:	sub	sp, sp, #8
   15c14:	add	r5, sp, #4
   15c18:	cmp	r0, #0
   15c1c:	mov	r7, r2
   15c20:	mov	r4, r1
   15c24:	movne	r5, r0
   15c28:	mov	r0, r5
   15c2c:	bl	10e54 <mbrtowc@plt>
   15c30:	mov	r6, r0
   15c34:	cmp	r7, #0
   15c38:	beq	15c5c <__lxstat64@plt+0x4cb8>
   15c3c:	cmn	r6, #2
   15c40:	bcc	15c5c <__lxstat64@plt+0x4cb8>
   15c44:	mov	r0, #0
   15c48:	bl	15ca4 <__lxstat64@plt+0x4d00>
   15c4c:	cmp	r0, #0
   15c50:	ldrbeq	r0, [r4]
   15c54:	moveq	r6, #1
   15c58:	streq	r0, [r5]
   15c5c:	mov	r0, r6
   15c60:	sub	sp, fp, #16
   15c64:	pop	{r4, r5, r6, r7, fp, pc}
   15c68:	cmp	r2, #0
   15c6c:	beq	15c9c <__lxstat64@plt+0x4cf8>
   15c70:	mvn	r3, #0
   15c74:	udiv	r3, r3, r2
   15c78:	cmp	r3, r1
   15c7c:	bcs	15c9c <__lxstat64@plt+0x4cf8>
   15c80:	push	{fp, lr}
   15c84:	mov	fp, sp
   15c88:	bl	10ecc <__errno_location@plt>
   15c8c:	mov	r1, #12
   15c90:	str	r1, [r0]
   15c94:	mov	r0, #0
   15c98:	pop	{fp, pc}
   15c9c:	mul	r1, r2, r1
   15ca0:	b	15928 <__lxstat64@plt+0x4984>
   15ca4:	push	{r4, sl, fp, lr}
   15ca8:	add	fp, sp, #8
   15cac:	sub	sp, sp, #264	; 0x108
   15cb0:	add	r1, sp, #7
   15cb4:	movw	r2, #257	; 0x101
   15cb8:	bl	15d08 <__lxstat64@plt+0x4d64>
   15cbc:	mov	r4, #0
   15cc0:	cmp	r0, #0
   15cc4:	bne	15cfc <__lxstat64@plt+0x4d58>
   15cc8:	movw	r1, #28775	; 0x7067
   15ccc:	add	r0, sp, #7
   15cd0:	movt	r1, #1
   15cd4:	bl	10d7c <strcmp@plt>
   15cd8:	cmp	r0, #0
   15cdc:	beq	15cfc <__lxstat64@plt+0x4d58>
   15ce0:	movw	r1, #28777	; 0x7069
   15ce4:	add	r0, sp, #7
   15ce8:	movt	r1, #1
   15cec:	bl	10d7c <strcmp@plt>
   15cf0:	mov	r4, r0
   15cf4:	cmp	r0, #0
   15cf8:	movwne	r4, #1
   15cfc:	mov	r0, r4
   15d00:	sub	sp, fp, #8
   15d04:	pop	{r4, sl, fp, pc}
   15d08:	push	{r4, r5, r6, r7, fp, lr}
   15d0c:	add	fp, sp, #16
   15d10:	mov	r4, r1
   15d14:	mov	r1, #0
   15d18:	mov	r6, r2
   15d1c:	bl	10f38 <setlocale@plt>
   15d20:	cmp	r0, #0
   15d24:	beq	15d54 <__lxstat64@plt+0x4db0>
   15d28:	mov	r7, r0
   15d2c:	bl	10ec0 <strlen@plt>
   15d30:	cmp	r0, r6
   15d34:	bcs	15d74 <__lxstat64@plt+0x4dd0>
   15d38:	add	r2, r0, #1
   15d3c:	mov	r0, r4
   15d40:	mov	r1, r7
   15d44:	bl	10db8 <memcpy@plt>
   15d48:	mov	r5, #0
   15d4c:	mov	r0, r5
   15d50:	pop	{r4, r5, r6, r7, fp, pc}
   15d54:	cmp	r6, #0
   15d58:	mov	r5, #22
   15d5c:	movne	r0, #0
   15d60:	strbne	r0, [r4]
   15d64:	movne	r0, r5
   15d68:	popne	{r4, r5, r6, r7, fp, pc}
   15d6c:	mov	r0, r5
   15d70:	pop	{r4, r5, r6, r7, fp, pc}
   15d74:	mov	r5, #34	; 0x22
   15d78:	cmp	r6, #0
   15d7c:	beq	15d9c <__lxstat64@plt+0x4df8>
   15d80:	sub	r6, r6, #1
   15d84:	mov	r0, r4
   15d88:	mov	r1, r7
   15d8c:	mov	r2, r6
   15d90:	bl	10db8 <memcpy@plt>
   15d94:	mov	r0, #0
   15d98:	strb	r0, [r4, r6]
   15d9c:	mov	r0, r5
   15da0:	pop	{r4, r5, r6, r7, fp, pc}
   15da4:	mov	r1, #0
   15da8:	b	10f38 <setlocale@plt>
   15dac:	cmp	r3, #0
   15db0:	cmpeq	r2, #0
   15db4:	bne	15dcc <__lxstat64@plt+0x4e28>
   15db8:	cmp	r1, #0
   15dbc:	cmpeq	r0, #0
   15dc0:	mvnne	r1, #0
   15dc4:	mvnne	r0, #0
   15dc8:	b	15de8 <__lxstat64@plt+0x4e44>
   15dcc:	sub	sp, sp, #8
   15dd0:	push	{sp, lr}
   15dd4:	bl	15df8 <__lxstat64@plt+0x4e54>
   15dd8:	ldr	lr, [sp, #4]
   15ddc:	add	sp, sp, #8
   15de0:	pop	{r2, r3}
   15de4:	bx	lr
   15de8:	push	{r1, lr}
   15dec:	mov	r0, #8
   15df0:	bl	10d70 <raise@plt>
   15df4:	pop	{r1, pc}
   15df8:	cmp	r1, r3
   15dfc:	cmpeq	r0, r2
   15e00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e04:	mov	r4, r0
   15e08:	movcc	r0, #0
   15e0c:	mov	r5, r1
   15e10:	ldr	lr, [sp, #36]	; 0x24
   15e14:	movcc	r1, r0
   15e18:	bcc	15f14 <__lxstat64@plt+0x4f70>
   15e1c:	cmp	r3, #0
   15e20:	clzeq	ip, r2
   15e24:	clzne	ip, r3
   15e28:	addeq	ip, ip, #32
   15e2c:	cmp	r5, #0
   15e30:	clzeq	r1, r4
   15e34:	addeq	r1, r1, #32
   15e38:	clzne	r1, r5
   15e3c:	sub	ip, ip, r1
   15e40:	sub	sl, ip, #32
   15e44:	lsl	r9, r3, ip
   15e48:	rsb	fp, ip, #32
   15e4c:	orr	r9, r9, r2, lsl sl
   15e50:	orr	r9, r9, r2, lsr fp
   15e54:	lsl	r8, r2, ip
   15e58:	cmp	r5, r9
   15e5c:	cmpeq	r4, r8
   15e60:	movcc	r0, #0
   15e64:	movcc	r1, r0
   15e68:	bcc	15e84 <__lxstat64@plt+0x4ee0>
   15e6c:	mov	r0, #1
   15e70:	subs	r4, r4, r8
   15e74:	lsl	r1, r0, sl
   15e78:	orr	r1, r1, r0, lsr fp
   15e7c:	lsl	r0, r0, ip
   15e80:	sbc	r5, r5, r9
   15e84:	cmp	ip, #0
   15e88:	beq	15f14 <__lxstat64@plt+0x4f70>
   15e8c:	lsr	r6, r8, #1
   15e90:	orr	r6, r6, r9, lsl #31
   15e94:	lsr	r7, r9, #1
   15e98:	mov	r2, ip
   15e9c:	b	15ec0 <__lxstat64@plt+0x4f1c>
   15ea0:	subs	r3, r4, r6
   15ea4:	sbc	r8, r5, r7
   15ea8:	adds	r3, r3, r3
   15eac:	adc	r8, r8, r8
   15eb0:	adds	r4, r3, #1
   15eb4:	adc	r5, r8, #0
   15eb8:	subs	r2, r2, #1
   15ebc:	beq	15edc <__lxstat64@plt+0x4f38>
   15ec0:	cmp	r5, r7
   15ec4:	cmpeq	r4, r6
   15ec8:	bcs	15ea0 <__lxstat64@plt+0x4efc>
   15ecc:	adds	r4, r4, r4
   15ed0:	adc	r5, r5, r5
   15ed4:	subs	r2, r2, #1
   15ed8:	bne	15ec0 <__lxstat64@plt+0x4f1c>
   15edc:	lsr	r3, r4, ip
   15ee0:	orr	r3, r3, r5, lsl fp
   15ee4:	lsr	r2, r5, ip
   15ee8:	orr	r3, r3, r5, lsr sl
   15eec:	adds	r0, r0, r4
   15ef0:	mov	r4, r3
   15ef4:	lsl	r3, r2, ip
   15ef8:	orr	r3, r3, r4, lsl sl
   15efc:	lsl	ip, r4, ip
   15f00:	orr	r3, r3, r4, lsr fp
   15f04:	adc	r1, r1, r5
   15f08:	subs	r0, r0, ip
   15f0c:	mov	r5, r2
   15f10:	sbc	r1, r1, r3
   15f14:	cmp	lr, #0
   15f18:	strdne	r4, [lr]
   15f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15f20:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15f24:	mov	r7, r0
   15f28:	ldr	r6, [pc, #72]	; 15f78 <__lxstat64@plt+0x4fd4>
   15f2c:	ldr	r5, [pc, #72]	; 15f7c <__lxstat64@plt+0x4fd8>
   15f30:	add	r6, pc, r6
   15f34:	add	r5, pc, r5
   15f38:	sub	r6, r6, r5
   15f3c:	mov	r8, r1
   15f40:	mov	r9, r2
   15f44:	bl	10d38 <calloc@plt-0x20>
   15f48:	asrs	r6, r6, #2
   15f4c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15f50:	mov	r4, #0
   15f54:	add	r4, r4, #1
   15f58:	ldr	r3, [r5], #4
   15f5c:	mov	r2, r9
   15f60:	mov	r1, r8
   15f64:	mov	r0, r7
   15f68:	blx	r3
   15f6c:	cmp	r6, r4
   15f70:	bne	15f54 <__lxstat64@plt+0x4fb0>
   15f74:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15f78:	ldrdeq	r1, [r1], -r4
   15f7c:	andeq	r1, r1, ip, asr #31
   15f80:	bx	lr
   15f84:	ldr	r3, [pc, #12]	; 15f98 <__lxstat64@plt+0x4ff4>
   15f88:	mov	r1, #0
   15f8c:	add	r3, pc, r3
   15f90:	ldr	r2, [r3]
   15f94:	b	10ed8 <__cxa_atexit@plt>
   15f98:	andeq	r2, r1, r8, asr #2

Disassembly of section .fini:

00015f9c <.fini>:
   15f9c:	push	{r3, lr}
   15fa0:	pop	{r3, pc}
