

================================================================
== Vitis HLS Report for 'MAC'
================================================================
* Date:           Wed Oct 30 08:48:07 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MAC
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|        18|         13|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 13, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.78>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 21 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%z = alloca i32 1"   --->   Operation 22 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pow = alloca i32 1"   --->   Operation 23 'alloca' 'pow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [MAC.c:7]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %j"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %j, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j" [MAC.c:7]   --->   Operation 35 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%c_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c" [MAC.c:7]   --->   Operation 36 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b" [MAC.c:7]   --->   Operation 37 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a" [MAC.c:7]   --->   Operation 38 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 0, i31 %i" [MAC.c:26]   --->   Operation 39 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 1, i32 %pow" [MAC.c:26]   --->   Operation 40 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %b_read, i32 %z" [MAC.c:26]   --->   Operation 41 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %c_read, i32 %y" [MAC.c:26]   --->   Operation 42 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body" [MAC.c:26]   --->   Operation 43 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_load = load i31 %i"   --->   Operation 44 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load"   --->   Operation 45 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.43ns)   --->   "%icmp_ln26 = icmp_slt  i32 %i_cast, i32 %j_read" [MAC.c:26]   --->   Operation 47 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.66ns)   --->   "%i_1 = add i31 %i_load, i31 1"   --->   Operation 48 'add' 'i_1' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.end.loopexit, void %for.body.split" [MAC.c:26]   --->   Operation 49 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%z_load = load i32 %z" [MAC.c:38]   --->   Operation 50 'load' 'z_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%pow_load = load i32 %pow" [MAC.c:40]   --->   Operation 51 'load' 'pow_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (5.09ns)   --->   "%tmp_1 = fcmp_ogt  i32 %z_load, i32 0" [MAC.c:28]   --->   Operation 52 'fcmp' 'tmp_1' <Predicate = (icmp_ln26)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [4/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 53 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 %i_1, i31 %i" [MAC.c:26]   --->   Operation 54 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %z_load" [MAC.c:28]   --->   Operation 55 'bitcast' 'bitcast_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30" [MAC.c:28]   --->   Operation 56 'partselect' 'tmp' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28" [MAC.c:28]   --->   Operation 57 'trunc' 'trunc_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.47ns)   --->   "%icmp_ln28 = icmp_ne  i8 %tmp, i8 255" [MAC.c:28]   --->   Operation 58 'icmp' 'icmp_ln28' <Predicate = (icmp_ln26)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.40ns)   --->   "%icmp_ln28_1 = icmp_eq  i23 %trunc_ln28, i23 0" [MAC.c:28]   --->   Operation 59 'icmp' 'icmp_ln28_1' <Predicate = (icmp_ln26)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln28 = or i1 %icmp_ln28_1, i1 %icmp_ln28" [MAC.c:28]   --->   Operation 60 'or' 'or_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/2] (5.09ns)   --->   "%tmp_1 = fcmp_ogt  i32 %z_load, i32 0" [MAC.c:28]   --->   Operation 61 'fcmp' 'tmp_1' <Predicate = (icmp_ln26)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%and_ln28 = and i1 %or_ln28, i1 %tmp_1" [MAC.c:28]   --->   Operation 62 'and' 'and_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %and_ln28, i32 1, i32 -1" [MAC.c:37]   --->   Operation 63 'select' 'select_ln37' <Predicate = (icmp_ln26)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [3/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 64 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.78>
ST_3 : Operation 65 [4/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 65 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [4/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 66 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [2/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 67 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 68 [3/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 68 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [3/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 69 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 70 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 71 [2/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 71 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [2/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 72 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %pow_1, i32 %pow" [MAC.c:26]   --->   Operation 73 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 1.61>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%y_load_1 = load i32 %y" [MAC.c:47]   --->   Operation 99 'load' 'y_load_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln47 = ret i32 %y_load_1" [MAC.c:47]   --->   Operation 100 'ret' 'ret_ln47' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 74 [1/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 74 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 75 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 76 [4/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 76 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [7/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 77 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.92>
ST_8 : Operation 78 [3/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 78 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [6/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 79 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 80 [2/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 80 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [5/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 81 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 82 [1/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 82 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [4/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 83 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [MAC.c:37]   --->   Operation 84 'load' 'y_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_11 : Operation 85 [7/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 85 'fadd' 'y_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [3/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 86 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 87 [6/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 87 'fadd' 'y_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [2/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 88 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 89 [5/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 89 'fadd' 'y_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 90 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 91 [4/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 91 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %z_1, i32 %z" [MAC.c:26]   --->   Operation 92 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 93 [3/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 93 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 94 [2/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 94 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 95 [1/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 95 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.61>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [MAC.c:15]   --->   Operation 96 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %y_1, i32 %y" [MAC.c:26]   --->   Operation 97 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body" [MAC.c:26]   --->   Operation 98 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                 (alloca       ) [ 0111111111111111111]
z                 (alloca       ) [ 0111111111111110000]
pow               (alloca       ) [ 0111110000000000000]
i                 (alloca       ) [ 0100000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000]
spectopmodule_ln7 (spectopmodule) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
j_read            (read         ) [ 0000000000000000000]
c_read            (read         ) [ 0000000000000000000]
b_read            (read         ) [ 0000000000000000000]
a_read            (read         ) [ 0011111000000000000]
store_ln26        (store        ) [ 0000000000000000000]
store_ln26        (store        ) [ 0000000000000000000]
store_ln26        (store        ) [ 0000000000000000000]
store_ln26        (store        ) [ 0000000000000000000]
br_ln26           (br           ) [ 0000000000000000000]
i_load            (load         ) [ 0000000000000000000]
i_cast            (zext         ) [ 0000000000000000000]
specpipeline_ln0  (specpipeline ) [ 0000000000000000000]
icmp_ln26         (icmp         ) [ 0111111111111100000]
i_1               (add          ) [ 0000000000000000000]
br_ln26           (br           ) [ 0000000000000000000]
z_load            (load         ) [ 0011111111111100000]
pow_load          (load         ) [ 0011111111100000000]
store_ln26        (store        ) [ 0000000000000000000]
bitcast_ln28      (bitcast      ) [ 0000000000000000000]
tmp               (partselect   ) [ 0000000000000000000]
trunc_ln28        (trunc        ) [ 0000000000000000000]
icmp_ln28         (icmp         ) [ 0000000000000000000]
icmp_ln28_1       (icmp         ) [ 0000000000000000000]
or_ln28           (or           ) [ 0000000000000000000]
tmp_1             (fcmp         ) [ 0000000000000000000]
and_ln28          (and          ) [ 0000000000000000000]
select_ln37       (select       ) [ 0001111000000000000]
pow_1             (fmul         ) [ 0000010000000000000]
store_ln26        (store        ) [ 0000000000000000000]
mul               (fmul         ) [ 0000000111100000000]
mul4              (fmul         ) [ 0000000111111100000]
mul2              (fmul         ) [ 0111100000011111110]
y_load            (load         ) [ 0111100000001111110]
z_1               (fsub         ) [ 0100000000000010000]
store_ln26        (store        ) [ 0000000000000000000]
y_1               (fadd         ) [ 0000010000000000001]
specloopname_ln15 (specloopname ) [ 0000000000000000000]
store_ln26        (store        ) [ 0000000000000000000]
br_ln26           (br           ) [ 0000000000000000000]
y_load_1          (load         ) [ 0000000000000000000]
ret_ln47          (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="y_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="z_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="pow_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pow/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="j_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="c_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="z_1/7 y_1/11 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="pow_1/1 mul/3 mul2/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="32" slack="2"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pow_1 mul mul2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_1 y_1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln26_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="31" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln26_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln26_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln26_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="31" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln26_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="i_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="31" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="z_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="pow_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pow_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln26_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="31" slack="0"/>
<pin id="177" dir="0" index="1" bw="31" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="bitcast_ln28_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="0" index="3" bw="6" slack="0"/>
<pin id="188" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln28_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln28_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln28_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="23" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="or_ln28_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="and_ln28_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln37_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="0"/>
<pin id="225" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln26_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="4"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="y_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="10"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln26_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="13"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/14 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln26_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="32" slack="17"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/18 "/>
</bind>
</comp>

<comp id="248" class="1004" name="y_load_1_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="4"/>
<pin id="250" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load_1/5 "/>
</bind>
</comp>

<comp id="251" class="1005" name="y_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="259" class="1005" name="z_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="266" class="1005" name="pow_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pow "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="0"/>
<pin id="275" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="280" class="1005" name="a_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2"/>
<pin id="282" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln26_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="289" class="1005" name="z_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_load "/>
</bind>
</comp>

<comp id="296" class="1005" name="pow_load_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pow_load "/>
</bind>
</comp>

<comp id="303" class="1005" name="select_ln37_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="309" class="1005" name="mul4_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="314" class="1005" name="y_load_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="104" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="127"><net_src comp="100" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="88" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="82" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="76" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="148" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="179"><net_src comp="161" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="180" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="183" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="193" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="197" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="113" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="118" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="242"><net_src comp="124" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="124" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="60" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="262"><net_src comp="64" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="269"><net_src comp="68" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="276"><net_src comp="72" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="283"><net_src comp="94" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="288"><net_src comp="155" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="167" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="299"><net_src comp="171" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="306"><net_src comp="221" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="312"><net_src comp="109" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="317"><net_src comp="234" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="100" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: MAC : a | {1 }
	Port: MAC : b | {1 }
	Port: MAC : c | {1 }
	Port: MAC : j | {1 }
  - Chain level:
	State 1
		store_ln26 : 1
		store_ln26 : 1
		i_load : 1
		i_cast : 2
		icmp_ln26 : 3
		i_1 : 2
		br_ln26 : 4
		z_load : 1
		pow_load : 1
		tmp_1 : 2
		pow_1 : 2
		store_ln26 : 3
	State 2
		tmp : 1
		trunc_ln28 : 1
		icmp_ln28 : 2
		icmp_ln28_1 : 2
		or_ln28 : 3
		and_ln28 : 3
		select_ln37 : 3
	State 3
	State 4
	State 5
		ret_ln47 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		y_1 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_104     |    3    |   143   |   140   |
|          |     grp_fu_109     |    3    |   143   |   140   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_100     |    2    |   306   |   231   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln26_fu_155  |    0    |    0    |    18   |
|   icmp   |  icmp_ln28_fu_197  |    0    |    0    |    11   |
|          | icmp_ln28_1_fu_203 |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|    add   |     i_1_fu_161     |    0    |    0    |    38   |
|----------|--------------------|---------|---------|---------|
|  select  | select_ln37_fu_221 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln28_fu_209   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln28_fu_215  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  j_read_read_fu_76 |    0    |    0    |    0    |
|   read   |  c_read_read_fu_82 |    0    |    0    |    0    |
|          |  b_read_read_fu_88 |    0    |    0    |    0    |
|          |  a_read_read_fu_94 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_113     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |    i_cast_fu_151   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_183     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln28_fu_193 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    8    |   592   |   629   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   a_read_reg_280  |   32   |
|     i_reg_273     |   31   |
| icmp_ln26_reg_285 |    1   |
|    mul4_reg_309   |   32   |
|  pow_load_reg_296 |   32   |
|    pow_reg_266    |   32   |
|      reg_118      |   32   |
|      reg_124      |   32   |
|select_ln37_reg_303|   32   |
|   y_load_reg_314  |   32   |
|     y_reg_251     |   32   |
|   z_load_reg_289  |   32   |
|     z_reg_259     |   32   |
+-------------------+--------+
|       Total       |   384  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_100 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_100 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_104 |  p0  |   4  |  32  |   128  ||    17   |
| grp_fu_104 |  p1  |   3  |  32  |   96   ||    13   |
| grp_fu_113 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   448  || 8.17971 ||    61   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   592  |   629  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   61   |
|  Register |    -   |    -   |   384  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |   976  |   690  |
+-----------+--------+--------+--------+--------+
