

================================================================
== Vivado HLS Report for 'bubble_sort'
================================================================
* Date:           Thu Mar  1 00:53:02 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_Bubblesort.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    ?|    6|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- FOR1    |    4|    ?|   4 ~ ?  |          -|          -| 1 ~ 10 |    no    |
        | + FOR2   |    2|    ?|         2|          -|          -|  1 ~ ? |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp & tmp_2)
	2  / (tmp & !tmp_2 & tmp_8)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_5 (2)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10 x i64]* %arr) nounwind, !map !13

ST_1: StgValue_6 (3)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @bubble_sort_str) nounwind

ST_1: StgValue_7 (4)  [1/1] 1.59ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:19
:2  br label %1


 <State 2>: 3.10ns
ST_2: j (6)  [1/1] 0.00ns
:0  %j = phi i4 [ 0, %0 ], [ %j_1, %7 ]

ST_2: lastSwap (7)  [1/1] 0.00ns
:1  %lastSwap = phi i8 [ 9, %0 ], [ %lastSwap_1, %7 ]

ST_2: tmp (8)  [1/1] 3.10ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:19
:2  %tmp = icmp ult i4 %j, -6

ST_2: StgValue_11 (9)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)

ST_2: j_1 (10)  [1/1] 2.35ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:19
:4  %j_1 = add i4 %j, 1

ST_2: StgValue_13 (11)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:19
:5  br i1 %tmp, label %2, label %.loopexit

ST_2: StgValue_14 (13)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:20
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

ST_2: tmp_1 (14)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:20
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind

ST_2: StgValue_16 (15)  [1/1] 1.59ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
:2  br label %3


 <State 3>: 4.64ns
ST_3: lastSwap_1 (17)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
:0  %lastSwap_1 = phi i8 [ -1, %2 ], [ %currentSwap_1, %._crit_edge ]

ST_3: is_sorted (18)  [1/1] 0.00ns
:1  %is_sorted = phi i2 [ 1, %2 ], [ %is_sorted_1, %._crit_edge ]

ST_3: currentSwap (19)  [1/1] 0.00ns
:2  %currentSwap = phi i7 [ 0, %2 ], [ %i, %._crit_edge ]

ST_3: index_1_assign_cast (20)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
:3  %index_1_assign_cast = zext i7 %currentSwap to i8

ST_3: tmp_2 (21)  [1/1] 2.91ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
:4  %tmp_2 = icmp slt i8 %index_1_assign_cast, %lastSwap

ST_3: i (22)  [1/1] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:5  %i = add i7 %currentSwap, 1

ST_3: StgValue_23 (23)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
:6  br i1 %tmp_2, label %4, label %6

ST_3: tmp_3 (28)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:3  %tmp_3 = zext i7 %currentSwap to i64

ST_3: arr_addr (29)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:4  %arr_addr = getelementptr [10 x i64]* %arr, i64 0, i64 %tmp_3

ST_3: b (30)  [2/2] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:5  %b = load i64* %arr_addr, align 8

ST_3: tmp_6 (31)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:6  %tmp_6 = zext i7 %i to i64

ST_3: arr_addr_1 (32)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:7  %arr_addr_1 = getelementptr [10 x i64]* %arr, i64 0, i64 %tmp_6

ST_3: arr_load_1 (33)  [2/2] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:8  %arr_load_1 = load i64* %arr_addr_1, align 8

ST_3: tmp_8 (46)  [1/1] 2.07ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:34
:0  %tmp_8 = icmp eq i2 %is_sorted, 0

ST_3: StgValue_31 (47)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:34
:1  br i1 %tmp_8, label %7, label %.loopexit

ST_3: empty_2 (49)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:36
:0  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp_1) nounwind

ST_3: StgValue_33 (50)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:19
:1  br label %1

ST_3: StgValue_34 (52)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:37
.loopexit:0  ret void


 <State 4>: 7.64ns
ST_4: StgValue_35 (25)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:25
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str1) nounwind

ST_4: tmp_s (26)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:25
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str1) nounwind

ST_4: StgValue_37 (27)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 0, i32 5, [1 x i8]* @p_str2) nounwind

ST_4: b (30)  [1/2] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:5  %b = load i64* %arr_addr, align 8

ST_4: arr_load_1 (33)  [1/2] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:8  %arr_load_1 = load i64* %arr_addr_1, align 8

ST_4: tmp_7 (34)  [1/1] 3.73ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:9  %tmp_7 = icmp sgt i64 %b, %arr_load_1

ST_4: StgValue_41 (35)  [1/1] 1.59ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:26
:10  br i1 %tmp_7, label %5, label %._crit_edge

ST_4: StgValue_42 (37)  [1/1] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:7->RTL_Bubblesort.prj/solution1/bubblesort.c:28
:0  store i64 %arr_load_1, i64* %arr_addr, align 8

ST_4: StgValue_43 (38)  [1/1] 2.32ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:8->RTL_Bubblesort.prj/solution1/bubblesort.c:28
:1  store i64 %b, i64* %arr_addr_1, align 8

ST_4: StgValue_44 (39)  [1/1] 1.59ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:31
:2  br label %._crit_edge

ST_4: currentSwap_1 (41)  [1/1] 0.00ns
._crit_edge:0  %currentSwap_1 = phi i8 [ %index_1_assign_cast, %5 ], [ %lastSwap_1, %4 ]

ST_4: is_sorted_1 (42)  [1/1] 0.00ns
._crit_edge:1  %is_sorted_1 = phi i2 [ 0, %5 ], [ %is_sorted, %4 ]

ST_4: empty (43)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:32
._crit_edge:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str1, i32 %tmp_s) nounwind

ST_4: StgValue_48 (44)  [1/1] 0.00ns  loc: RTL_Bubblesort.prj/solution1/bubblesort.c:24
._crit_edge:3  br label %3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5          (specbitsmap      ) [ 00000]
StgValue_6          (spectopmodule    ) [ 00000]
StgValue_7          (br               ) [ 01111]
j                   (phi              ) [ 00100]
lastSwap            (phi              ) [ 00111]
tmp                 (icmp             ) [ 00111]
StgValue_11         (speclooptripcount) [ 00000]
j_1                 (add              ) [ 01111]
StgValue_13         (br               ) [ 00000]
StgValue_14         (specloopname     ) [ 00000]
tmp_1               (specregionbegin  ) [ 00011]
StgValue_16         (br               ) [ 00111]
lastSwap_1          (phi              ) [ 01111]
is_sorted           (phi              ) [ 00011]
currentSwap         (phi              ) [ 00010]
index_1_assign_cast (zext             ) [ 00001]
tmp_2               (icmp             ) [ 00111]
i                   (add              ) [ 00111]
StgValue_23         (br               ) [ 00000]
tmp_3               (zext             ) [ 00000]
arr_addr            (getelementptr    ) [ 00001]
tmp_6               (zext             ) [ 00000]
arr_addr_1          (getelementptr    ) [ 00001]
tmp_8               (icmp             ) [ 00111]
StgValue_31         (br               ) [ 00000]
empty_2             (specregionend    ) [ 00000]
StgValue_33         (br               ) [ 01111]
StgValue_34         (ret              ) [ 00000]
StgValue_35         (specloopname     ) [ 00000]
tmp_s               (specregionbegin  ) [ 00000]
StgValue_37         (speclooptripcount) [ 00000]
b                   (load             ) [ 00000]
arr_load_1          (load             ) [ 00000]
tmp_7               (icmp             ) [ 00111]
StgValue_41         (br               ) [ 00000]
StgValue_42         (store            ) [ 00000]
StgValue_43         (store            ) [ 00000]
StgValue_44         (br               ) [ 00000]
currentSwap_1       (phi              ) [ 00111]
is_sorted_1         (phi              ) [ 00111]
empty               (specregionend    ) [ 00000]
StgValue_48         (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bubble_sort_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="arr_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="7" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="4" slack="0"/>
<pin id="63" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="3" bw="4" slack="0"/>
<pin id="74" dir="0" index="4" bw="64" slack="0"/>
<pin id="64" dir="1" index="2" bw="64" slack="0"/>
<pin id="75" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="b/3 arr_load_1/3 StgValue_42/4 StgValue_43/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="arr_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr_1/3 "/>
</bind>
</comp>

<comp id="79" class="1005" name="j_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="1"/>
<pin id="81" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="j_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="lastSwap_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="1"/>
<pin id="92" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lastSwap (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="lastSwap_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="8" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lastSwap/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="lastSwap_1_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="1"/>
<pin id="104" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lastSwap_1 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="lastSwap_1_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="8" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lastSwap_1/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="is_sorted_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="1"/>
<pin id="117" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="is_sorted (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="is_sorted_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="2" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_sorted/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="currentSwap_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="1"/>
<pin id="129" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="currentSwap (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="currentSwap_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="7" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currentSwap/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="currentSwap_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="1"/>
<pin id="140" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="currentSwap_1 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="currentSwap_1_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="8" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currentSwap_1/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="is_sorted_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="1"/>
<pin id="152" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="is_sorted_1 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="is_sorted_1_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="2" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_sorted_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="index_1_assign_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_1_assign_cast/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="1"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_6_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_8_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_7_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="217" class="1005" name="j_1_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="index_1_assign_cast_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index_1_assign_cast "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="235" class="1005" name="arr_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="arr_addr_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="38" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="66" pin="3"/><net_sink comp="61" pin=3"/></net>

<net id="77"><net_src comp="61" pin="5"/><net_sink comp="61" pin=1"/></net>

<net id="78"><net_src comp="61" pin="2"/><net_sink comp="61" pin=4"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="113"><net_src comp="102" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="138" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="148"><net_src comp="102" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="150" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="115" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="162"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="167"><net_src comp="83" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="83" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="131" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="90" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="131" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="131" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="199"><net_src comp="185" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="205"><net_src comp="119" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="61" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="61" pin="5"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="163" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="169" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="225"><net_src comp="175" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="233"><net_src comp="185" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="238"><net_src comp="54" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="243"><net_src comp="66" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="61" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr | {4 }
 - Input state : 
	Port: bubble_sort : arr | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		j_1 : 1
		StgValue_13 : 2
	State 3
		index_1_assign_cast : 1
		tmp_2 : 2
		i : 1
		StgValue_23 : 3
		tmp_3 : 1
		arr_addr : 2
		b : 3
		tmp_6 : 2
		arr_addr_1 : 3
		arr_load_1 : 4
		tmp_8 : 1
		StgValue_31 : 2
	State 4
		tmp_7 : 1
		StgValue_41 : 2
		StgValue_42 : 1
		StgValue_43 : 1
		currentSwap_1 : 3
		is_sorted_1 : 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         j_1_fu_169         |    17   |    9    |
|          |          i_fu_185          |    26   |    12   |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_163         |    0    |    2    |
|   icmp   |        tmp_2_fu_179        |    0    |    4    |
|          |        tmp_8_fu_201        |    0    |    1    |
|          |        tmp_7_fu_207        |    0    |    32   |
|----------|----------------------------|---------|---------|
|          | index_1_assign_cast_fu_175 |    0    |    0    |
|   zext   |        tmp_3_fu_191        |    0    |    0    |
|          |        tmp_6_fu_196        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    43   |    60   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     arr_addr_1_reg_240    |    4   |
|      arr_addr_reg_235     |    4   |
|   currentSwap_1_reg_138   |    8   |
|    currentSwap_reg_127    |    7   |
|         i_reg_230         |    7   |
|index_1_assign_cast_reg_222|    8   |
|    is_sorted_1_reg_150    |    2   |
|     is_sorted_reg_115     |    2   |
|        j_1_reg_217        |    4   |
|          j_reg_79         |    4   |
|     lastSwap_1_reg_102    |    8   |
|      lastSwap_reg_90      |    8   |
|        tmp_reg_213        |    1   |
+---------------------------+--------+
|           Total           |   67   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_61  |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_61  |  p3  |   2  |   4  |    8   ||    9    |
|   lastSwap_reg_90  |  p0  |   2  |   8  |   16   ||    9    |
| lastSwap_1_reg_102 |  p0  |   2  |   8  |   16   ||    9    |
|  is_sorted_reg_115 |  p0  |   2  |   2  |    4   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   52   ||   7.94  ||    45   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   43   |   60   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   110  |   105  |
+-----------+--------+--------+--------+
