// Seed: 3755318867
module module_0 (
    input  wire  id_0,
    input  wor   id_1,
    output wor   id_2,
    input  wand  id_3,
    output uwire id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  tri1  id_7,
    output tri1  id_8,
    output tri0  id_9
);
  logic id_11;
  wire  id_12;
  wire  id_13;
endmodule
module module_1 #(
    parameter id_15 = 32'd17,
    parameter id_6  = 32'd6
) (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri1 _id_6,
    output uwire id_7,
    output wire id_8,
    output uwire id_9,
    input wand id_10,
    output wor id_11,
    input uwire id_12,
    input tri id_13
);
  logic _id_15;
  ;
  wand [id_15 : id_6] id_16 = -1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_4,
      id_12,
      id_4,
      id_0,
      id_5,
      id_13,
      id_11,
      id_9
  );
  assign modCall_1.id_8 = 0;
  assign id_11 = -1;
endmodule
