#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020c3a1c6cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000020c3a20b0b0_0 .net "PC", 31 0, v0000020c3a205940_0;  1 drivers
v0000020c3a20bf10_0 .var "clk", 0 0;
v0000020c3a20a750_0 .net "clkout", 0 0, L_0000020c3a20cef0;  1 drivers
v0000020c3a20b150_0 .net "cycles_consumed", 31 0, v0000020c3a20a1b0_0;  1 drivers
v0000020c3a20a7f0_0 .var "rst", 0 0;
S_0000020c3a1c7010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000020c3a1c6cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000020c3a1df3d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c3a1df408 .param/l "add" 0 4 5, C4<100000>;
P_0000020c3a1df440 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c3a1df478 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c3a1df4b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c3a1df4e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c3a1df520 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c3a1df558 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c3a1df590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c3a1df5c8 .param/l "j" 0 4 12, C4<000010>;
P_0000020c3a1df600 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c3a1df638 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c3a1df670 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c3a1df6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c3a1df6e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c3a1df718 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c3a1df750 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c3a1df788 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c3a1df7c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c3a1df7f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c3a1df830 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c3a1df868 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c3a1df8a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c3a1df8d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c3a1df910 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c3a1df948 .param/l "xori" 0 4 8, C4<001110>;
L_0000020c3a20c320 .functor NOT 1, v0000020c3a20a7f0_0, C4<0>, C4<0>, C4<0>;
L_0000020c3a20cb00 .functor NOT 1, v0000020c3a20a7f0_0, C4<0>, C4<0>, C4<0>;
L_0000020c3a20cc50 .functor NOT 1, v0000020c3a20a7f0_0, C4<0>, C4<0>, C4<0>;
L_0000020c3a20c400 .functor NOT 1, v0000020c3a20a7f0_0, C4<0>, C4<0>, C4<0>;
L_0000020c3a20cd30 .functor NOT 1, v0000020c3a20a7f0_0, C4<0>, C4<0>, C4<0>;
L_0000020c3a20ccc0 .functor NOT 1, v0000020c3a20a7f0_0, C4<0>, C4<0>, C4<0>;
L_0000020c3a20c710 .functor NOT 1, v0000020c3a20a7f0_0, C4<0>, C4<0>, C4<0>;
L_0000020c3a20c470 .functor NOT 1, v0000020c3a20a7f0_0, C4<0>, C4<0>, C4<0>;
L_0000020c3a20cef0 .functor OR 1, v0000020c3a20bf10_0, v0000020c3a1d3ad0_0, C4<0>, C4<0>;
L_0000020c3a20c2b0 .functor OR 1, L_0000020c3a28fce0, L_0000020c3a28e480, C4<0>, C4<0>;
L_0000020c3a20c080 .functor AND 1, L_0000020c3a28f920, L_0000020c3a28e520, C4<1>, C4<1>;
L_0000020c3a20c0f0 .functor NOT 1, v0000020c3a20a7f0_0, C4<0>, C4<0>, C4<0>;
L_0000020c3a20cb70 .functor OR 1, L_0000020c3a28fba0, L_0000020c3a28e0c0, C4<0>, C4<0>;
L_0000020c3a20cda0 .functor OR 1, L_0000020c3a20cb70, L_0000020c3a28e200, C4<0>, C4<0>;
L_0000020c3a20c780 .functor OR 1, L_0000020c3a28f060, L_0000020c3a2a19e0, C4<0>, C4<0>;
L_0000020c3a20cbe0 .functor AND 1, L_0000020c3a28efc0, L_0000020c3a20c780, C4<1>, C4<1>;
L_0000020c3a20c4e0 .functor OR 1, L_0000020c3a2a1760, L_0000020c3a2a0a40, C4<0>, C4<0>;
L_0000020c3a20ce10 .functor AND 1, L_0000020c3a2a0ea0, L_0000020c3a20c4e0, C4<1>, C4<1>;
L_0000020c3a20c390 .functor NOT 1, L_0000020c3a20cef0, C4<0>, C4<0>, C4<0>;
v0000020c3a205da0_0 .net "ALUOp", 3 0, v0000020c3a1d3210_0;  1 drivers
v0000020c3a204180_0 .net "ALUResult", 31 0, v0000020c3a204a40_0;  1 drivers
v0000020c3a204360_0 .net "ALUSrc", 0 0, v0000020c3a1d3fd0_0;  1 drivers
v0000020c3a207270_0 .net "ALUin2", 31 0, L_0000020c3a2a0e00;  1 drivers
v0000020c3a207590_0 .net "MemReadEn", 0 0, v0000020c3a1d3670_0;  1 drivers
v0000020c3a2065f0_0 .net "MemWriteEn", 0 0, v0000020c3a1d2950_0;  1 drivers
v0000020c3a206b90_0 .net "MemtoReg", 0 0, v0000020c3a1d2d10_0;  1 drivers
v0000020c3a206870_0 .net "PC", 31 0, v0000020c3a205940_0;  alias, 1 drivers
v0000020c3a206e10_0 .net "PCPlus1", 31 0, L_0000020c3a28fa60;  1 drivers
v0000020c3a2076d0_0 .net "PCsrc", 0 0, v0000020c3a205260_0;  1 drivers
v0000020c3a206410_0 .net "RegDst", 0 0, v0000020c3a1d4110_0;  1 drivers
v0000020c3a207c70_0 .net "RegWriteEn", 0 0, v0000020c3a1d2f90_0;  1 drivers
v0000020c3a206d70_0 .net "WriteRegister", 4 0, L_0000020c3a28f7e0;  1 drivers
v0000020c3a2067d0_0 .net *"_ivl_0", 0 0, L_0000020c3a20c320;  1 drivers
L_0000020c3a241ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c3a206eb0_0 .net/2u *"_ivl_10", 4 0, L_0000020c3a241ec0;  1 drivers
L_0000020c3a2422b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a2069b0_0 .net *"_ivl_101", 15 0, L_0000020c3a2422b0;  1 drivers
v0000020c3a207a90_0 .net *"_ivl_102", 31 0, L_0000020c3a28f880;  1 drivers
L_0000020c3a2422f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a207db0_0 .net *"_ivl_105", 25 0, L_0000020c3a2422f8;  1 drivers
L_0000020c3a242340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a2074f0_0 .net/2u *"_ivl_106", 31 0, L_0000020c3a242340;  1 drivers
v0000020c3a206730_0 .net *"_ivl_108", 0 0, L_0000020c3a28f920;  1 drivers
L_0000020c3a242388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020c3a207310_0 .net/2u *"_ivl_110", 5 0, L_0000020c3a242388;  1 drivers
v0000020c3a207b30_0 .net *"_ivl_112", 0 0, L_0000020c3a28e520;  1 drivers
v0000020c3a206550_0 .net *"_ivl_115", 0 0, L_0000020c3a20c080;  1 drivers
v0000020c3a2071d0_0 .net *"_ivl_116", 47 0, L_0000020c3a28ef20;  1 drivers
L_0000020c3a2423d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a2064b0_0 .net *"_ivl_119", 15 0, L_0000020c3a2423d0;  1 drivers
L_0000020c3a241f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c3a206a50_0 .net/2u *"_ivl_12", 5 0, L_0000020c3a241f08;  1 drivers
v0000020c3a206050_0 .net *"_ivl_120", 47 0, L_0000020c3a28e5c0;  1 drivers
L_0000020c3a242418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a206af0_0 .net *"_ivl_123", 15 0, L_0000020c3a242418;  1 drivers
v0000020c3a207450_0 .net *"_ivl_125", 0 0, L_0000020c3a28ea20;  1 drivers
v0000020c3a206190_0 .net *"_ivl_126", 31 0, L_0000020c3a28f1a0;  1 drivers
v0000020c3a206370_0 .net *"_ivl_128", 47 0, L_0000020c3a28eac0;  1 drivers
v0000020c3a207090_0 .net *"_ivl_130", 47 0, L_0000020c3a28ede0;  1 drivers
v0000020c3a207130_0 .net *"_ivl_132", 47 0, L_0000020c3a28e840;  1 drivers
v0000020c3a206690_0 .net *"_ivl_134", 47 0, L_0000020c3a28f420;  1 drivers
v0000020c3a2060f0_0 .net *"_ivl_14", 0 0, L_0000020c3a20b830;  1 drivers
v0000020c3a206910_0 .net *"_ivl_140", 0 0, L_0000020c3a20c0f0;  1 drivers
L_0000020c3a2424a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a206cd0_0 .net/2u *"_ivl_142", 31 0, L_0000020c3a2424a8;  1 drivers
L_0000020c3a242580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020c3a207bd0_0 .net/2u *"_ivl_146", 5 0, L_0000020c3a242580;  1 drivers
v0000020c3a206230_0 .net *"_ivl_148", 0 0, L_0000020c3a28fba0;  1 drivers
L_0000020c3a2425c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020c3a206c30_0 .net/2u *"_ivl_150", 5 0, L_0000020c3a2425c8;  1 drivers
v0000020c3a2078b0_0 .net *"_ivl_152", 0 0, L_0000020c3a28e0c0;  1 drivers
v0000020c3a206ff0_0 .net *"_ivl_155", 0 0, L_0000020c3a20cb70;  1 drivers
L_0000020c3a242610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020c3a207630_0 .net/2u *"_ivl_156", 5 0, L_0000020c3a242610;  1 drivers
v0000020c3a206f50_0 .net *"_ivl_158", 0 0, L_0000020c3a28e200;  1 drivers
L_0000020c3a241f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020c3a2073b0_0 .net/2u *"_ivl_16", 4 0, L_0000020c3a241f50;  1 drivers
v0000020c3a207770_0 .net *"_ivl_161", 0 0, L_0000020c3a20cda0;  1 drivers
L_0000020c3a242658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a207810_0 .net/2u *"_ivl_162", 15 0, L_0000020c3a242658;  1 drivers
v0000020c3a207950_0 .net *"_ivl_164", 31 0, L_0000020c3a28e8e0;  1 drivers
v0000020c3a2079f0_0 .net *"_ivl_167", 0 0, L_0000020c3a28e980;  1 drivers
v0000020c3a207d10_0 .net *"_ivl_168", 15 0, L_0000020c3a28eb60;  1 drivers
v0000020c3a207e50_0 .net *"_ivl_170", 31 0, L_0000020c3a28ec00;  1 drivers
v0000020c3a207ef0_0 .net *"_ivl_174", 31 0, L_0000020c3a28ed40;  1 drivers
L_0000020c3a2426a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a2062d0_0 .net *"_ivl_177", 25 0, L_0000020c3a2426a0;  1 drivers
L_0000020c3a2426e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a209140_0 .net/2u *"_ivl_178", 31 0, L_0000020c3a2426e8;  1 drivers
v0000020c3a208600_0 .net *"_ivl_180", 0 0, L_0000020c3a28efc0;  1 drivers
L_0000020c3a242730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a208d80_0 .net/2u *"_ivl_182", 5 0, L_0000020c3a242730;  1 drivers
v0000020c3a208060_0 .net *"_ivl_184", 0 0, L_0000020c3a28f060;  1 drivers
L_0000020c3a242778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c3a209b40_0 .net/2u *"_ivl_186", 5 0, L_0000020c3a242778;  1 drivers
v0000020c3a2089c0_0 .net *"_ivl_188", 0 0, L_0000020c3a2a19e0;  1 drivers
v0000020c3a2086a0_0 .net *"_ivl_19", 4 0, L_0000020c3a20b510;  1 drivers
v0000020c3a208880_0 .net *"_ivl_191", 0 0, L_0000020c3a20c780;  1 drivers
v0000020c3a209be0_0 .net *"_ivl_193", 0 0, L_0000020c3a20cbe0;  1 drivers
L_0000020c3a2427c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c3a208b00_0 .net/2u *"_ivl_194", 5 0, L_0000020c3a2427c0;  1 drivers
v0000020c3a208c40_0 .net *"_ivl_196", 0 0, L_0000020c3a2a0cc0;  1 drivers
L_0000020c3a242808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020c3a208a60_0 .net/2u *"_ivl_198", 31 0, L_0000020c3a242808;  1 drivers
L_0000020c3a241e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a208100_0 .net/2u *"_ivl_2", 5 0, L_0000020c3a241e78;  1 drivers
v0000020c3a208ba0_0 .net *"_ivl_20", 4 0, L_0000020c3a20ba10;  1 drivers
v0000020c3a209500_0 .net *"_ivl_200", 31 0, L_0000020c3a2a1080;  1 drivers
v0000020c3a208240_0 .net *"_ivl_204", 31 0, L_0000020c3a29ff00;  1 drivers
L_0000020c3a242850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a208420_0 .net *"_ivl_207", 25 0, L_0000020c3a242850;  1 drivers
L_0000020c3a242898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a2091e0_0 .net/2u *"_ivl_208", 31 0, L_0000020c3a242898;  1 drivers
v0000020c3a209280_0 .net *"_ivl_210", 0 0, L_0000020c3a2a0ea0;  1 drivers
L_0000020c3a2428e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a2081a0_0 .net/2u *"_ivl_212", 5 0, L_0000020c3a2428e0;  1 drivers
v0000020c3a208ce0_0 .net *"_ivl_214", 0 0, L_0000020c3a2a1760;  1 drivers
L_0000020c3a242928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c3a209aa0_0 .net/2u *"_ivl_216", 5 0, L_0000020c3a242928;  1 drivers
v0000020c3a209e60_0 .net *"_ivl_218", 0 0, L_0000020c3a2a0a40;  1 drivers
v0000020c3a209640_0 .net *"_ivl_221", 0 0, L_0000020c3a20c4e0;  1 drivers
v0000020c3a209c80_0 .net *"_ivl_223", 0 0, L_0000020c3a20ce10;  1 drivers
L_0000020c3a242970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c3a2082e0_0 .net/2u *"_ivl_224", 5 0, L_0000020c3a242970;  1 drivers
v0000020c3a2087e0_0 .net *"_ivl_226", 0 0, L_0000020c3a2a18a0;  1 drivers
v0000020c3a208740_0 .net *"_ivl_228", 31 0, L_0000020c3a2a0400;  1 drivers
v0000020c3a2090a0_0 .net *"_ivl_24", 0 0, L_0000020c3a20cc50;  1 drivers
L_0000020c3a241f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c3a2095a0_0 .net/2u *"_ivl_26", 4 0, L_0000020c3a241f98;  1 drivers
v0000020c3a2096e0_0 .net *"_ivl_29", 4 0, L_0000020c3a20acf0;  1 drivers
v0000020c3a208e20_0 .net *"_ivl_32", 0 0, L_0000020c3a20c400;  1 drivers
L_0000020c3a241fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c3a208560_0 .net/2u *"_ivl_34", 4 0, L_0000020c3a241fe0;  1 drivers
v0000020c3a209d20_0 .net *"_ivl_37", 4 0, L_0000020c3a20a110;  1 drivers
v0000020c3a209dc0_0 .net *"_ivl_40", 0 0, L_0000020c3a20cd30;  1 drivers
L_0000020c3a242028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a208ec0_0 .net/2u *"_ivl_42", 15 0, L_0000020c3a242028;  1 drivers
v0000020c3a209780_0 .net *"_ivl_45", 15 0, L_0000020c3a28f100;  1 drivers
v0000020c3a208f60_0 .net *"_ivl_48", 0 0, L_0000020c3a20ccc0;  1 drivers
v0000020c3a209820_0 .net *"_ivl_5", 5 0, L_0000020c3a20aa70;  1 drivers
L_0000020c3a242070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a209f00_0 .net/2u *"_ivl_50", 36 0, L_0000020c3a242070;  1 drivers
L_0000020c3a2420b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a209000_0 .net/2u *"_ivl_52", 31 0, L_0000020c3a2420b8;  1 drivers
v0000020c3a208380_0 .net *"_ivl_55", 4 0, L_0000020c3a28e2a0;  1 drivers
v0000020c3a209460_0 .net *"_ivl_56", 36 0, L_0000020c3a28f6a0;  1 drivers
v0000020c3a2084c0_0 .net *"_ivl_58", 36 0, L_0000020c3a28e7a0;  1 drivers
v0000020c3a208920_0 .net *"_ivl_62", 0 0, L_0000020c3a20c710;  1 drivers
L_0000020c3a242100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a209320_0 .net/2u *"_ivl_64", 5 0, L_0000020c3a242100;  1 drivers
v0000020c3a2093c0_0 .net *"_ivl_67", 5 0, L_0000020c3a28e660;  1 drivers
v0000020c3a2098c0_0 .net *"_ivl_70", 0 0, L_0000020c3a20c470;  1 drivers
L_0000020c3a242148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a209960_0 .net/2u *"_ivl_72", 57 0, L_0000020c3a242148;  1 drivers
L_0000020c3a242190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a209a00_0 .net/2u *"_ivl_74", 31 0, L_0000020c3a242190;  1 drivers
v0000020c3a20be70_0 .net *"_ivl_77", 25 0, L_0000020c3a28e700;  1 drivers
v0000020c3a20bab0_0 .net *"_ivl_78", 57 0, L_0000020c3a28f560;  1 drivers
v0000020c3a20b970_0 .net *"_ivl_8", 0 0, L_0000020c3a20cb00;  1 drivers
v0000020c3a20a890_0 .net *"_ivl_80", 57 0, L_0000020c3a28dee0;  1 drivers
L_0000020c3a2421d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020c3a20ab10_0 .net/2u *"_ivl_84", 31 0, L_0000020c3a2421d8;  1 drivers
L_0000020c3a242220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c3a20b1f0_0 .net/2u *"_ivl_88", 5 0, L_0000020c3a242220;  1 drivers
v0000020c3a20a570_0 .net *"_ivl_90", 0 0, L_0000020c3a28fce0;  1 drivers
L_0000020c3a242268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c3a20a430_0 .net/2u *"_ivl_92", 5 0, L_0000020c3a242268;  1 drivers
v0000020c3a20a930_0 .net *"_ivl_94", 0 0, L_0000020c3a28e480;  1 drivers
v0000020c3a20aed0_0 .net *"_ivl_97", 0 0, L_0000020c3a20c2b0;  1 drivers
v0000020c3a20bc90_0 .net *"_ivl_98", 47 0, L_0000020c3a28fd80;  1 drivers
v0000020c3a20b5b0_0 .net "adderResult", 31 0, L_0000020c3a28f4c0;  1 drivers
v0000020c3a20abb0_0 .net "address", 31 0, L_0000020c3a28ee80;  1 drivers
v0000020c3a20a070_0 .net "clk", 0 0, L_0000020c3a20cef0;  alias, 1 drivers
v0000020c3a20a1b0_0 .var "cycles_consumed", 31 0;
v0000020c3a20b290_0 .net "extImm", 31 0, L_0000020c3a28eca0;  1 drivers
v0000020c3a20bd30_0 .net "funct", 5 0, L_0000020c3a28f2e0;  1 drivers
v0000020c3a20b8d0_0 .net "hlt", 0 0, v0000020c3a1d3ad0_0;  1 drivers
v0000020c3a20ad90_0 .net "imm", 15 0, L_0000020c3a28f240;  1 drivers
v0000020c3a20bdd0_0 .net "immediate", 31 0, L_0000020c3a2a16c0;  1 drivers
v0000020c3a20a2f0_0 .net "input_clk", 0 0, v0000020c3a20bf10_0;  1 drivers
v0000020c3a20af70_0 .net "instruction", 31 0, L_0000020c3a28f740;  1 drivers
v0000020c3a20a390_0 .net "memoryReadData", 31 0, v0000020c3a2040e0_0;  1 drivers
v0000020c3a20a4d0_0 .net "nextPC", 31 0, L_0000020c3a28e160;  1 drivers
v0000020c3a20ae30_0 .net "opcode", 5 0, L_0000020c3a20b470;  1 drivers
v0000020c3a20a9d0_0 .net "rd", 4 0, L_0000020c3a20bb50;  1 drivers
v0000020c3a20b650_0 .net "readData1", 31 0, L_0000020c3a20c6a0;  1 drivers
v0000020c3a20a6b0_0 .net "readData1_w", 31 0, L_0000020c3a2a1940;  1 drivers
v0000020c3a20b790_0 .net "readData2", 31 0, L_0000020c3a20c1d0;  1 drivers
v0000020c3a20ac50_0 .net "rs", 4 0, L_0000020c3a20bbf0;  1 drivers
v0000020c3a20b330_0 .net "rst", 0 0, v0000020c3a20a7f0_0;  1 drivers
v0000020c3a20a610_0 .net "rt", 4 0, L_0000020c3a28fb00;  1 drivers
v0000020c3a20b010_0 .net "shamt", 31 0, L_0000020c3a28e3e0;  1 drivers
v0000020c3a20b6f0_0 .net "wire_instruction", 31 0, L_0000020c3a20c9b0;  1 drivers
v0000020c3a20a250_0 .net "writeData", 31 0, L_0000020c3a2a1a80;  1 drivers
v0000020c3a20b3d0_0 .net "zero", 0 0, L_0000020c3a2a0c20;  1 drivers
L_0000020c3a20aa70 .part L_0000020c3a28f740, 26, 6;
L_0000020c3a20b470 .functor MUXZ 6, L_0000020c3a20aa70, L_0000020c3a241e78, L_0000020c3a20c320, C4<>;
L_0000020c3a20b830 .cmp/eq 6, L_0000020c3a20b470, L_0000020c3a241f08;
L_0000020c3a20b510 .part L_0000020c3a28f740, 11, 5;
L_0000020c3a20ba10 .functor MUXZ 5, L_0000020c3a20b510, L_0000020c3a241f50, L_0000020c3a20b830, C4<>;
L_0000020c3a20bb50 .functor MUXZ 5, L_0000020c3a20ba10, L_0000020c3a241ec0, L_0000020c3a20cb00, C4<>;
L_0000020c3a20acf0 .part L_0000020c3a28f740, 21, 5;
L_0000020c3a20bbf0 .functor MUXZ 5, L_0000020c3a20acf0, L_0000020c3a241f98, L_0000020c3a20cc50, C4<>;
L_0000020c3a20a110 .part L_0000020c3a28f740, 16, 5;
L_0000020c3a28fb00 .functor MUXZ 5, L_0000020c3a20a110, L_0000020c3a241fe0, L_0000020c3a20c400, C4<>;
L_0000020c3a28f100 .part L_0000020c3a28f740, 0, 16;
L_0000020c3a28f240 .functor MUXZ 16, L_0000020c3a28f100, L_0000020c3a242028, L_0000020c3a20cd30, C4<>;
L_0000020c3a28e2a0 .part L_0000020c3a28f740, 6, 5;
L_0000020c3a28f6a0 .concat [ 5 32 0 0], L_0000020c3a28e2a0, L_0000020c3a2420b8;
L_0000020c3a28e7a0 .functor MUXZ 37, L_0000020c3a28f6a0, L_0000020c3a242070, L_0000020c3a20ccc0, C4<>;
L_0000020c3a28e3e0 .part L_0000020c3a28e7a0, 0, 32;
L_0000020c3a28e660 .part L_0000020c3a28f740, 0, 6;
L_0000020c3a28f2e0 .functor MUXZ 6, L_0000020c3a28e660, L_0000020c3a242100, L_0000020c3a20c710, C4<>;
L_0000020c3a28e700 .part L_0000020c3a28f740, 0, 26;
L_0000020c3a28f560 .concat [ 26 32 0 0], L_0000020c3a28e700, L_0000020c3a242190;
L_0000020c3a28dee0 .functor MUXZ 58, L_0000020c3a28f560, L_0000020c3a242148, L_0000020c3a20c470, C4<>;
L_0000020c3a28ee80 .part L_0000020c3a28dee0, 0, 32;
L_0000020c3a28fa60 .arith/sum 32, v0000020c3a205940_0, L_0000020c3a2421d8;
L_0000020c3a28fce0 .cmp/eq 6, L_0000020c3a20b470, L_0000020c3a242220;
L_0000020c3a28e480 .cmp/eq 6, L_0000020c3a20b470, L_0000020c3a242268;
L_0000020c3a28fd80 .concat [ 32 16 0 0], L_0000020c3a28ee80, L_0000020c3a2422b0;
L_0000020c3a28f880 .concat [ 6 26 0 0], L_0000020c3a20b470, L_0000020c3a2422f8;
L_0000020c3a28f920 .cmp/eq 32, L_0000020c3a28f880, L_0000020c3a242340;
L_0000020c3a28e520 .cmp/eq 6, L_0000020c3a28f2e0, L_0000020c3a242388;
L_0000020c3a28ef20 .concat [ 32 16 0 0], L_0000020c3a20c6a0, L_0000020c3a2423d0;
L_0000020c3a28e5c0 .concat [ 32 16 0 0], v0000020c3a205940_0, L_0000020c3a242418;
L_0000020c3a28ea20 .part L_0000020c3a28f240, 15, 1;
LS_0000020c3a28f1a0_0_0 .concat [ 1 1 1 1], L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20;
LS_0000020c3a28f1a0_0_4 .concat [ 1 1 1 1], L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20;
LS_0000020c3a28f1a0_0_8 .concat [ 1 1 1 1], L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20;
LS_0000020c3a28f1a0_0_12 .concat [ 1 1 1 1], L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20;
LS_0000020c3a28f1a0_0_16 .concat [ 1 1 1 1], L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20;
LS_0000020c3a28f1a0_0_20 .concat [ 1 1 1 1], L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20;
LS_0000020c3a28f1a0_0_24 .concat [ 1 1 1 1], L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20;
LS_0000020c3a28f1a0_0_28 .concat [ 1 1 1 1], L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20, L_0000020c3a28ea20;
LS_0000020c3a28f1a0_1_0 .concat [ 4 4 4 4], LS_0000020c3a28f1a0_0_0, LS_0000020c3a28f1a0_0_4, LS_0000020c3a28f1a0_0_8, LS_0000020c3a28f1a0_0_12;
LS_0000020c3a28f1a0_1_4 .concat [ 4 4 4 4], LS_0000020c3a28f1a0_0_16, LS_0000020c3a28f1a0_0_20, LS_0000020c3a28f1a0_0_24, LS_0000020c3a28f1a0_0_28;
L_0000020c3a28f1a0 .concat [ 16 16 0 0], LS_0000020c3a28f1a0_1_0, LS_0000020c3a28f1a0_1_4;
L_0000020c3a28eac0 .concat [ 16 32 0 0], L_0000020c3a28f240, L_0000020c3a28f1a0;
L_0000020c3a28ede0 .arith/sum 48, L_0000020c3a28e5c0, L_0000020c3a28eac0;
L_0000020c3a28e840 .functor MUXZ 48, L_0000020c3a28ede0, L_0000020c3a28ef20, L_0000020c3a20c080, C4<>;
L_0000020c3a28f420 .functor MUXZ 48, L_0000020c3a28e840, L_0000020c3a28fd80, L_0000020c3a20c2b0, C4<>;
L_0000020c3a28f4c0 .part L_0000020c3a28f420, 0, 32;
L_0000020c3a28e160 .functor MUXZ 32, L_0000020c3a28fa60, L_0000020c3a28f4c0, v0000020c3a205260_0, C4<>;
L_0000020c3a28f740 .functor MUXZ 32, L_0000020c3a20c9b0, L_0000020c3a2424a8, L_0000020c3a20c0f0, C4<>;
L_0000020c3a28fba0 .cmp/eq 6, L_0000020c3a20b470, L_0000020c3a242580;
L_0000020c3a28e0c0 .cmp/eq 6, L_0000020c3a20b470, L_0000020c3a2425c8;
L_0000020c3a28e200 .cmp/eq 6, L_0000020c3a20b470, L_0000020c3a242610;
L_0000020c3a28e8e0 .concat [ 16 16 0 0], L_0000020c3a28f240, L_0000020c3a242658;
L_0000020c3a28e980 .part L_0000020c3a28f240, 15, 1;
LS_0000020c3a28eb60_0_0 .concat [ 1 1 1 1], L_0000020c3a28e980, L_0000020c3a28e980, L_0000020c3a28e980, L_0000020c3a28e980;
LS_0000020c3a28eb60_0_4 .concat [ 1 1 1 1], L_0000020c3a28e980, L_0000020c3a28e980, L_0000020c3a28e980, L_0000020c3a28e980;
LS_0000020c3a28eb60_0_8 .concat [ 1 1 1 1], L_0000020c3a28e980, L_0000020c3a28e980, L_0000020c3a28e980, L_0000020c3a28e980;
LS_0000020c3a28eb60_0_12 .concat [ 1 1 1 1], L_0000020c3a28e980, L_0000020c3a28e980, L_0000020c3a28e980, L_0000020c3a28e980;
L_0000020c3a28eb60 .concat [ 4 4 4 4], LS_0000020c3a28eb60_0_0, LS_0000020c3a28eb60_0_4, LS_0000020c3a28eb60_0_8, LS_0000020c3a28eb60_0_12;
L_0000020c3a28ec00 .concat [ 16 16 0 0], L_0000020c3a28f240, L_0000020c3a28eb60;
L_0000020c3a28eca0 .functor MUXZ 32, L_0000020c3a28ec00, L_0000020c3a28e8e0, L_0000020c3a20cda0, C4<>;
L_0000020c3a28ed40 .concat [ 6 26 0 0], L_0000020c3a20b470, L_0000020c3a2426a0;
L_0000020c3a28efc0 .cmp/eq 32, L_0000020c3a28ed40, L_0000020c3a2426e8;
L_0000020c3a28f060 .cmp/eq 6, L_0000020c3a28f2e0, L_0000020c3a242730;
L_0000020c3a2a19e0 .cmp/eq 6, L_0000020c3a28f2e0, L_0000020c3a242778;
L_0000020c3a2a0cc0 .cmp/eq 6, L_0000020c3a20b470, L_0000020c3a2427c0;
L_0000020c3a2a1080 .functor MUXZ 32, L_0000020c3a28eca0, L_0000020c3a242808, L_0000020c3a2a0cc0, C4<>;
L_0000020c3a2a16c0 .functor MUXZ 32, L_0000020c3a2a1080, L_0000020c3a28e3e0, L_0000020c3a20cbe0, C4<>;
L_0000020c3a29ff00 .concat [ 6 26 0 0], L_0000020c3a20b470, L_0000020c3a242850;
L_0000020c3a2a0ea0 .cmp/eq 32, L_0000020c3a29ff00, L_0000020c3a242898;
L_0000020c3a2a1760 .cmp/eq 6, L_0000020c3a28f2e0, L_0000020c3a2428e0;
L_0000020c3a2a0a40 .cmp/eq 6, L_0000020c3a28f2e0, L_0000020c3a242928;
L_0000020c3a2a18a0 .cmp/eq 6, L_0000020c3a20b470, L_0000020c3a242970;
L_0000020c3a2a0400 .functor MUXZ 32, L_0000020c3a20c6a0, v0000020c3a205940_0, L_0000020c3a2a18a0, C4<>;
L_0000020c3a2a1940 .functor MUXZ 32, L_0000020c3a2a0400, L_0000020c3a20c1d0, L_0000020c3a20ce10, C4<>;
S_0000020c3a1c71a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000020c3a1c7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020c3a1c9d90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020c3a20c240 .functor NOT 1, v0000020c3a1d3fd0_0, C4<0>, C4<0>, C4<0>;
v0000020c3a1d2770_0 .net *"_ivl_0", 0 0, L_0000020c3a20c240;  1 drivers
v0000020c3a1d28b0_0 .net "in1", 31 0, L_0000020c3a20c1d0;  alias, 1 drivers
v0000020c3a1d3170_0 .net "in2", 31 0, L_0000020c3a2a16c0;  alias, 1 drivers
v0000020c3a1d2e50_0 .net "out", 31 0, L_0000020c3a2a0e00;  alias, 1 drivers
v0000020c3a1d3530_0 .net "s", 0 0, v0000020c3a1d3fd0_0;  alias, 1 drivers
L_0000020c3a2a0e00 .functor MUXZ 32, L_0000020c3a2a16c0, L_0000020c3a20c1d0, L_0000020c3a20c240, C4<>;
S_0000020c3a1069c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000020c3a1c7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020c3a201a20 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c3a201a58 .param/l "add" 0 4 5, C4<100000>;
P_0000020c3a201a90 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c3a201ac8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c3a201b00 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c3a201b38 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c3a201b70 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c3a201ba8 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c3a201be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c3a201c18 .param/l "j" 0 4 12, C4<000010>;
P_0000020c3a201c50 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c3a201c88 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c3a201cc0 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c3a201cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c3a201d30 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c3a201d68 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c3a201da0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c3a201dd8 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c3a201e10 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c3a201e48 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c3a201e80 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c3a201eb8 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c3a201ef0 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c3a201f28 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c3a201f60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c3a201f98 .param/l "xori" 0 4 8, C4<001110>;
v0000020c3a1d3210_0 .var "ALUOp", 3 0;
v0000020c3a1d3fd0_0 .var "ALUSrc", 0 0;
v0000020c3a1d3670_0 .var "MemReadEn", 0 0;
v0000020c3a1d2950_0 .var "MemWriteEn", 0 0;
v0000020c3a1d2d10_0 .var "MemtoReg", 0 0;
v0000020c3a1d4110_0 .var "RegDst", 0 0;
v0000020c3a1d2f90_0 .var "RegWriteEn", 0 0;
v0000020c3a1d3f30_0 .net "funct", 5 0, L_0000020c3a28f2e0;  alias, 1 drivers
v0000020c3a1d3ad0_0 .var "hlt", 0 0;
v0000020c3a1d3a30_0 .net "opcode", 5 0, L_0000020c3a20b470;  alias, 1 drivers
v0000020c3a1d29f0_0 .net "rst", 0 0, v0000020c3a20a7f0_0;  alias, 1 drivers
E_0000020c3a1ca750 .event anyedge, v0000020c3a1d29f0_0, v0000020c3a1d3a30_0, v0000020c3a1d3f30_0;
S_0000020c3a106c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000020c3a1c7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000020c3a1c9bd0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000020c3a20c9b0 .functor BUFZ 32, L_0000020c3a28e340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020c3a1d32b0_0 .net "Data_Out", 31 0, L_0000020c3a20c9b0;  alias, 1 drivers
v0000020c3a1d3350 .array "InstMem", 0 1023, 31 0;
v0000020c3a1d3710_0 .net *"_ivl_0", 31 0, L_0000020c3a28e340;  1 drivers
v0000020c3a1d3b70_0 .net *"_ivl_3", 9 0, L_0000020c3a28f380;  1 drivers
v0000020c3a1d2a90_0 .net *"_ivl_4", 11 0, L_0000020c3a28f600;  1 drivers
L_0000020c3a242460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c3a1d37b0_0 .net *"_ivl_7", 1 0, L_0000020c3a242460;  1 drivers
v0000020c3a1d3c10_0 .net "addr", 31 0, v0000020c3a205940_0;  alias, 1 drivers
v0000020c3a1d3cb0_0 .var/i "i", 31 0;
L_0000020c3a28e340 .array/port v0000020c3a1d3350, L_0000020c3a28f600;
L_0000020c3a28f380 .part v0000020c3a205940_0, 0, 10;
L_0000020c3a28f600 .concat [ 10 2 0 0], L_0000020c3a28f380, L_0000020c3a242460;
S_0000020c3a171320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000020c3a1c7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000020c3a20c6a0 .functor BUFZ 32, L_0000020c3a28e020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020c3a20c1d0 .functor BUFZ 32, L_0000020c3a28df80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020c3a1d4250_0 .net *"_ivl_0", 31 0, L_0000020c3a28e020;  1 drivers
v0000020c3a1d42f0_0 .net *"_ivl_10", 6 0, L_0000020c3a28fc40;  1 drivers
L_0000020c3a242538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c3a1b4180_0 .net *"_ivl_13", 1 0, L_0000020c3a242538;  1 drivers
v0000020c3a1b2ba0_0 .net *"_ivl_2", 6 0, L_0000020c3a28f9c0;  1 drivers
L_0000020c3a2424f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c3a204680_0 .net *"_ivl_5", 1 0, L_0000020c3a2424f0;  1 drivers
v0000020c3a2054e0_0 .net *"_ivl_8", 31 0, L_0000020c3a28df80;  1 drivers
v0000020c3a205120_0 .net "clk", 0 0, L_0000020c3a20cef0;  alias, 1 drivers
v0000020c3a205bc0_0 .var/i "i", 31 0;
v0000020c3a205b20_0 .net "readData1", 31 0, L_0000020c3a20c6a0;  alias, 1 drivers
v0000020c3a2051c0_0 .net "readData2", 31 0, L_0000020c3a20c1d0;  alias, 1 drivers
v0000020c3a205e40_0 .net "readRegister1", 4 0, L_0000020c3a20bbf0;  alias, 1 drivers
v0000020c3a204540_0 .net "readRegister2", 4 0, L_0000020c3a28fb00;  alias, 1 drivers
v0000020c3a2044a0 .array "registers", 31 0, 31 0;
v0000020c3a204e00_0 .net "rst", 0 0, v0000020c3a20a7f0_0;  alias, 1 drivers
v0000020c3a2042c0_0 .net "we", 0 0, v0000020c3a1d2f90_0;  alias, 1 drivers
v0000020c3a2045e0_0 .net "writeData", 31 0, L_0000020c3a2a1a80;  alias, 1 drivers
v0000020c3a204400_0 .net "writeRegister", 4 0, L_0000020c3a28f7e0;  alias, 1 drivers
E_0000020c3a1c9dd0/0 .event negedge, v0000020c3a1d29f0_0;
E_0000020c3a1c9dd0/1 .event posedge, v0000020c3a205120_0;
E_0000020c3a1c9dd0 .event/or E_0000020c3a1c9dd0/0, E_0000020c3a1c9dd0/1;
L_0000020c3a28e020 .array/port v0000020c3a2044a0, L_0000020c3a28f9c0;
L_0000020c3a28f9c0 .concat [ 5 2 0 0], L_0000020c3a20bbf0, L_0000020c3a2424f0;
L_0000020c3a28df80 .array/port v0000020c3a2044a0, L_0000020c3a28fc40;
L_0000020c3a28fc40 .concat [ 5 2 0 0], L_0000020c3a28fb00, L_0000020c3a242538;
S_0000020c3a1714b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000020c3a171320;
 .timescale 0 0;
v0000020c3a1d3d50_0 .var/i "i", 31 0;
S_0000020c3a15af60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000020c3a1c7010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020c3a1ca190 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020c3a20c160 .functor NOT 1, v0000020c3a1d4110_0, C4<0>, C4<0>, C4<0>;
v0000020c3a204ea0_0 .net *"_ivl_0", 0 0, L_0000020c3a20c160;  1 drivers
v0000020c3a204720_0 .net "in1", 4 0, L_0000020c3a28fb00;  alias, 1 drivers
v0000020c3a204ae0_0 .net "in2", 4 0, L_0000020c3a20bb50;  alias, 1 drivers
v0000020c3a2047c0_0 .net "out", 4 0, L_0000020c3a28f7e0;  alias, 1 drivers
v0000020c3a2053a0_0 .net "s", 0 0, v0000020c3a1d4110_0;  alias, 1 drivers
L_0000020c3a28f7e0 .functor MUXZ 5, L_0000020c3a20bb50, L_0000020c3a28fb00, L_0000020c3a20c160, C4<>;
S_0000020c3a15b0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000020c3a1c7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020c3a1ca1d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020c3a20ce80 .functor NOT 1, v0000020c3a1d2d10_0, C4<0>, C4<0>, C4<0>;
v0000020c3a204220_0 .net *"_ivl_0", 0 0, L_0000020c3a20ce80;  1 drivers
v0000020c3a204f40_0 .net "in1", 31 0, v0000020c3a204a40_0;  alias, 1 drivers
v0000020c3a204860_0 .net "in2", 31 0, v0000020c3a2040e0_0;  alias, 1 drivers
v0000020c3a205a80_0 .net "out", 31 0, L_0000020c3a2a1a80;  alias, 1 drivers
v0000020c3a204fe0_0 .net "s", 0 0, v0000020c3a1d2d10_0;  alias, 1 drivers
L_0000020c3a2a1a80 .functor MUXZ 32, v0000020c3a2040e0_0, v0000020c3a204a40_0, L_0000020c3a20ce80, C4<>;
S_0000020c3a1a0980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000020c3a1c7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020c3a1a0b10 .param/l "ADD" 0 9 12, C4<0000>;
P_0000020c3a1a0b48 .param/l "AND" 0 9 12, C4<0010>;
P_0000020c3a1a0b80 .param/l "NOR" 0 9 12, C4<0101>;
P_0000020c3a1a0bb8 .param/l "OR" 0 9 12, C4<0011>;
P_0000020c3a1a0bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000020c3a1a0c28 .param/l "SLL" 0 9 12, C4<1000>;
P_0000020c3a1a0c60 .param/l "SLT" 0 9 12, C4<0110>;
P_0000020c3a1a0c98 .param/l "SRL" 0 9 12, C4<1001>;
P_0000020c3a1a0cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000020c3a1a0d08 .param/l "XOR" 0 9 12, C4<0100>;
P_0000020c3a1a0d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020c3a1a0d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000020c3a2429b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c3a2056c0_0 .net/2u *"_ivl_0", 31 0, L_0000020c3a2429b8;  1 drivers
v0000020c3a204900_0 .net "opSel", 3 0, v0000020c3a1d3210_0;  alias, 1 drivers
v0000020c3a204b80_0 .net "operand1", 31 0, L_0000020c3a2a1940;  alias, 1 drivers
v0000020c3a2049a0_0 .net "operand2", 31 0, L_0000020c3a2a0e00;  alias, 1 drivers
v0000020c3a204a40_0 .var "result", 31 0;
v0000020c3a204c20_0 .net "zero", 0 0, L_0000020c3a2a0c20;  alias, 1 drivers
E_0000020c3a1ca250 .event anyedge, v0000020c3a1d3210_0, v0000020c3a204b80_0, v0000020c3a1d2e50_0;
L_0000020c3a2a0c20 .cmp/eq 32, v0000020c3a204a40_0, L_0000020c3a2429b8;
S_0000020c3a18a800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000020c3a1c7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000020c3a2410a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c3a2410d8 .param/l "add" 0 4 5, C4<100000>;
P_0000020c3a241110 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c3a241148 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c3a241180 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c3a2411b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c3a2411f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c3a241228 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c3a241260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c3a241298 .param/l "j" 0 4 12, C4<000010>;
P_0000020c3a2412d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c3a241308 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c3a241340 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c3a241378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c3a2413b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c3a2413e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c3a241420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c3a241458 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c3a241490 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c3a2414c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c3a241500 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c3a241538 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c3a241570 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c3a2415a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c3a2415e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c3a241618 .param/l "xori" 0 4 8, C4<001110>;
v0000020c3a205260_0 .var "PCsrc", 0 0;
v0000020c3a205ee0_0 .net "funct", 5 0, L_0000020c3a28f2e0;  alias, 1 drivers
v0000020c3a205d00_0 .net "opcode", 5 0, L_0000020c3a20b470;  alias, 1 drivers
v0000020c3a205080_0 .net "operand1", 31 0, L_0000020c3a20c6a0;  alias, 1 drivers
v0000020c3a205300_0 .net "operand2", 31 0, L_0000020c3a2a0e00;  alias, 1 drivers
v0000020c3a204cc0_0 .net "rst", 0 0, v0000020c3a20a7f0_0;  alias, 1 drivers
E_0000020c3a1c9a50/0 .event anyedge, v0000020c3a1d29f0_0, v0000020c3a1d3a30_0, v0000020c3a205b20_0, v0000020c3a1d2e50_0;
E_0000020c3a1c9a50/1 .event anyedge, v0000020c3a1d3f30_0;
E_0000020c3a1c9a50 .event/or E_0000020c3a1c9a50/0, E_0000020c3a1c9a50/1;
S_0000020c3a18a990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000020c3a1c7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020c3a204d60 .array "DataMem", 0 1023, 31 0;
v0000020c3a204040_0 .net "address", 31 0, v0000020c3a204a40_0;  alias, 1 drivers
v0000020c3a205440_0 .net "clock", 0 0, L_0000020c3a20c390;  1 drivers
v0000020c3a205580_0 .net "data", 31 0, L_0000020c3a20c1d0;  alias, 1 drivers
v0000020c3a205620_0 .var/i "i", 31 0;
v0000020c3a2040e0_0 .var "q", 31 0;
v0000020c3a205760_0 .net "rden", 0 0, v0000020c3a1d3670_0;  alias, 1 drivers
v0000020c3a205800_0 .net "wren", 0 0, v0000020c3a1d2950_0;  alias, 1 drivers
E_0000020c3a1ca350 .event posedge, v0000020c3a205440_0;
S_0000020c3a156a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000020c3a1c7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020c3a1c9f90 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000020c3a2058a0_0 .net "PCin", 31 0, L_0000020c3a28e160;  alias, 1 drivers
v0000020c3a205940_0 .var "PCout", 31 0;
v0000020c3a2059e0_0 .net "clk", 0 0, L_0000020c3a20cef0;  alias, 1 drivers
v0000020c3a205c60_0 .net "rst", 0 0, v0000020c3a20a7f0_0;  alias, 1 drivers
    .scope S_0000020c3a18a800;
T_0 ;
    %wait E_0000020c3a1c9a50;
    %load/vec4 v0000020c3a204cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c3a205260_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020c3a205d00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000020c3a205080_0;
    %load/vec4 v0000020c3a205300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000020c3a205d00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000020c3a205080_0;
    %load/vec4 v0000020c3a205300_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000020c3a205d00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000020c3a205d00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000020c3a205d00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000020c3a205ee0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000020c3a205260_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020c3a156a80;
T_1 ;
    %wait E_0000020c3a1c9dd0;
    %load/vec4 v0000020c3a205c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020c3a205940_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020c3a2058a0_0;
    %assign/vec4 v0000020c3a205940_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020c3a106c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c3a1d3cb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020c3a1d3cb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c3a1d3cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %load/vec4 v0000020c3a1d3cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c3a1d3cb0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a1d3350, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020c3a1069c0;
T_3 ;
    %wait E_0000020c3a1ca750;
    %load/vec4 v0000020c3a1d29f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000020c3a1d3ad0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c3a1d2f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c3a1d2950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c3a1d2d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c3a1d3670_0, 0;
    %assign/vec4 v0000020c3a1d4110_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000020c3a1d3ad0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000020c3a1d3210_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000020c3a1d3fd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c3a1d2f90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c3a1d2950_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c3a1d2d10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c3a1d3670_0, 0, 1;
    %store/vec4 v0000020c3a1d4110_0, 0, 1;
    %load/vec4 v0000020c3a1d3a30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3ad0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d4110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d2f90_0, 0;
    %load/vec4 v0000020c3a1d3f30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d2f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d4110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d2f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c3a1d4110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d2f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d2f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d2f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d2f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d2f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d2d10_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d2950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c3a1d3fd0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c3a1d3210_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020c3a171320;
T_4 ;
    %wait E_0000020c3a1c9dd0;
    %fork t_1, S_0000020c3a1714b0;
    %jmp t_0;
    .scope S_0000020c3a1714b0;
t_1 ;
    %load/vec4 v0000020c3a204e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c3a1d3d50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020c3a1d3d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c3a1d3d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a2044a0, 0, 4;
    %load/vec4 v0000020c3a1d3d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c3a1d3d50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020c3a2042c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020c3a2045e0_0;
    %load/vec4 v0000020c3a204400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a2044a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a2044a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020c3a171320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020c3a171320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c3a205bc0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020c3a205bc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020c3a205bc0_0;
    %ix/getv/s 4, v0000020c3a205bc0_0;
    %load/vec4a v0000020c3a2044a0, 4;
    %ix/getv/s 4, v0000020c3a205bc0_0;
    %load/vec4a v0000020c3a2044a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020c3a205bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c3a205bc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020c3a1a0980;
T_6 ;
    %wait E_0000020c3a1ca250;
    %load/vec4 v0000020c3a204900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000020c3a204b80_0;
    %load/vec4 v0000020c3a2049a0_0;
    %add;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000020c3a204b80_0;
    %load/vec4 v0000020c3a2049a0_0;
    %sub;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000020c3a204b80_0;
    %load/vec4 v0000020c3a2049a0_0;
    %and;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000020c3a204b80_0;
    %load/vec4 v0000020c3a2049a0_0;
    %or;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000020c3a204b80_0;
    %load/vec4 v0000020c3a2049a0_0;
    %xor;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000020c3a204b80_0;
    %load/vec4 v0000020c3a2049a0_0;
    %or;
    %inv;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000020c3a204b80_0;
    %load/vec4 v0000020c3a2049a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020c3a2049a0_0;
    %load/vec4 v0000020c3a204b80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000020c3a204b80_0;
    %ix/getv 4, v0000020c3a2049a0_0;
    %shiftl 4;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000020c3a204b80_0;
    %ix/getv 4, v0000020c3a2049a0_0;
    %shiftr 4;
    %assign/vec4 v0000020c3a204a40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020c3a18a990;
T_7 ;
    %wait E_0000020c3a1ca350;
    %load/vec4 v0000020c3a205760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020c3a204040_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020c3a204d60, 4;
    %assign/vec4 v0000020c3a2040e0_0, 0;
T_7.0 ;
    %load/vec4 v0000020c3a205800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020c3a205580_0;
    %ix/getv 3, v0000020c3a204040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a204d60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020c3a18a990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c3a205620_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000020c3a205620_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c3a205620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c3a204d60, 0, 4;
    %load/vec4 v0000020c3a205620_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c3a205620_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000020c3a18a990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c3a205620_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020c3a205620_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020c3a205620_0;
    %load/vec4a v0000020c3a204d60, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000020c3a205620_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020c3a205620_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c3a205620_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020c3a1c7010;
T_10 ;
    %wait E_0000020c3a1c9dd0;
    %load/vec4 v0000020c3a20b330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020c3a20a1b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020c3a20a1b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020c3a20a1b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020c3a1c6cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c3a20bf10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c3a20a7f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000020c3a1c6cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020c3a20bf10_0;
    %inv;
    %assign/vec4 v0000020c3a20bf10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020c3a1c6cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c3a20a7f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c3a20a7f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000020c3a20b150_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
