// Seed: 2266741617
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0
    , id_26,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    input uwire id_4,
    input tri0 id_5,
    output logic id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    output supply0 id_11,
    output wor id_12,
    output tri0 void id_13,
    input tri1 id_14,
    input tri0 id_15,
    input wire id_16,
    input wand id_17,
    output tri0 id_18,
    input wand id_19,
    input wire id_20,
    input wor id_21,
    input tri0 id_22,
    output supply1 id_23,
    input tri1 id_24
);
  if (1) always id_6 <= 1;
  wire id_27;
  module_0 modCall_1 (
      id_26,
      id_27
  );
endmodule
