
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2022-04-18" />
<meta name="CreateTime" content="1650344769" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the analog and mixed-signal aspects of the Cadence Verilog-AMS language. With Verilog-AMS, you can create and use modules that describe the high-level behavior and structure of analog, digital, and mixed-signal components and systems." />
<meta name="DocTitle" content="Cadence Verilog-AMS Language Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-3.3.1" />
<meta name="Keyword" content="verilogamsref" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2022-04-18" />
<meta name="ModifiedTime" content="1650344769" />
<meta name="NextFile" content="preface.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Xcelium" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2022 Cadence Design Systems Inc." />
<meta name="Title" content="Cadence Verilog-AMS Language Reference -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="22.09" />
<meta name="SpaceKey" content="verilogamsref2209" />
<meta name="webflare-version" content="2.2" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verilogamsrefTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="verilogamsref.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="preface.html" title="Preface">Preface</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Cadence Verilog-AMS Language Reference<br />Product Version 22.09, April 2022</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a id="pgfId-284756"></a><a href="preface.html#pgfId-1031799">Preface</a></h2>
<p> <a id="pgfId-284758"></a><a href="preface.html#pgfId-1031815">Related Documents</a></p>
<p> <a id="pgfId-284760"></a><a href="preface.html#pgfId-1031838">Internet Mail Address</a></p>
<p> <a id="pgfId-284762"></a><a href="preface.html#pgfId-1031850">Typographic and Syntax Conventions</a></p>
<h2> <a href="chap1.html#pgfId-1031799">1</a></h2>
<h2> <a id="pgfId-284766"></a><a href="chap1.html#pgfId-1031801">Modeling Concepts</a></h2>
<p> <a id="pgfId-284768"></a><a href="chap1.html#pgfId-1031817">Verilog-AMS Language Overview</a></p>
<p> <a id="pgfId-284770"></a><a href="chap1.html#pgfId-1031860">Describing a System</a></p>
<p> <a id="pgfId-284772"></a><a href="chap1.html#pgfId-1033955">Analog Systems</a></p>
<dd> <a id="pgfId-284774"></a><a href="chap1.html#pgfId-1033974">Nodes</a></dd>
<dd> <a id="pgfId-284776"></a><a href="chap1.html#pgfId-1031950">Conservative Systems</a></dd>
<dd> <a id="pgfId-284778"></a><a href="chap1.html#pgfId-1031998">Signal-Flow Systems</a></dd>
<dd> <a id="pgfId-284780"></a><a href="chap1.html#pgfId-1032001">Mixed Conservative and Signal-Flow Systems</a></dd>
<dd> <a id="pgfId-284782"></a><a href="chap1.html#pgfId-1032011">Simulator Flow for Analog Systems</a></dd>
<h2> <a href="chap2.html#pgfId-1031800">2</a></h2>
<h2> <a id="pgfId-284786"></a><a href="chap2.html#pgfId-1031802">Creating Modules</a></h2>
<p> <a id="pgfId-284788"></a><a href="chap2.html#pgfId-1031863">Declaring Modules</a></p>
<p> <a id="pgfId-284790"></a><a href="chap2.html#pgfId-1031939">Declaring the Module Interface</a></p>
<dd> <a id="pgfId-284792"></a><a href="chap2.html#pgfId-1031949">Module Name</a></dd>
<dd> <a id="pgfId-284794"></a><a href="chap2.html#pgfId-1031952">Ports</a></dd>
<dd> <a id="pgfId-284796"></a><a href="chap2.html#pgfId-1031990">Parameters</a></dd>
<p> <a id="pgfId-284798"></a><a href="chap2.html#pgfId-1070254">Specifying Supply Sensitivity Attributes</a></p>
<dd> <a id="pgfId-284800"></a><a href="chap2.html#pgfId-1086573">Using the Sensitivity Attributes in a Chain of Buffers</a></dd>
<dd> <a id="pgfId-284802"></a><a href="chap2.html#pgfId-1086628">Using Sensitivity Attributes with Inherited Connections</a></dd>
<p> <a id="pgfId-284804"></a><a href="chap2.html#pgfId-1086302">Defining Module Analog Behavior</a></p>
<dd> <a id="pgfId-284806"></a><a href="chap2.html#pgfId-1032064">Defining Analog Behavior with Control Flow</a></dd>
<dd> <a id="pgfId-284808"></a><a href="chap2.html#pgfId-1032380">Using Integration and Differentiation with Analog Signals</a></dd>
<p> <a id="pgfId-284810"></a><a href="chap2.html#pgfId-1032413">Using Internal Nodes in Modules</a></p>
<dd> <a id="pgfId-284812"></a><a href="chap2.html#pgfId-1032416">Using Internal Nodes in Behavioral Definitions</a></dd>
<dd> <a id="pgfId-284814"></a><a href="chap2.html#pgfId-1032459">Using Internal Nodes in Higher Order Systems</a></dd>
<h2> <a href="chap3.html#pgfId-1031799">3</a></h2>
<h2> <a id="pgfId-284818"></a><a href="chap3.html#pgfId-1031801">Lexical Conventions</a></h2>
<p> <a id="pgfId-284820"></a><a href="chap3.html#pgfId-1031833">White Space</a></p>
<p> <a id="pgfId-284822"></a><a href="chap3.html#pgfId-1031845">Comments</a></p>
<p> <a id="pgfId-284824"></a><a href="chap3.html#pgfId-1031857">Identifiers</a></p>
<dd> <a id="pgfId-284826"></a><a href="chap3.html#pgfId-1031861">Ordinary Identifiers</a></dd>
<dd> <a id="pgfId-284828"></a><a href="chap3.html#pgfId-1031869">Escaped Names</a></dd>
<dd> <a id="pgfId-284830"></a><a href="chap3.html#pgfId-1031922">Scope Rules</a></dd>
<p> <a id="pgfId-284832"></a><a href="chap3.html#pgfId-1031929">Numbers</a></p>
<dd> <a id="pgfId-284834"></a><a href="chap3.html#pgfId-1031931">Integer Numbers</a></dd>
<dd> <a id="pgfId-284836"></a><a href="chap3.html#pgfId-1031939">Real Numbers</a></dd>
<p> <a id="pgfId-284838"></a><a href="chap3.html#pgfId-1054610">Strings</a></p>
<p> <a id="pgfId-284840"></a><a href="chap3.html#pgfId-1056009">Standard Attributes</a></p>
<h2> <a href="chap4.html#pgfId-1031799">4</a></h2>
<h2> <a id="pgfId-284844"></a><a href="chap4.html#pgfId-1031801">Data Types and Objects</a></h2>
<p> <a id="pgfId-284846"></a><a href="chap4.html#pgfId-1143267">Output Variables</a></p>
<p> <a id="pgfId-284848"></a><a href="chap4.html#pgfId-1143271">Integer Numbers</a></p>
<p> <a id="pgfId-284850"></a><a href="chap4.html#pgfId-1031846">Real Numbers</a></p>
<dd> <a id="pgfId-284852"></a><a href="chap4.html#pgfId-1031858">Converting Real Numbers to Integer Numbers</a></dd>
<p> <a id="pgfId-284854"></a><a href="chap4.html#pgfId-1142197">Strings</a></p>
<p> <a id="pgfId-284856"></a><a href="chap4.html#pgfId-1137217">Parameters</a></p>
<dd> <a id="pgfId-284858"></a><a href="chap4.html#pgfId-1128750">Specifying a Parameter Type</a></dd>
<dd> <a id="pgfId-284860"></a><a href="chap4.html#pgfId-1031898">Specifying Permissible Values</a></dd>
<dd> <a id="pgfId-284862"></a><a href="chap4.html#pgfId-1134223">Specifying Parameter Arrays</a></dd>
<p> <a id="pgfId-284864"></a><a href="chap4.html#pgfId-1142452">String Parameters</a></p>
<p> <a id="pgfId-284866"></a><a href="chap4.html#pgfId-1143131">Parameter Aliases</a></p>
<p> <a id="pgfId-284868"></a><a href="chap4.html#pgfId-1143125">Dynamic Parameters</a></p>
<p> <a id="pgfId-284870"></a><a href="chap4.html#pgfId-1118132">Local Parameters</a></p>
<p> <a id="pgfId-284872"></a><a href="chap4.html#pgfId-1129373">Genvars</a></p>
<p> <a id="pgfId-284874"></a><a href="chap4.html#pgfId-1104861">Natures</a></p>
<dd> <a id="pgfId-284876"></a><a href="chap4.html#pgfId-1031949">Declaring a Base Nature</a></dd>
<p> <a id="pgfId-284878"></a><a href="chap4.html#pgfId-1032223">Disciplines</a></p>
<dd> <a id="pgfId-284880"></a><a href="chap4.html#pgfId-1056736">Binding Natures with Potential and Flow</a></dd>
<dd> <a id="pgfId-284882"></a><a href="chap4.html#pgfId-1138296">Binding Domains with Disciplines</a></dd>
<dd> <a id="pgfId-284884"></a><a href="chap4.html#pgfId-1138319">Disciplines and Domains of Wires and Undeclared Nets</a></dd>
<dd> <a id="pgfId-284886"></a><a href="chap4.html#pgfId-1138323">Discipline Precedence</a></dd>
<dd> <a id="pgfId-284888"></a><a href="chap4.html#pgfId-1040930">Compatibility of Disciplines</a></dd>
<p> <a id="pgfId-284890"></a><a href="chap4.html#pgfId-1032473">Net Disciplines</a></p>
<p> <a id="pgfId-284892"></a><a href="chap4.html#pgfId-1138419">Ground Nodes</a></p>
<p> <a id="pgfId-284894"></a><a href="chap4.html#pgfId-1138426">Real Nets</a></p>
<dd> <a id="pgfId-284896"></a><a href="chap4.html#pgfId-1138547">Arrays of Real Nets</a></dd>
<dd> <a id="pgfId-284898"></a><a href="chap4.html#pgfId-1139911">Real Nets with More than One Driver</a></dd>
<p> <a id="pgfId-284900"></a><a href="chap4.html#pgfId-1035905">Named Branches</a></p>
<p> <a id="pgfId-284902"></a><a href="chap4.html#pgfId-1032605">Implicit Branches</a></p>
<h2> <a href="chap5.html#pgfId-1031799">5</a></h2>
<h2> <a id="pgfId-284906"></a><a href="chap5.html#pgfId-1031801">Statements for the Analog Block</a></h2>
<p> <a id="pgfId-284908"></a><a href="chap5.html#pgfId-1031856">Assignment Statements</a></p>
<dd> <a id="pgfId-284910"></a><a href="chap5.html#pgfId-1031859">Procedural Assignment Statements in the Analog Block</a></dd>
<dd> <a id="pgfId-284912"></a><a href="chap5.html#pgfId-1031875">Branch Contribution Statement</a></dd>
<dd> <a id="pgfId-284914"></a><a href="chap5.html#pgfId-1031906">Indirect Branch Assignment Statement</a></dd>
<p> <a id="pgfId-284916"></a><a href="chap5.html#pgfId-1031919">Sequential Block Statement</a></p>
<p> <a id="pgfId-284918"></a><a href="chap5.html#pgfId-1031934">Conditional Statement</a></p>
<p> <a id="pgfId-284920"></a><a href="chap5.html#pgfId-1031947">Case Statement</a></p>
<p> <a id="pgfId-284922"></a><a href="chap5.html#pgfId-1031966">Repeat Statement</a></p>
<p> <a id="pgfId-284924"></a><a href="chap5.html#pgfId-1031976">While Statement</a></p>
<p> <a id="pgfId-284926"></a><a href="chap5.html#pgfId-1031987">For Statement</a></p>
<p> <a id="pgfId-284928"></a><a href="chap5.html#pgfId-1032001">Generate Statement</a></p>
<h2> <a href="chap6.html#pgfId-1031799">6</a></h2>
<h2> <a id="pgfId-284932"></a><a href="chap6.html#pgfId-1031801">Operators for Analog Blocks</a></h2>
<p> <a id="pgfId-284934"></a><a href="chap6.html#pgfId-1031830">Overview of Operators</a></p>
<p> <a id="pgfId-284936"></a><a href="chap6.html#pgfId-1031855">Unary Operators</a></p>
<dd> <a id="pgfId-284938"></a><a href="chap6.html#pgfId-1040456">Unary Reduction Operators</a></dd>
<p> <a id="pgfId-284940"></a><a href="chap6.html#pgfId-1031931">Binary Operators</a></p>
<dd> <a id="pgfId-284942"></a><a href="chap6.html#pgfId-1032978">Bitwise Operators</a></dd>
<p> <a id="pgfId-284944"></a><a href="chap6.html#pgfId-1040297">Ternary Operator</a></p>
<p> <a id="pgfId-284946"></a><a href="chap6.html#pgfId-1032370">Operator Precedence</a></p>
<p> <a id="pgfId-284948"></a><a href="chap6.html#pgfId-1046555">Expression Short-Circuiting</a></p>
<h2> <a href="chap7.html#pgfId-1031799">7</a></h2>
<h2> <a id="pgfId-284952"></a><a href="chap7.html#pgfId-1031801">Built-In Mathematical Functions</a></h2>
<p> <a id="pgfId-284954"></a><a href="chap7.html#pgfId-1031814">Standard Mathematical Functions</a></p>
<p> <a id="pgfId-284956"></a><a href="chap7.html#pgfId-1031910">Trigonometric and Hyperbolic Functions</a></p>
<p> <a id="pgfId-284958"></a><a href="chap7.html#pgfId-1034847">Controlling How Math Domain Errors Are Handled</a></p>
<h2> <a href="chap8.html#pgfId-1031799">8</a></h2>
<h2> <a id="pgfId-284962"></a><a href="chap8.html#pgfId-1031803">Detecting and Using Events</a></h2>
<p> <a id="pgfId-284964"></a><a href="chap8.html#pgfId-1031824">Detecting and Using Events</a></p>
<dd> <a id="pgfId-284966"></a><a href="chap8.html#pgfId-1032129">Initial_step Event</a></dd>
<dd> <a id="pgfId-284968"></a><a href="chap8.html#pgfId-1031846">Final_step Event</a></dd>
<dd> <a id="pgfId-284970"></a><a href="chap8.html#pgfId-1031857">Cross Event</a></dd>
<dd> <a id="pgfId-284972"></a><a href="chap8.html#pgfId-1036230">Above Event</a></dd>
<dd> <a id="pgfId-284974"></a><a href="chap8.html#pgfId-1055182">Absdelta Event</a></dd>
<dd> <a id="pgfId-284976"></a><a href="chap8.html#pgfId-1036447">Timer Event</a></dd>
<h2> <a href="chap9.html#pgfId-1031799">9</a></h2>
<h2> <a id="pgfId-284980"></a><a href="chap9.html#pgfId-1031801">Simulator Functions</a></h2>
<p> <a id="pgfId-284982"></a><a href="chap9.html#pgfId-1031912">Announcing Discontinuity</a></p>
<p> <a id="pgfId-284984"></a><a href="chap9.html#pgfId-1147503">Bounding the Time Step</a></p>
<p> <a id="pgfId-284986"></a><a href="chap9.html#pgfId-1032010">Announcing and Handling Nonlinearities</a></p>
<p> <a id="pgfId-284988"></a><a href="chap9.html#pgfId-1032018">Finding When a Signal Is Zero</a></p>
<p> <a id="pgfId-284990"></a><a href="chap9.html#pgfId-1032056">Querying the Simulation Environment</a></p>
<dd> <a id="pgfId-284992"></a><a href="chap9.html#pgfId-1034344">Obtaining the Current Simulation Time</a></dd>
<dd> <a id="pgfId-284994"></a><a href="chap9.html#pgfId-1032112">Obtaining the Current Ambient Temperature</a></dd>
<dd> <a id="pgfId-284996"></a><a href="chap9.html#pgfId-1034427">Obtaining the Thermal Voltage</a></dd>
<dd> <a id="pgfId-284998"></a><a href="chap9.html#pgfId-1141201">Querying the scale, gmin, and iteration Simulation Parameters</a></dd>
<dd> <a id="pgfId-285000"></a><a href="chap9.html#pgfId-1174276">Probing of values Within a Sibling Instance During Simulation</a></dd>
<p> <a id="pgfId-285002"></a><a href="chap9.html#pgfId-1148174">Obtaining and Setting Signal Values</a></p>
<dd> <a id="pgfId-285004"></a><a href="chap9.html#pgfId-1166625">Obtaining Currents Using Out-of-Module References</a></dd>
<p> <a id="pgfId-285006"></a><a href="chap9.html#pgfId-1034172">Accessing Attributes</a></p>
<p> <a id="pgfId-285008"></a><a href="chap9.html#pgfId-1166645">Examining Drivers</a></p>
<dd> <a id="pgfId-285010"></a><a href="chap9.html#pgfId-1166658">Counting the Number of Drivers</a></dd>
<dd> <a id="pgfId-285012"></a><a href="chap9.html#pgfId-1166674">Determining the Value Contribution of a Driver</a></dd>
<dd> <a id="pgfId-285014"></a><a href="chap9.html#pgfId-1166683">Determining the Strength of a Driver</a></dd>
<dd> <a id="pgfId-285016"></a><a href="chap9.html#pgfId-1166928">Detecting Updates to Drivers</a></dd>
<p> <a id="pgfId-285018"></a><a href="chap9.html#pgfId-1083389">Analysis-Dependent Functions</a></p>
<dd> <a id="pgfId-285020"></a><a href="chap9.html#pgfId-1032180">Determining the Current Analysis Type</a></dd>
<dd> <a id="pgfId-285022"></a><a href="chap9.html#pgfId-1034497">Implementing Small-Signal AC Sources</a></dd>
<dd> <a id="pgfId-285024"></a><a href="chap9.html#pgfId-1043219">Implementing Small-Signal Noise Sources</a></dd>
<p> <a id="pgfId-285026"></a><a href="chap9.html#pgfId-1032309">Generating Random Numbers</a></p>
<p> <a id="pgfId-285028"></a><a href="chap9.html#pgfId-1032321">Generating Random Numbers in Specified Distributions</a></p>
<dd> <a id="pgfId-285030"></a><a href="chap9.html#pgfId-1032335">Uniform Distribution</a></dd>
<dd> <a id="pgfId-285032"></a><a href="chap9.html#pgfId-1032348">Normal (Gaussian) Distribution</a></dd>
<dd> <a id="pgfId-285034"></a><a href="chap9.html#pgfId-1032363">Exponential Distribution</a></dd>
<dd> <a id="pgfId-285036"></a><a href="chap9.html#pgfId-1032375">Poisson Distribution</a></dd>
<dd> <a id="pgfId-285038"></a><a href="chap9.html#pgfId-1032387">Chi-Square Distribution</a></dd>
<dd> <a id="pgfId-285040"></a><a href="chap9.html#pgfId-1032399">Student&#8217;s T Distribution</a></dd>
<dd> <a id="pgfId-285042"></a><a href="chap9.html#pgfId-1032411">Erlang Distribution</a></dd>
<p> <a id="pgfId-285044"></a><a href="chap9.html#pgfId-1084938">Interpolating with Table Models</a></p>
<dd> <a id="pgfId-285046"></a><a href="chap9.html#pgfId-1124038">Table Model File Format</a></dd>
<dd> <a id="pgfId-285048"></a><a href="chap9.html#pgfId-1084958">Example: Using the $table_model Function</a></dd>
<dd> <a id="pgfId-285050"></a><a href="chap9.html#pgfId-1167743">Example: Preparing Data in One-Dimensional Array Format</a></dd>
<dd> <a id="pgfId-285052"></a><a href="chap9.html#pgfId-1167746">Example: Using $table_model as a Built-In Digital System Task</a></dd>
<p> <a id="pgfId-285054"></a><a href="chap9.html#pgfId-1171167">Node/Net Aliasing System Functions</a></p>
<dd> <a id="pgfId-285056"></a><a href="chap9.html#pgfId-1171254">Aliasing Local Nodes to Hierarchical Nodes with $analog_node_alias</a></dd>
<dd> <a id="pgfId-285058"></a><a href="chap9.html#pgfId-1171641">Aliasing Local Nets to Hierarchical Nets with $real_net_alias</a></dd>
<p> <a id="pgfId-285060"></a><a href="chap9.html#pgfId-1171358">Analog Operators</a></p>
<dd> <a id="pgfId-285062"></a><a href="chap9.html#pgfId-1034520">Restrictions on Using Analog Operators</a></dd>
<dd> <a id="pgfId-285064"></a><a href="chap9.html#pgfId-1032440">Limited Exponential Function</a></dd>
<dd> <a id="pgfId-285066"></a><a href="chap9.html#pgfId-1032458">Time Derivative Operator</a></dd>
<dd> <a id="pgfId-285068"></a><a href="chap9.html#pgfId-1167157">Time Integral Operator</a></dd>
<dd> <a id="pgfId-285070"></a><a href="chap9.html#pgfId-1032539">Circular Integrator Operator</a></dd>
<dd> <a id="pgfId-285072"></a><a href="chap9.html#pgfId-1142677">Derivative Operator</a></dd>
<dd> <a id="pgfId-285074"></a><a href="chap9.html#pgfId-1032594">Delay Operator</a></dd>
<dd> <a id="pgfId-285076"></a><a href="chap9.html#pgfId-1032608">Transition Filter</a></dd>
<dd> <a id="pgfId-285078"></a><a href="chap9.html#pgfId-1032763">Slew Filter</a></dd>
<dd> <a id="pgfId-285080"></a><a href="chap9.html#pgfId-1032800">Implementing Laplace Transform S-Domain Filters</a></dd>
<dd> <a id="pgfId-285082"></a><a href="chap9.html#pgfId-1032946">Implementing Z-Transform Filters</a></dd>
<p> <a id="pgfId-285084"></a><a href="chap9.html#pgfId-1033081">Displaying Results</a></p>
<dd> <a id="pgfId-285086"></a><a href="chap9.html#pgfId-1033085">$strobe</a></dd>
<dd> <a id="pgfId-285088"></a><a href="chap9.html#pgfId-1033254">$display</a></dd>
<dd> <a id="pgfId-285090"></a><a href="chap9.html#pgfId-1043443">$write</a></dd>
<dd> <a id="pgfId-285092"></a><a href="chap9.html#pgfId-1141322">$debug</a></dd>
<dd> <a id="pgfId-285094"></a><a href="chap9.html#pgfId-1167037">$monitor</a></dd>
<p> <a id="pgfId-285096"></a><a href="chap9.html#pgfId-1033264">Specifying Power Consumption</a></p>
<p> <a id="pgfId-285098"></a><a href="chap9.html#pgfId-1033284">Working with Files</a></p>
<dd> <a id="pgfId-285100"></a><a href="chap9.html#pgfId-1033286">Opening a File</a></dd>
<dd> <a id="pgfId-285102"></a><a href="chap9.html#pgfId-1120106">Reading from a File</a></dd>
<dd> <a id="pgfId-285104"></a><a href="chap9.html#pgfId-1033299">Writing to a File</a></dd>
<dd> <a id="pgfId-285106"></a><a href="chap9.html#pgfId-1172746">Finding the File Position</a></dd>
<dd> <a id="pgfId-285108"></a><a href="chap9.html#pgfId-1033324">Closing a File</a></dd>
<p> <a id="pgfId-285110"></a><a href="chap9.html#pgfId-1033334">Simulator Control Functions</a></p>
<dd> <a id="pgfId-285112"></a><a href="chap9.html#pgfId-1172937">$finish</a></dd>
<dd> <a id="pgfId-285114"></a><a href="chap9.html#pgfId-1172964">$finish_current_analysis</a></dd>
<dd> <a id="pgfId-285116"></a><a href="chap9.html#pgfId-1172972">$stop</a></dd>
<dd> <a id="pgfId-285118"></a><a href="chap9.html#pgfId-1172979">$fatal</a></dd>
<dd> <a id="pgfId-285120"></a><a href="chap9.html#pgfId-1173005">$error</a></dd>
<dd> <a id="pgfId-285122"></a><a href="chap9.html#pgfId-1173011">$warning</a></dd>
<dd> <a id="pgfId-285124"></a><a href="chap9.html#pgfId-1173017">$info</a></dd>
<p> <a id="pgfId-285126"></a><a href="chap9.html#pgfId-1174169">Changing the Global Circuit Temperature</a></p>
<p> <a id="pgfId-285128"></a><a href="chap9.html#pgfId-1043500">Entering Interactive Tcl Mode</a></p>
<p> <a id="pgfId-285130"></a><a href="chap9.html#pgfId-1033381">User-Defined Functions</a></p>
<dd> <a id="pgfId-285132"></a><a href="chap9.html#pgfId-1033386">Declaring an Analog User-Defined Function</a></dd>
<dd> <a id="pgfId-285134"></a><a href="chap9.html#pgfId-1033421">Calling a User-Defined Analog Function</a></dd>
<h2> <a href="chap10.html#pgfId-1031799">10</a></h2>
<h2> <a id="pgfId-285138"></a><a href="chap10.html#pgfId-1031801">Instantiating Modules and Primitives</a></h2>
<p> <a id="pgfId-285140"></a><a href="chap10.html#pgfId-1031835">Instantiating Verilog-AMS Modules</a></p>
<dd> <a id="pgfId-285142"></a><a href="chap10.html#pgfId-1031848">Creating and Naming Instances</a></dd>
<dd> <a id="pgfId-285144"></a><a href="chap10.html#pgfId-1097825">Creating Arrays of Instances</a></dd>
<dd> <a id="pgfId-285146"></a><a href="chap10.html#pgfId-1046140">Mapping Instance Ports to Module Ports</a></dd>
<p> <a id="pgfId-285148"></a><a href="chap10.html#pgfId-1031900">Connecting the Ports of Module Instances</a></p>
<dd> <a id="pgfId-285150"></a><a href="chap10.html#pgfId-1031955">Port Connection Rules</a></dd>
<p> <a id="pgfId-285152"></a><a href="chap10.html#pgfId-1031977">Overriding Parameter Values in Instances</a></p>
<dd> <a id="pgfId-285154"></a><a href="chap10.html#pgfId-1031984">Overriding Parameter Values from the Instantiation Statement</a></dd>
<dd> <a id="pgfId-285156"></a><a href="chap10.html#pgfId-1098008">Overriding Parameter Values Using defparam</a></dd>
<dd> <a id="pgfId-285158"></a><a href="chap10.html#pgfId-1098021">Precedence Rules for Overriding Parameter Values</a></dd>
<p> <a id="pgfId-285160"></a><a href="chap10.html#pgfId-1032020">Instantiating Analog Primitives</a></p>
<dd> <a id="pgfId-285162"></a><a href="chap10.html#pgfId-1032026">Instantiating Analog Primitives that Use Array Valued Parameters</a></dd>
<dd> <a id="pgfId-285164"></a><a href="chap10.html#pgfId-1032039">Instantiating Modules that Use Unsupported Parameter Types</a></dd>
<p> <a id="pgfId-285166"></a><a href="chap10.html#pgfId-1043081">Using an M Factor (Multiplicity Factor)</a></p>
<dd> <a id="pgfId-285168"></a><a href="chap10.html#pgfId-1098138">Example: Using an M Factor</a></dd>
<p> <a id="pgfId-285170"></a><a href="chap10.html#pgfId-1098160">Including Verilog-A Modules in Spectre Subcircuits</a></p>
<h2> <a href="chap11.html#pgfId-1033656">11</a></h2>
<h2> <a id="pgfId-285174"></a><a href="chap11.html#pgfId-1033657">Mixed-Signal Aspects of Verilog-AMS</a></h2>
<p> <a id="pgfId-285176"></a><a href="chap11.html#pgfId-1038751">Fundamental Mixed-Signal Concepts</a></p>
<dd> <a id="pgfId-285178"></a><a href="chap11.html#pgfId-1038522">Domains</a></dd>
<dd> <a id="pgfId-285180"></a><a href="chap11.html#pgfId-1040001">Contexts</a></dd>
<dd> <a id="pgfId-285182"></a><a href="chap11.html#pgfId-1038669">Nets, Nodes, Ports, and Signals</a></dd>
<dd> <a id="pgfId-285184"></a><a href="chap11.html#pgfId-1038680">Mixed-signal and Net Disciplines</a></dd>
<p> <a id="pgfId-285186"></a><a href="chap11.html#pgfId-1048343">Behavioral Interaction</a></p>
<dd> <a id="pgfId-285188"></a><a href="chap11.html#pgfId-1043725">Accessing Discrete Nets and Variables from a Continuous Context</a></dd>
<dd> <a id="pgfId-285190"></a><a href="chap11.html#pgfId-1039210">Accessing Continuous Nets and Variables from a Discrete Context</a></dd>
<dd> <a id="pgfId-285192"></a><a href="chap11.html#pgfId-1039263">Detecting Discrete Events from a Continuous Context</a></dd>
<dd> <a id="pgfId-285194"></a><a href="chap11.html#pgfId-1039265">Detecting Continuous Events from a Discrete Context</a></dd>
<p> <a id="pgfId-285196"></a><a href="chap11.html#pgfId-1046729">Connect Modules</a></p>
<dd> <a id="pgfId-285198"></a><a href="chap11.html#pgfId-1031363">Coding Connect Modules</a></dd>
<dd> <a id="pgfId-285200"></a><a href="chap11.html#pgfId-1047287">Using Automatically-Inserted Connect Modules</a></dd>
<dd> <a id="pgfId-285202"></a><a href="chap11.html#pgfId-1041732">Understanding the Factors Affecting Connect Module Placement</a></dd>
<dd> <a id="pgfId-285204"></a><a href="chap11.html#pgfId-1031575">Understanding How Connect Modules Operate</a></dd>
<h2> <a href="chap12.html#pgfId-1031799">12</a></h2>
<h2> <a id="pgfId-285208"></a><a href="chap12.html#pgfId-1031801">Controlling the Compiler</a></h2>
<p> <a id="pgfId-285210"></a><a href="chap12.html#pgfId-1031842">Implementing Text Macros</a></p>
<dd> <a id="pgfId-285212"></a><a href="chap12.html#pgfId-1031847">`define Compiler Directive</a></dd>
<dd> <a id="pgfId-285214"></a><a href="chap12.html#pgfId-1031870">`undef Compiler Directive</a></dd>
<p> <a id="pgfId-285216"></a><a href="chap12.html#pgfId-1031880">Compiling Code Conditionally</a></p>
<p> <a id="pgfId-285218"></a><a href="chap12.html#pgfId-1031895">Including Files at Compilation Time</a></p>
<p> <a id="pgfId-285220"></a><a href="chap12.html#pgfId-1035675">Adjusting the Time Scale</a></p>
<p> <a id="pgfId-285222"></a><a href="chap12.html#pgfId-1035730">Setting a Default Discrete Discipline for Signals</a></p>
<p> <a id="pgfId-285224"></a><a href="chap12.html#pgfId-1037685">Setting Default Rise and Fall Times</a></p>
<p> <a id="pgfId-285226"></a><a href="chap12.html#pgfId-1037642">Resetting Directives to Default Values</a></p>
<p> <a id="pgfId-285228"></a><a href="chap12.html#pgfId-1037659">Specifying Which Reserved Keyword List to Use</a></p>
<p> <a id="pgfId-285230"></a><a href="chap12.html#pgfId-1035827">Removing and Restoring Specific Keywords</a></p>
<p> <a id="pgfId-285232"></a><a href="chap12.html#pgfId-1037710">Checking Support for Compact Modeling Extensions</a></p>
<h2> <a href="appA.html#pgfId-1031797">A</a></h2>
<h2> <a id="pgfId-285236"></a><a href="appA.html#pgfId-1031799">Nodal Analysis</a></h2>
<p> <a id="pgfId-285238"></a><a href="appA.html#pgfId-1031810">Kirchhoff&#8217;s Laws</a></p>
<p> <a id="pgfId-285240"></a><a href="appA.html#pgfId-1031916">Simulating an Analog System</a></p>
<dd> <a id="pgfId-285242"></a><a href="appA.html#pgfId-1031937">Transient Analysis</a></dd>
<dd> <a id="pgfId-285244"></a><a href="appA.html#pgfId-1031944">Convergence</a></dd>
<h2> <a href="appB.html#pgfId-1031801">B</a></h2>
<h2> <a id="pgfId-285248"></a><a href="appB.html#pgfId-1031803">Analog Probes and Sources</a></h2>
<p> <a id="pgfId-285250"></a><a href="appB.html#pgfId-1031831">Overview of Probes and Sources</a></p>
<p> <a id="pgfId-285252"></a><a href="appB.html#pgfId-1031842">Probes</a></p>
<p> <a id="pgfId-285254"></a><a href="appB.html#pgfId-1050024">Port Branches</a></p>
<p> <a id="pgfId-285256"></a><a href="appB.html#pgfId-1032692">Sources</a></p>
<dd> <a id="pgfId-285258"></a><a href="appB.html#pgfId-1032001">Unassigned Sources</a></dd>
<dd> <a id="pgfId-285260"></a><a href="appB.html#pgfId-1032010">Switch Branches</a></dd>
<p> <a id="pgfId-285262"></a><a href="appB.html#pgfId-1042559">Examples of Sources and Probes</a></p>
<dd> <a id="pgfId-285264"></a><a href="appB.html#pgfId-1032075">Linear Conductor</a></dd>
<dd> <a id="pgfId-285266"></a><a href="appB.html#pgfId-1032102">Linear Resistor</a></dd>
<dd> <a id="pgfId-285268"></a><a href="appB.html#pgfId-1032324">RLC Circuit</a></dd>
<dd> <a id="pgfId-285270"></a><a href="appB.html#pgfId-1032144">Simple Implicit Diode</a></dd>
<h2> <a href="appD.html#pgfId-1031799">C</a></h2>
<h2> <a id="pgfId-285274"></a><a href="appD.html#pgfId-1031804">Sample Model Library</a></h2>
<p> <a id="pgfId-285276"></a><a href="appD.html#pgfId-1031878">Analog Components</a></p>
<dd> <a id="pgfId-285278"></a><a href="appD.html#pgfId-1031880">Analog Multiplexer</a></dd>
<dd> <a id="pgfId-285280"></a><a href="appD.html#pgfId-1031891">Current Deadband Amplifier</a></dd>
<dd> <a id="pgfId-285282"></a><a href="appD.html#pgfId-1031904">Hard Current Clamp</a></dd>
<dd> <a id="pgfId-285284"></a><a href="appD.html#pgfId-1031915">Hard Voltage Clamp</a></dd>
<dd> <a id="pgfId-285286"></a><a href="appD.html#pgfId-1031926">Open Circuit Fault</a></dd>
<dd> <a id="pgfId-285288"></a><a href="appD.html#pgfId-1031934">Operational Amplifier</a></dd>
<dd> <a id="pgfId-285290"></a><a href="appD.html#pgfId-1031952">Constant Power Sink</a></dd>
<dd> <a id="pgfId-285292"></a><a href="appD.html#pgfId-1031961">Short Circuit Fault</a></dd>
<dd> <a id="pgfId-285294"></a><a href="appD.html#pgfId-1031969">Soft Current Clamp</a></dd>
<dd> <a id="pgfId-285296"></a><a href="appD.html#pgfId-1031984">Soft Voltage Clamp</a></dd>
<dd> <a id="pgfId-285298"></a><a href="appD.html#pgfId-1031998">Self-Tuning Resistor</a></dd>
<dd> <a id="pgfId-285300"></a><a href="appD.html#pgfId-1032020">Untrimmed Capacitor</a></dd>
<dd> <a id="pgfId-285302"></a><a href="appD.html#pgfId-1032033">Untrimmed Inductor</a></dd>
<dd> <a id="pgfId-285304"></a><a href="appD.html#pgfId-1032046">Untrimmed Resistor</a></dd>
<dd> <a id="pgfId-285306"></a><a href="appD.html#pgfId-1032059">Voltage Deadband Amplifier</a></dd>
<dd> <a id="pgfId-285308"></a><a href="appD.html#pgfId-1032072">Voltage-Controlled Variable-Gain Amplifier</a></dd>
<p> <a id="pgfId-285310"></a><a href="appD.html#pgfId-1032086">Basic Components</a></p>
<dd> <a id="pgfId-285312"></a><a href="appD.html#pgfId-1032088">Resistor</a></dd>
<dd> <a id="pgfId-285314"></a><a href="appD.html#pgfId-1032094">Capacitor</a></dd>
<dd> <a id="pgfId-285316"></a><a href="appD.html#pgfId-1032100">Inductor</a></dd>
<dd> <a id="pgfId-285318"></a><a href="appD.html#pgfId-1032106">Voltage-Controlled Voltage Source</a></dd>
<dd> <a id="pgfId-285320"></a><a href="appD.html#pgfId-1032113">Current-Controlled Voltage Source</a></dd>
<dd> <a id="pgfId-285322"></a><a href="appD.html#pgfId-1032120">Voltage-Controlled Current Source</a></dd>
<dd> <a id="pgfId-285324"></a><a href="appD.html#pgfId-1032127">Current-Controlled Current Source</a></dd>
<dd> <a id="pgfId-285326"></a><a href="appD.html#pgfId-1032134">Switch</a></dd>
<p> <a id="pgfId-285328"></a><a href="appD.html#pgfId-1032352">Control Components</a></p>
<dd> <a id="pgfId-285330"></a><a href="appD.html#pgfId-1032354">Error Calculation Block</a></dd>
<dd> <a id="pgfId-285332"></a><a href="appD.html#pgfId-1032365">Lag Compensator</a></dd>
<dd> <a id="pgfId-285334"></a><a href="appD.html#pgfId-1032380">Lead Compensator</a></dd>
<dd> <a id="pgfId-285336"></a><a href="appD.html#pgfId-1032395">Lead-Lag Compensator</a></dd>
<dd> <a id="pgfId-285338"></a><a href="appD.html#pgfId-1032412">Proportional Controller</a></dd>
<dd> <a id="pgfId-285340"></a><a href="appD.html#pgfId-1032422">Proportional Derivative Controller</a></dd>
<dd> <a id="pgfId-285342"></a><a href="appD.html#pgfId-1032433">Proportional Integral Controller</a></dd>
<dd> <a id="pgfId-285344"></a><a href="appD.html#pgfId-1032445">Proportional Integral Derivative Controller</a></dd>
<p> <a id="pgfId-285346"></a><a href="appD.html#pgfId-1032457">Logic Components</a></p>
<dd> <a id="pgfId-285348"></a><a href="appD.html#pgfId-1032459">AND Gate</a></dd>
<dd> <a id="pgfId-285350"></a><a href="appD.html#pgfId-1032469">NAND Gate</a></dd>
<dd> <a id="pgfId-285352"></a><a href="appD.html#pgfId-1032479">OR Gate</a></dd>
<dd> <a id="pgfId-285354"></a><a href="appD.html#pgfId-1032489">NOT Gate</a></dd>
<dd> <a id="pgfId-285356"></a><a href="appD.html#pgfId-1032499">NOR Gate</a></dd>
<dd> <a id="pgfId-285358"></a><a href="appD.html#pgfId-1032509">XOR Gate</a></dd>
<dd> <a id="pgfId-285360"></a><a href="appD.html#pgfId-1032519">XNOR Gate</a></dd>
<dd> <a id="pgfId-285362"></a><a href="appD.html#pgfId-1032529">D-Type Flip-Flop</a></dd>
<dd> <a id="pgfId-285364"></a><a href="appD.html#pgfId-1032543">Clocked JK Flip-Flop</a></dd>
<dd> <a id="pgfId-285366"></a><a href="appD.html#pgfId-1032632">JK-Type Flip-Flop</a></dd>
<dd> <a id="pgfId-285368"></a><a href="appD.html#pgfId-1032718">Level Shifter</a></dd>
<dd> <a id="pgfId-285370"></a><a href="appD.html#pgfId-1032727">RS-Type Flip-Flop</a></dd>
<dd> <a id="pgfId-285372"></a><a href="appD.html#pgfId-1032812">Trigger-Type (Toggle-Type) Flip-Flop</a></dd>
<dd> <a id="pgfId-285374"></a><a href="appD.html#pgfId-1032857">Half Adder</a></dd>
<dd> <a id="pgfId-285376"></a><a href="appD.html#pgfId-1032868">Full Adder</a></dd>
<dd> <a id="pgfId-285378"></a><a href="appD.html#pgfId-1032880">Half Subtractor</a></dd>
<dd> <a id="pgfId-285380"></a><a href="appD.html#pgfId-1032935">Full Subtractor</a></dd>
<dd> <a id="pgfId-285382"></a><a href="appD.html#pgfId-1033039">Parallel Register, 8-Bit</a></dd>
<dd> <a id="pgfId-285384"></a><a href="appD.html#pgfId-1033052">Serial Register, 8-Bit</a></dd>
<p> <a id="pgfId-285386"></a><a href="appD.html#pgfId-1033065">Electromagnetic Components</a></p>
<dd> <a id="pgfId-285388"></a><a href="appD.html#pgfId-1033067">DC Motor</a></dd>
<dd> <a id="pgfId-285390"></a><a href="appD.html#pgfId-1033082">Electromagnetic Relay</a></dd>
<dd> <a id="pgfId-285392"></a><a href="appD.html#pgfId-1033095">Three-Phase Motor</a></dd>
<p> <a id="pgfId-285394"></a><a href="appD.html#pgfId-1033111">Functional Blocks</a></p>
<dd> <a id="pgfId-285396"></a><a href="appD.html#pgfId-1033113">Amplifier</a></dd>
<dd> <a id="pgfId-285398"></a><a href="appD.html#pgfId-1033121">Comparator</a></dd>
<dd> <a id="pgfId-285400"></a><a href="appD.html#pgfId-1033138">Controlled Integrator</a></dd>
<dd> <a id="pgfId-285402"></a><a href="appD.html#pgfId-1033150">Deadband</a></dd>
<dd> <a id="pgfId-285404"></a><a href="appD.html#pgfId-1033160">Deadband Differential Amplifier</a></dd>
<dd> <a id="pgfId-285406"></a><a href="appD.html#pgfId-1033173">Differential Amplifier (Opamp)</a></dd>
<dd> <a id="pgfId-285408"></a><a href="appD.html#pgfId-1033183">Differential Signal Driver</a></dd>
<dd> <a id="pgfId-285410"></a><a href="appD.html#pgfId-1033193">Differentiator</a></dd>
<dd> <a id="pgfId-285412"></a><a href="appD.html#pgfId-1033200">Flow-to-Value Converter</a></dd>
<dd> <a id="pgfId-285414"></a><a href="appD.html#pgfId-1033209">Rectangular Hysteresis</a></dd>
<dd> <a id="pgfId-285416"></a><a href="appD.html#pgfId-1033221">Integrator</a></dd>
<dd> <a id="pgfId-285418"></a><a href="appD.html#pgfId-1033229">Level Shifter</a></dd>
<dd> <a id="pgfId-285420"></a><a href="appD.html#pgfId-1033238">Limiting Differential Amplifier</a></dd>
<dd> <a id="pgfId-285422"></a><a href="appD.html#pgfId-1033250">Logarithmic Amplifier</a></dd>
<dd> <a id="pgfId-285424"></a><a href="appD.html#pgfId-1033261">Multiplexer</a></dd>
<dd> <a id="pgfId-285426"></a><a href="appD.html#pgfId-1033283">Quantizer</a></dd>
<dd> <a id="pgfId-285428"></a><a href="appD.html#pgfId-1033296">Repeater</a></dd>
<dd> <a id="pgfId-285430"></a><a href="appD.html#pgfId-1033305">Saturating Integrator</a></dd>
<dd> <a id="pgfId-285432"></a><a href="appD.html#pgfId-1033317">Swept Sinusoidal Source</a></dd>
<dd> <a id="pgfId-285434"></a><a href="appD.html#pgfId-1033328">Three-Phase Source</a></dd>
<dd> <a id="pgfId-285436"></a><a href="appD.html#pgfId-1033338">Value-to-Flow Converter</a></dd>
<dd> <a id="pgfId-285438"></a><a href="appD.html#pgfId-1033347">Variable Frequency Sinusoidal Source</a></dd>
<dd> <a id="pgfId-285440"></a><a href="appD.html#pgfId-1033358">Variable-Gain Differential Amplifier</a></dd>
<p> <a id="pgfId-285442"></a><a href="appD.html#pgfId-1033371">Magnetic Components</a></p>
<dd> <a id="pgfId-285444"></a><a href="appD.html#pgfId-1033373">Magnetic Core</a></dd>
<dd> <a id="pgfId-285446"></a><a href="appD.html#pgfId-1033388">Magnetic Gap</a></dd>
<dd> <a id="pgfId-285448"></a><a href="appD.html#pgfId-1033399">Magnetic Winding</a></dd>
<dd> <a id="pgfId-285450"></a><a href="appD.html#pgfId-1033411">Two-Phase Transformer</a></dd>
<p> <a id="pgfId-285452"></a><a href="appD.html#pgfId-1033430">Mathematical Components</a></p>
<dd> <a id="pgfId-285454"></a><a href="appD.html#pgfId-1033432">Absolute Value</a></dd>
<dd> <a id="pgfId-285456"></a><a href="appD.html#pgfId-1033441">Adder</a></dd>
<dd> <a id="pgfId-285458"></a><a href="appD.html#pgfId-1033451">Adder, 4 Numbers</a></dd>
<dd> <a id="pgfId-285460"></a><a href="appD.html#pgfId-1033463">Cube</a></dd>
<dd> <a id="pgfId-285462"></a><a href="appD.html#pgfId-1033472">Cubic Root</a></dd>
<dd> <a id="pgfId-285464"></a><a href="appD.html#pgfId-1033481">Divider</a></dd>
<dd> <a id="pgfId-285466"></a><a href="appD.html#pgfId-1033492">Exponential Function</a></dd>
<dd> <a id="pgfId-285468"></a><a href="appD.html#pgfId-1033501">Multiplier</a></dd>
<dd> <a id="pgfId-285470"></a><a href="appD.html#pgfId-1033510">Natural Log Function</a></dd>
<dd> <a id="pgfId-285472"></a><a href="appD.html#pgfId-1033519">Polynomial</a></dd>
<dd> <a id="pgfId-285474"></a><a href="appD.html#pgfId-1033532">Power Function</a></dd>
<dd> <a id="pgfId-285476"></a><a href="appD.html#pgfId-1033542">Reciprocal</a></dd>
<dd> <a id="pgfId-285478"></a><a href="appD.html#pgfId-1033552">Signed Number</a></dd>
<dd> <a id="pgfId-285480"></a><a href="appD.html#pgfId-1033562">Square</a></dd>
<dd> <a id="pgfId-285482"></a><a href="appD.html#pgfId-1033571">Square Root</a></dd>
<dd> <a id="pgfId-285484"></a><a href="appD.html#pgfId-1033580">Subtractor</a></dd>
<dd> <a id="pgfId-285486"></a><a href="appD.html#pgfId-1033588">Subtractor, 4 Numbers</a></dd>
<p> <a id="pgfId-285488"></a><a href="appD.html#pgfId-1033600">Measure Components</a></p>
<dd> <a id="pgfId-285490"></a><a href="appD.html#pgfId-1033602">ADC, 8-Bit Differential Nonlinearity Measurement</a></dd>
<dd> <a id="pgfId-285492"></a><a href="appD.html#pgfId-1033622">ADC, 8-Bit Integral Nonlinearity Measurement</a></dd>
<dd> <a id="pgfId-285494"></a><a href="appD.html#pgfId-1033640">Ammeter (Current Meter)</a></dd>
<dd> <a id="pgfId-285496"></a><a href="appD.html#pgfId-1033654">DAC, 8-Bit Differential Nonlinearity Measurement</a></dd>
<dd> <a id="pgfId-285498"></a><a href="appD.html#pgfId-1033669">DAC, 8-Bit Integral Nonlinearity Measurement</a></dd>
<dd> <a id="pgfId-285500"></a><a href="appD.html#pgfId-1033683">Delta Probe</a></dd>
<dd> <a id="pgfId-285502"></a><a href="appD.html#pgfId-1033704">Find Event Probe</a></dd>
<dd> <a id="pgfId-285504"></a><a href="appD.html#pgfId-1033732">Find Slope</a></dd>
<dd> <a id="pgfId-285506"></a><a href="appD.html#pgfId-1033742">Frequency Meter</a></dd>
<dd> <a id="pgfId-285508"></a><a href="appD.html#pgfId-1033752">Offset Measurement</a></dd>
<dd> <a id="pgfId-285510"></a><a href="appD.html#pgfId-1033768">Power Meter</a></dd>
<dd> <a id="pgfId-285512"></a><a href="appD.html#pgfId-1033788">Q (Charge) Meter</a></dd>
<dd> <a id="pgfId-285514"></a><a href="appD.html#pgfId-1033800">Sampler</a></dd>
<dd> <a id="pgfId-285516"></a><a href="appD.html#pgfId-1033811">Slew Rate Measurement</a></dd>
<dd> <a id="pgfId-285518"></a><a href="appD.html#pgfId-1033829">Signal Statistics Probe</a></dd>
<dd> <a id="pgfId-285520"></a><a href="appD.html#pgfId-1033853">Voltage Meter</a></dd>
<dd> <a id="pgfId-285522"></a><a href="appD.html#pgfId-1033866">Z (Impedance) Meter</a></dd>
<p> <a id="pgfId-285524"></a><a href="appD.html#pgfId-1033883">Mechanical Systems</a></p>
<dd> <a id="pgfId-285526"></a><a href="appD.html#pgfId-1033885">Gearbox</a></dd>
<dd> <a id="pgfId-285528"></a><a href="appD.html#pgfId-1033897">Mechanical Damper</a></dd>
<dd> <a id="pgfId-285530"></a><a href="appD.html#pgfId-1033903">Mechanical Mass</a></dd>
<dd> <a id="pgfId-285532"></a><a href="appD.html#pgfId-1033910">Mechanical Restrainer</a></dd>
<dd> <a id="pgfId-285534"></a><a href="appD.html#pgfId-1033919">Road</a></dd>
<dd> <a id="pgfId-285536"></a><a href="appD.html#pgfId-1033930">Mechanical Spring</a></dd>
<dd> <a id="pgfId-285538"></a><a href="appD.html#pgfId-1033937">Wheel</a></dd>
<p> <a id="pgfId-285540"></a><a href="appD.html#pgfId-1033945">Mixed-Signal Components</a></p>
<dd> <a id="pgfId-285542"></a><a href="appD.html#pgfId-1033947">Analog-to-Digital Converter, 8-Bit</a></dd>
<dd> <a id="pgfId-285544"></a><a href="appD.html#pgfId-1033963">Analog-to-Digital Converter, 8-Bit (Ideal)</a></dd>
<dd> <a id="pgfId-285546"></a><a href="appD.html#pgfId-1033977">Decimator</a></dd>
<dd> <a id="pgfId-285548"></a><a href="appD.html#pgfId-1033990">Digital-to-Analog Converter, 8-Bit</a></dd>
<dd> <a id="pgfId-285550"></a><a href="appD.html#pgfId-1034002">Digital-to-Analog Converter, 8-Bit (Ideal)</a></dd>
<dd> <a id="pgfId-285552"></a><a href="appD.html#pgfId-1034011">Sigma-Delta Converter (first-order)</a></dd>
<dd> <a id="pgfId-285554"></a><a href="appD.html#pgfId-1034024">Sample-and-Hold Amplifier (Ideal)</a></dd>
<dd> <a id="pgfId-285556"></a><a href="appD.html#pgfId-1034032">Single Shot</a></dd>
<dd> <a id="pgfId-285558"></a><a href="appD.html#pgfId-1034045">Switched Capacitor Integrator</a></dd>
<p> <a id="pgfId-285560"></a><a href="appD.html#pgfId-1034055">Power Electronics Components</a></p>
<dd> <a id="pgfId-285562"></a><a href="appD.html#pgfId-1034057">Full Wave Rectifier, Two Phase</a></dd>
<dd> <a id="pgfId-285564"></a><a href="appD.html#pgfId-1034067">Half Wave Rectifier, Two Phase</a></dd>
<dd> <a id="pgfId-285566"></a><a href="appD.html#pgfId-1034077">Thyristor</a></dd>
<p> <a id="pgfId-285568"></a><a href="appD.html#pgfId-1034087">Semiconductor Components</a></p>
<dd> <a id="pgfId-285570"></a><a href="appD.html#pgfId-1034089">Diode</a></dd>
<dd> <a id="pgfId-285572"></a><a href="appD.html#pgfId-1034098">MOS Transistor (Level 1)</a></dd>
<dd> <a id="pgfId-285574"></a><a href="appD.html#pgfId-1034127">MOS Thin-Film Transistor</a></dd>
<dd> <a id="pgfId-285576"></a><a href="appD.html#pgfId-1034149">N JFET Transistor</a></dd>
<dd> <a id="pgfId-285578"></a><a href="appD.html#pgfId-1034169">NPN Bipolar Junction Transistor</a></dd>
<dd> <a id="pgfId-285580"></a><a href="appD.html#pgfId-1034208">Schottky Diode</a></dd>
<p> <a id="pgfId-285582"></a><a href="appD.html#pgfId-1034227">Telecommunications Components</a></p>
<dd> <a id="pgfId-285584"></a><a href="appD.html#pgfId-1034229">AM Demodulator</a></dd>
<dd> <a id="pgfId-285586"></a><a href="appD.html#pgfId-1034246">AM Modulator</a></dd>
<dd> <a id="pgfId-285588"></a><a href="appD.html#pgfId-1034260">Attenuator</a></dd>
<dd> <a id="pgfId-285590"></a><a href="appD.html#pgfId-1034269">Audio Source</a></dd>
<dd> <a id="pgfId-285592"></a><a href="appD.html#pgfId-1034285">Bit Error Rate Calculator</a></dd>
<dd> <a id="pgfId-285594"></a><a href="appD.html#pgfId-1034296">Charge Pump</a></dd>
<dd> <a id="pgfId-285596"></a><a href="appD.html#pgfId-1034309">Code Generator, 2-Bit</a></dd>
<dd> <a id="pgfId-285598"></a><a href="appD.html#pgfId-1034321">Code Generator, 4-Bit</a></dd>
<dd> <a id="pgfId-285600"></a><a href="appD.html#pgfId-1034333">Decider</a></dd>
<dd> <a id="pgfId-285602"></a><a href="appD.html#pgfId-1034349">Digital Phase Locked Loop (PLL)</a></dd>
<dd> <a id="pgfId-285604"></a><a href="appD.html#pgfId-1034367">Digital Voltage-Controlled Oscillator</a></dd>
<dd> <a id="pgfId-285606"></a><a href="appD.html#pgfId-1034381">FM Demodulator</a></dd>
<dd> <a id="pgfId-285608"></a><a href="appD.html#pgfId-1034402">FM Modulator</a></dd>
<dd> <a id="pgfId-285610"></a><a href="appD.html#pgfId-1034415">Frequency-Phase Detector</a></dd>
<dd> <a id="pgfId-285612"></a><a href="appD.html#pgfId-1034436">Mixer</a></dd>
<dd> <a id="pgfId-285614"></a><a href="appD.html#pgfId-1034445">Noise Source</a></dd>
<dd> <a id="pgfId-285616"></a><a href="appD.html#pgfId-1034455">PCM Demodulator, 8-Bit</a></dd>
<dd> <a id="pgfId-285618"></a><a href="appD.html#pgfId-1034470">PCM Modulator, 8-Bit</a></dd>
<dd> <a id="pgfId-285620"></a><a href="appD.html#pgfId-1034487">Phase Detector</a></dd>
<dd> <a id="pgfId-285622"></a><a href="appD.html#pgfId-1034496">Phase Locked Loop</a></dd>
<dd> <a id="pgfId-285624"></a><a href="appD.html#pgfId-1034508">PM Demodulator</a></dd>
<dd> <a id="pgfId-285626"></a><a href="appD.html#pgfId-1034528">PM Modulator</a></dd>
<dd> <a id="pgfId-285628"></a><a href="appD.html#pgfId-1034543">QAM 16-ary Demodulator</a></dd>
<dd> <a id="pgfId-285630"></a><a href="appD.html#pgfId-1034563">Quadrature Amplitude 16-ary Modulator</a></dd>
<dd> <a id="pgfId-285632"></a><a href="appD.html#pgfId-1034580">QPSK Demodulator</a></dd>
<dd> <a id="pgfId-285634"></a><a href="appD.html#pgfId-1034597">QPSK Modulator</a></dd>
<dd> <a id="pgfId-285636"></a><a href="appD.html#pgfId-1034609">Random Bit Stream Generator</a></dd>
<dd> <a id="pgfId-285638"></a><a href="appD.html#pgfId-1034621">Transmission Channel</a></dd>
<dd> <a id="pgfId-285640"></a><a href="appD.html#pgfId-1034631">Voltage-Controlled Oscillator</a></dd>
<h2> <a href="appE.html#pgfId-1031799">D</a></h2>
<h2> <a id="pgfId-285644"></a><a href="appE.html#pgfId-1031801">Verilog-AMS Keywords</a></h2>
<p> <a id="pgfId-285646"></a><a href="appE.html#pgfId-1035480">Keywords to Support Backward Compatibility</a></p>
<p> <a id="pgfId-285648"></a><a href="appE.html#pgfId-1041307">Discipline and Nature Keywords</a></p>
<p> <a id="pgfId-285650"></a><a href="appE.html#pgfId-1041310">Connect Rules Keywords</a></p>
<h2> <a href="appF.html#pgfId-1031799">E</a></h2>
<h2> <a id="pgfId-285654"></a><a href="appF.html#pgfId-1032206">Unsupported Elements of Verilog-AMS</a></h2>
<h2> <a href="appG.html#pgfId-1034420">F</a></h2>
<h2> <a id="pgfId-285658"></a><a href="appG.html#pgfId-1034422">Updating Verilog-A Modules</a></h2>
<p> <a id="pgfId-285660"></a><a href="appG.html#pgfId-1034825">Suggestions for Updating Models</a></p>
<dd> <a id="pgfId-285662"></a><a href="appG.html#pgfId-1035398">Current Probes</a></dd>
<dd> <a id="pgfId-285664"></a><a href="appG.html#pgfId-1034835">Analog Functions</a></dd>
<dd> <a id="pgfId-285666"></a><a href="appG.html#pgfId-1034848">NULL Statements</a></dd>
<dd> <a id="pgfId-285668"></a><a href="appG.html#pgfId-1034858">inf Used as a Number</a></dd>
<dd> <a id="pgfId-285670"></a><a href="appG.html#pgfId-1034866">Changing Delay to Absdelay</a></dd>
<dd> <a id="pgfId-285672"></a><a href="appG.html#pgfId-1034876">Changing $realtime to $abstime</a></dd>
<dd> <a id="pgfId-285674"></a><a href="appG.html#pgfId-1034882">Changing bound_step to $bound_step</a></dd>
<dd> <a id="pgfId-285676"></a><a href="appG.html#pgfId-1034888">Changing Array Specifications</a></dd>
<dd> <a id="pgfId-285678"></a><a href="appG.html#pgfId-1034900">Chained Assignments Made Illegal</a></dd>
<dd> <a id="pgfId-285680"></a><a href="appG.html#pgfId-1034909">Real Argument Not Supported as Direction Argument</a></dd>
<dd> <a id="pgfId-285682"></a><a href="appG.html#pgfId-1034917">$limexp Changed to limexp</a></dd>
<dd> <a id="pgfId-285684"></a><a href="appG.html#pgfId-1034929">&#39;if &#39;MACRO is Not Allowed</a></dd>
<dd> <a id="pgfId-285686"></a><a href="appG.html#pgfId-1034937">$warning is Not Allowed</a></dd>
<dd> <a id="pgfId-285688"></a><a href="appG.html#pgfId-1034944">discontinuity Changed to $discontinuity</a></dd>
<h2> <a id="pgfId-285690"></a><a href="glossary.html#pgfId-1031803">Glossary</a></h2>
<h2> <a id="pgfId-285692"></a><a href="verilogamsrefIX.html#pgfId-346869">Index</a></h2>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="preface.html" id="nex" title="Preface">Preface</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2022, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>