Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 11 17:48:31 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_clear_button_detector/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_run_stop_button_detector/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.125        0.000                      0                  152        0.187        0.000                      0                  152        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.125        0.000                      0                  152        0.187        0.000                      0                  152        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.263ns (32.862%)  route 2.580ns (67.138%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.632     5.153    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X60Y13         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.478     5.631 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/Q
                         net (fo=13, routed)          1.188     6.819    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[3]
    SLICE_X62Y14         LUT4 (Prop_lut4_I2_O)        0.301     7.120 f  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[2]_i_2/O
                         net (fo=3, routed)           0.844     7.964    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[2]_i_2_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I1_O)        0.153     8.117 f  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.549     8.666    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[5]_i_2_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.331     8.997 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[5]_i_1__2/O
                         net (fo=1, routed)           0.000     8.997    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[5]_i_1__2_n_0
    SLICE_X61Y14         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.513    14.854    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X61Y14         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.029    15.122    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.022ns (26.712%)  route 2.804ns (73.288%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.568     5.089    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y11         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.478     5.567 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.836     6.403    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.296     6.699 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4/O
                         net (fo=1, routed)           0.796     7.495    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.619 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=19, routed)          1.172     8.791    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.124     8.915 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.915    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[11]
    SLICE_X55Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.447    14.788    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X55Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[11]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.029    15.042    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.022ns (26.726%)  route 2.802ns (73.274%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.568     5.089    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y11         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.478     5.567 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.836     6.403    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.296     6.699 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4/O
                         net (fo=1, routed)           0.796     7.495    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.619 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=19, routed)          1.170     8.789    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.124     8.913 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     8.913    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[15]
    SLICE_X55Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.447    14.788    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X55Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[15]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.031    15.044    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 1.048ns (27.207%)  route 2.804ns (72.793%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.568     5.089    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y11         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.478     5.567 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.836     6.403    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.296     6.699 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4/O
                         net (fo=1, routed)           0.796     7.495    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.619 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=19, routed)          1.172     8.791    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.150     8.941 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.941    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[12]
    SLICE_X55Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.447    14.788    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X55Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[12]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.075    15.088    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 1.048ns (27.221%)  route 2.802ns (72.779%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.568     5.089    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y11         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.478     5.567 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.836     6.403    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.296     6.699 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4/O
                         net (fo=1, routed)           0.796     7.495    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.619 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=19, routed)          1.170     8.789    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X55Y14         LUT2 (Prop_lut2_I1_O)        0.150     8.939 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     8.939    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[16]
    SLICE_X55Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.447    14.788    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X55Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.075    15.088    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 U_clear_button_detector/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clear_button_detector/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.966ns (25.531%)  route 2.818ns (74.469%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.560     5.081    U_clear_button_detector/CLK
    SLICE_X55Y18         FDCE                                         r  U_clear_button_detector/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  U_clear_button_detector/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.967     6.467    U_clear_button_detector/r_counter_reg_n_0_[15]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.299     6.766 r  U_clear_button_detector/r_counter[16]_i_3__0/O
                         net (fo=1, routed)           0.967     7.732    U_clear_button_detector/r_counter[16]_i_3__0_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  U_clear_button_detector/r_counter[16]_i_2__0/O
                         net (fo=17, routed)          0.884     8.741    U_clear_button_detector/r_clk
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.865 r  U_clear_button_detector/r_counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.865    U_clear_button_detector/r_counter[13]
    SLICE_X55Y18         FDCE                                         r  U_clear_button_detector/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.442    14.783    U_clear_button_detector/CLK
    SLICE_X55Y18         FDCE                                         r  U_clear_button_detector/r_counter_reg[13]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X55Y18         FDCE (Setup_fdce_C_D)        0.029    15.075    U_clear_button_detector/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 U_clear_button_detector/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clear_button_detector/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.994ns (26.078%)  route 2.818ns (73.922%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.560     5.081    U_clear_button_detector/CLK
    SLICE_X55Y18         FDCE                                         r  U_clear_button_detector/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  U_clear_button_detector/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.967     6.467    U_clear_button_detector/r_counter_reg_n_0_[15]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.299     6.766 r  U_clear_button_detector/r_counter[16]_i_3__0/O
                         net (fo=1, routed)           0.967     7.732    U_clear_button_detector/r_counter[16]_i_3__0_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  U_clear_button_detector/r_counter[16]_i_2__0/O
                         net (fo=17, routed)          0.884     8.741    U_clear_button_detector/r_clk
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.893 r  U_clear_button_detector/r_counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.893    U_clear_button_detector/r_counter[15]
    SLICE_X55Y18         FDCE                                         r  U_clear_button_detector/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.442    14.783    U_clear_button_detector/CLK
    SLICE_X55Y18         FDCE                                         r  U_clear_button_detector/r_counter_reg[15]/C
                         clock pessimism              0.298    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X55Y18         FDCE (Setup_fdce_C_D)        0.075    15.121    U_clear_button_detector/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 1.022ns (27.214%)  route 2.733ns (72.786%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.568     5.089    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y11         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.478     5.567 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.836     6.403    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.296     6.699 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4/O
                         net (fo=1, routed)           0.796     7.495    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.619 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=19, routed)          1.101     8.721    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124     8.845 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.845    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[10]
    SLICE_X56Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.448    14.789    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[10]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.077    15.104    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.022ns (27.229%)  route 2.731ns (72.771%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.568     5.089    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y11         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDCE (Prop_fdce_C_Q)         0.478     5.567 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[5]/Q
                         net (fo=3, routed)           0.836     6.403    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[5]
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.296     6.699 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4/O
                         net (fo=1, routed)           0.796     7.495    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.619 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=19, routed)          1.099     8.719    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X56Y14         LUT2 (Prop_lut2_I1_O)        0.124     8.843 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     8.843    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[14]
    SLICE_X56Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.448    14.789    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X56Y14         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y14         FDCE (Setup_fdce_C_D)        0.081    15.108    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 U_clear_button_detector/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clear_button_detector/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.842ns (23.343%)  route 2.765ns (76.657%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.560     5.081    U_clear_button_detector/CLK
    SLICE_X55Y18         FDCE                                         r  U_clear_button_detector/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  U_clear_button_detector/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.967     6.467    U_clear_button_detector/r_counter_reg_n_0_[15]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.299     6.766 f  U_clear_button_detector/r_counter[16]_i_3__0/O
                         net (fo=1, routed)           0.967     7.732    U_clear_button_detector/r_counter[16]_i_3__0_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.124     7.856 r  U_clear_button_detector/r_counter[16]_i_2__0/O
                         net (fo=17, routed)          0.832     8.688    U_clear_button_detector/r_clk
    SLICE_X56Y17         FDCE                                         r  U_clear_button_detector/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.445    14.786    U_clear_button_detector/CLK
    SLICE_X56Y17         FDCE                                         r  U_clear_button_detector/r_clk_reg/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         FDCE (Setup_fdce_C_D)       -0.056    14.955    U_clear_button_detector/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.311%)  route 0.108ns (36.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.590     1.473    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X58Y13         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_clk_reg_reg/Q
                         net (fo=2, routed)           0.108     1.722    U_stopwatch_datapath/U_time_counter_10ms/w_clk_10hz
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.767    U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_i_1_n_0
    SLICE_X61Y13         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.859     1.986    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X61Y13         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/C
                         clock pessimism             -0.498     1.488    
    SLICE_X61Y13         FDCE (Hold_fdce_C_D)         0.092     1.580    U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.987%)  route 0.140ns (43.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X63Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[5]/Q
                         net (fo=9, routed)           0.140     1.758    U_stopwatch_datapath/U_time_counter_hour/w_hour[5]
    SLICE_X65Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.803    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[2]_i_1__1_n_0
    SLICE_X65Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     1.991    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X65Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X65Y11         FDCE (Hold_fdce_C_D)         0.092     1.584    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.448%)  route 0.149ns (44.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X65Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/Q
                         net (fo=8, routed)           0.149     1.767    U_stopwatch_datapath/U_time_counter_hour/w_hour[2]
    SLICE_X63Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.812    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[5]_i_2__0_n_0
    SLICE_X63Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     1.991    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X63Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y11         FDCE (Hold_fdce_C_D)         0.092     1.584    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.283%)  route 0.150ns (44.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X65Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/Q
                         net (fo=8, routed)           0.150     1.768    U_stopwatch_datapath/U_time_counter_hour/w_hour[2]
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[4]_i_1__0_n_0
    SLICE_X63Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     1.991    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X63Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y11         FDCE (Hold_fdce_C_D)         0.091     1.583    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.548%)  route 0.099ns (30.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.475    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X63Y12         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/Q
                         net (fo=9, routed)           0.099     1.703    U_stopwatch_datapath/U_time_counter_sec/w_sec[2]
    SLICE_X63Y12         LUT6 (Prop_lut6_I4_O)        0.099     1.802 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[3]_i_1_n_0
    SLICE_X63Y12         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     1.989    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X63Y12         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X63Y12         FDCE (Hold_fdce_C_D)         0.092     1.567    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.022%)  route 0.193ns (50.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.475    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X63Y12         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/Q
                         net (fo=9, routed)           0.193     1.810    U_stopwatch_datapath/U_time_counter_sec/w_sec[3]
    SLICE_X64Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.855    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[4]_i_1__2_n_0
    SLICE_X64Y12         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     1.989    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X64Y12         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X64Y12         FDCE (Hold_fdce_C_D)         0.120     1.610    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.511%)  route 0.197ns (51.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.475    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X63Y12         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/Q
                         net (fo=9, routed)           0.197     1.814    U_stopwatch_datapath/U_time_counter_sec/w_sec[3]
    SLICE_X64Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.859    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[5]_i_2__1_n_0
    SLICE_X64Y12         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.862     1.989    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X64Y12         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X64Y12         FDCE (Hold_fdce_C_D)         0.121     1.611    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.506%)  route 0.197ns (51.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.474    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X63Y13         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/Q
                         net (fo=9, routed)           0.197     1.813    U_stopwatch_datapath/U_time_counter_min/w_min[3]
    SLICE_X64Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg[5]_i_2__2/O
                         net (fo=1, routed)           0.000     1.858    U_stopwatch_datapath/U_time_counter_min/time_counter_reg[5]_i_2__2_n_0
    SLICE_X64Y13         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     1.988    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X64Y13         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[5]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X64Y13         FDCE (Hold_fdce_C_D)         0.121     1.610    U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X64Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDCE (Prop_fdce_C_Q)         0.164     1.640 f  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/Q
                         net (fo=4, routed)           0.160     1.800    U_stopwatch_control_unit/time_counter_reg_reg[0]_1[0]
    SLICE_X64Y11         LUT2 (Prop_lut2_I1_O)        0.045     1.845 r  U_stopwatch_control_unit/time_counter_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.845    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]_1[0]
    SLICE_X64Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     1.991    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X64Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDCE (Hold_fdce_C_D)         0.121     1.597    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.166%)  route 0.171ns (47.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.593     1.476    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X63Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[5]/Q
                         net (fo=9, routed)           0.171     1.788    U_stopwatch_datapath/U_time_counter_hour/w_hour[5]
    SLICE_X65Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.833    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[3]_i_1__1_n_0
    SLICE_X65Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.864     1.991    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X65Y11         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X65Y11         FDCE (Hold_fdce_C_D)         0.091     1.583    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   U_clear_button_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   U_clear_button_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   U_clear_button_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   U_clear_button_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   U_clear_button_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   U_clear_button_detector/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   U_clear_button_detector/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   U_clear_button_detector/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   U_clear_button_detector/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_clear_button_detector/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_clear_button_detector/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_clear_button_detector/r_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   U_clear_button_detector/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_clear_button_detector/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13   U_clear_button_detector/edge_reg_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_clear_button_detector/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_clear_button_detector/r_counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_clear_button_detector/r_counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_clear_button_detector/r_counter_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   U_clear_button_detector/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   U_fnd_controller/U_clk_div/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   U_fnd_controller/U_clk_div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   U_fnd_controller/U_clk_div/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[4]/C



