INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jacoboffersen/eclipse-workspace/rts_exam_project/rts_exam_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/eclipse-workspace/rts_exam_project/rts_exam_project.srcs/sim_1/new/encrypt_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'encrypt_tb'
