Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,16
design__inferred_latch__count,0
design__instance__count,579
design__instance__area,9779.62
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003645631077233702
power__switching__total,0.00006398116966011003
power__leakage__total,0.0000012887419416074408
power__total,0.00042983301682397723
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25540584259324123
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2571986585396859
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09803103051237128
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.181722531055437
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098031
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.117720
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2615883972364772
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2657280304343226
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5819864754847761
timing__setup__ws__corner:nom_slow_1p08V_125C,10.383448172955877
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.581986
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.220623
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25686997700394987
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2604779521358416
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27655994943600115
timing__setup__ws__corner:nom_typ_1p20V_25C,10.880848530159042
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.276560
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.795025
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25540584259324123
clock__skew__worst_setup,0.2571986585396859
timing__hold__ws,0.09803103051237128
timing__setup__ws,10.383448172955877
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098031
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.220623
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,579
design__instance__area__stdcell,9779.62
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.33791
design__instance__utilization__stdcell,0.33791
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,19
design__instance__area__class:buffer,137.894
design__instance__count__class:inverter,90
design__instance__area__class:inverter,489.888
design__instance__count__class:sequential_cell,91
design__instance__area__class:sequential_cell,4292.87
design__instance__count__class:multi_input_combinational_cell,219
design__instance__area__class:multi_input_combinational_cell,2661.72
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,138
design__instance__area__class:timing_repair_buffer,2015.8
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11381.2
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,95
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,684
route__net__special,2
route__drc_errors__iter:0,288
route__wirelength__iter:0,12171
route__drc_errors__iter:1,93
route__wirelength__iter:1,12039
route__drc_errors__iter:2,86
route__wirelength__iter:2,11971
route__drc_errors__iter:3,18
route__wirelength__iter:3,11917
route__drc_errors__iter:4,0
route__wirelength__iter:4,11904
route__drc_errors,0
route__wirelength,11904
route__vias,3187
route__vias__singlecut,3187
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,348.735
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,217
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,217
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,217
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,217
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000190151
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000190927
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000393994
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000190927
design_powergrid__voltage__worst,0.0000190927
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000190927
design_powergrid__drop__worst__net:VPWR,0.0000190151
design_powergrid__voltage__worst__net:VGND,0.0000190927
design_powergrid__drop__worst__net:VGND,0.0000190927
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000004799999999999999782790936764254041690946905873715877532958984375
ir__drop__worst,0.00001900000000000000104603825601401467793039046227931976318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
