// Seed: 363066135
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    output tri id_3,
    output tri id_4,
    output wor id_5,
    input uwire id_6
);
  assign id_3 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd8
) (
    input tri0 id_0,
    input tri _id_1,
    input wor id_2,
    input supply0 id_3,
    input tri0 id_4
    , id_14,
    output tri0 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri0 id_8
    , id_15,
    output wor id_9,
    output tri1 id_10,
    input supply0 id_11,
    input tri0 id_12
);
  logic [1 : id_1] id_16;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_5,
      id_9,
      id_5,
      id_7
  );
  parameter id_17 = -1;
endmodule
