# ðŸ“Ž ä»˜éŒ²A-7ï¼šãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒžã‚·ãƒ³é…ç·šãƒ—ãƒ­ã‚»ã‚¹ã®è©³ç´°ã¨æ¯”è¼ƒ  
# ðŸ“Ž Appendix A-7: Dual Damascene Interconnect Process and Comparison

---

## ðŸ§­ ç›®çš„ï½œObjective

æœ¬ä»˜éŒ²ã§ã¯ã€**ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒžã‚·ãƒ³ï¼ˆDual Damasceneï¼‰**ãƒ—ãƒ­ã‚»ã‚¹ã®è©³ç´°ãƒ•ãƒ­ãƒ¼ã‚’ä¸­å¿ƒã«ã€  
å¾“æ¥ã®**Al/Wãƒ—ãƒ©ã‚°é…ç·š**ã¨ã®æ¯”è¼ƒã‚’é€šã˜ã¦ã€é…ç·šæŠ€è¡“ã®é€²åŒ–ã¨ç‰©ç†çš„å„ªä½æ€§ã‚’æ˜Žç¢ºåŒ–ã—ã¾ã™ã€‚

> This appendix outlines the **dual damascene process flow**, comparing it with **traditional Al/W plug schemes**,  
> highlighting improvements in resistance, capacitance, EM lifetime, and integration efficiency.

---

## ðŸ› ï¸ ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒžã‚·ãƒ³ãƒ—ãƒ­ã‚»ã‚¹è©³ç´°ãƒ•ãƒ­ãƒ¼ï½œDual Damascene Process Flow

| å·¥ç¨‹No. | å·¥ç¨‹å / Step                  | å†…å®¹ / Description |
|--------|-------------------------------|---------------------|
| â‘       | ULKå±¤ã®å †ç©ï¼ˆSiOCãªã©ï¼‰         | å±¤é–“çµ¶ç¸è†œï¼ˆLow-kï¼‰ã‚’CVDã§å½¢æˆ |
| â‘¡      | ãƒ“ã‚¢ãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆï¼ˆ1æ¬¡ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ï¼‰ | VIAç”¨ãƒ¬ã‚¸ã‚¹ãƒˆãƒ‘ã‚¿ãƒ¼ãƒ³ã‚’æç”»ã—ã€ã‚¨ãƒƒãƒãƒ³ã‚° |
| â‘¢      | ãƒˆãƒ¬ãƒ³ãƒãƒ‘ã‚¿ãƒ¼ãƒ³å½¢æˆï¼ˆ2æ¬¡ãƒªã‚½ï¼‰     | ä¸Šå±¤ã®é…ç·šãƒˆãƒ¬ãƒ³ãƒã‚’æç”»ã—ã€ãƒ“ã‚¢ã¨é€£çµ |
| â‘£      | ãƒãƒªã‚¢å±¤å½¢æˆï¼ˆTa/TaNãªã©ï¼‰         | Cuæ‹¡æ•£é˜²æ­¢ç”¨ã®ãƒãƒªã‚¢é‡‘å±žã‚’ã‚¹ãƒ‘ãƒƒã‚¿ç­‰ã§å½¢æˆ |
| â‘¤      | Cuã‚·ãƒ¼ãƒ‰å±¤ã®æˆè†œ                  | Cuã‚ã£ãç”¨ã®å°Žé›»å±¤ã‚’PVDã§å½¢æˆï¼ˆã‚¹ãƒ‘ãƒƒã‚¿ï¼‰ |
| â‘¥      | Cué›»è§£ã‚ã£ãï¼ˆECPï¼‰                | ãƒˆãƒ¬ãƒ³ãƒï¼‹ãƒ“ã‚¢ã«Cuã‚’å……å¡«ï¼ˆå…¨ä½“ã«å †ç©ï¼‰ |
| â‘¦      | CMPã«ã‚ˆã‚‹Cué™¤åŽ»ã¨å¹³å¦åŒ–            | ä¸Šé¢ã®Cu/ãƒãƒªã‚¢ã‚’CMPã§é™¤åŽ»ã—ã€å±¤ã‚’æ•´å½¢ |
| â‘§      | æ¬¡å±¤ILDå½¢æˆã¸ï¼ˆM1â†’M2ãªã©ï¼‰         | å¤šå±¤åŒ–ã«å‘ã‘ã¦æ¬¡ã®çµ¶ç¸è†œå½¢æˆã¸é€²ã‚€ |

> ðŸ“Œ Dual patterning of **via + trench**, followed by Cu electroplating and CMP,  
> enables high-density, low-RC interconnects suitable for advanced SoCs.

---

## ðŸ§ª é…ç·šç‰¹æ€§æ¯”è¼ƒè¡¨ï½œComparison: Al/W Plug vs Cu/ULK

| ç‰¹æ€§ / Property                  | Alé…ç·š + Wãƒ—ãƒ©ã‚° / Al + W Plug                              | Cué…ç·š + ULK / Cu + ULK (Dual Damascene)                        |
|----------------------------------|--------------------------------------------------------------|------------------------------------------------------------------|
| é…ç·šæŠµæŠ—çŽ‡ / Resistivity        | ç´„ 2.7 Î¼Î©Â·cmï¼ˆAlï¼‰                                           | ç´„ 1.7 Î¼Î©Â·cmï¼ˆCuï¼‰                                               |
| ãƒ—ãƒ©ã‚°æŠµæŠ— / Plug Resistance    | é«˜ã‚ï¼ˆWã¯æŠµæŠ—ãŒé«˜ãã€ãƒ“ã‚¢éƒ¨åˆ†ã§ã®æŠµæŠ—å¯„ä¸Žå¤§ï¼‰               | ãƒ“ã‚¢ãƒ»é…ç·šä¸€ä½“åŒ–ã«ã‚ˆã‚Š**ä½ŽæŠµæŠ—**                                |
| å±¤é–“èª˜é›»çŽ‡ / Interlayer Dielectric Constant | ç´„ **k = 4.0ã€œ4.2**ï¼ˆSiOâ‚‚ç³»ï¼‰                              | ç´„ **k = 2.5ã€œ3.0**ï¼ˆSiOC, SiLK, CDO ãªã© ULKç³»ï¼‰              |
| RCé…å»¶ / RC Delay                | é«˜ã‚ï¼ˆRâ†‘, Câ†‘ï¼‰                                               | **ä½Žæ¸›ï¼ˆRâ†“, Câ†“ï¼‰â†’ é«˜é€Ÿå‹•ä½œå‘ã**                               |
| EMè€æ€§ / Electromigration       | ä¸­ç¨‹åº¦ï¼ˆAlã¯Cuã‚ˆã‚ŠåŠ£ã‚‹ï¼‰                                    | **é«˜è€æ€§**ï¼ˆCuã¯EMå¯¿å‘½ã«å„ªã‚Œã‚‹ï¼‰                               |
| ãƒ“ã‚¢æ§‹é€  / Via Structure        | Wãƒ—ãƒ©ã‚°ã¨Alé…ç·šã‚’**åˆ¥å·¥ç¨‹ã§å½¢æˆ**                            | Cu viaã¨é…ç·šã‚’**ä¸€æ‹¬å½¢æˆï¼ˆãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒžã‚·ãƒ³ï¼‰**                  |
| å¹³å¦åŒ–å·¥ç¨‹ / Planarization      | CMPä¸è¦ãªå ´åˆã‚‚ã‚ã‚Šï¼ˆAlã‚¨ãƒƒãƒãƒãƒƒã‚¯ãªã©ï¼‰                    | **CMPå¿…é ˆ**ï¼ˆCué¸æŠžæ€§ã®ãªã„ã‚¨ãƒƒãƒãƒ³ã‚°ä¸å¯ï¼‰                     |
| å®Ÿè£…ãƒ—ãƒ­ã‚»ã‚¹ / Process Scheme   | Alé…ç·š + Wãƒ—ãƒ©ã‚° + å¤šå·¥ç¨‹                                     | **ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒžã‚·ãƒ³ï¼šãƒ“ã‚¢ï¼‹ãƒˆãƒ¬ãƒ³ãƒåŒæ™‚å½¢æˆ + CMPä»•ä¸Šã’**        |
| æŽ¡ç”¨ãƒŽãƒ¼ãƒ‰ / Applied Nodes      | 0.35Âµmã€œ0.18Âµmï¼ˆä¸»ã«å›½å†…ãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹ï¼‰                   | 0.13Âµmã€œ45nmä»¥é™ï¼ˆå…ˆç«¯ãƒ•ã‚¡ãƒ–ä¸­å¿ƒï¼‰                              |
| å‚™è€ƒ / Notes                     | **å›½å†…ãƒ•ã‚¡ãƒ–ã§é•·æœŸæŽ¡ç”¨**ï¼ˆè¨­å‚™ãƒ»ã‚³ã‚¹ãƒˆé¢ã®å„ªä½ï¼‰              | **å…ˆç«¯SoCãƒ»é«˜å¯†åº¦LSIå‘ã‘**ã€‚è¨­å‚™æŠ•è³‡ãƒ»CMPå·¥ç¨‹ãŒè¤‡é›‘             |

---

## ðŸ§  æŠ€è¡“é€²åŒ–ã®æ„ç¾©ï½œWhy Dual Damascene Matters

- ðŸ“‰ **RCé…å»¶ã®ä½Žæ¸›** â†’ ã‚¯ãƒ­ãƒƒã‚¯å‘¨æ³¢æ•°ã®ãƒœãƒˆãƒ«ãƒãƒƒã‚¯è§£æ¶ˆ
- ðŸ”‹ **ä½Žæ¶ˆè²»é›»åŠ›åŒ–** â†’ é…ç·šå®¹é‡ï¼ˆCï¼‰å‰Šæ¸›ã«ã‚ˆã‚‹å……æ”¾é›»ãƒ­ã‚¹ä½Žæ¸›
- ðŸ§± **å¤šå±¤é…ç·šå¯¾å¿œæ€§** â†’ é«˜é›†ç©å›žè·¯ï¼ˆM6, M8, M10ï¼‰ã¸ã®å±•é–‹å¯èƒ½
- ðŸ’ª **EMä¿¡é ¼æ€§å‘ä¸Š** â†’ é•·å¯¿å‘½ãƒ»é«˜ä¿¡é ¼æ€§LSIã®å®Ÿç¾

> Dual damascene is essential for **modern SoC performance**,  
> enabling faster, denser, and more reliable interconnect schemes.

---

## ðŸ–¼ï¸ å›³è§£å€™è£œï¼ˆåˆ¥é€”ï¼‰ï½œSuggested Visuals (TBD)

| å›³ç•ªå· | å†…å®¹ / Description |
|--------|--------------------|
| Fig.1  | ãƒ‡ãƒ¥ã‚¢ãƒ«ãƒ€ãƒžã‚·ãƒ³å·¥ç¨‹æ–­é¢å›³ï¼ˆVia + Trenchï¼‰ |
| Fig.2  | Cué…ç·šã¨Alé…ç·šã®RCãƒ¢ãƒ‡ãƒ«æ¯”è¼ƒ               |
| Fig.3  | EMç ´å£Šä¾‹ã¨Cu/Alã®å¯¿å‘½å·®æ¯”è¼ƒ                |
| Fig.4  | CMPæ–­é¢æ§‹é€ ï¼ˆCu/ULKä¸Šã®ç ”ç£¨ä¾‹ï¼‰            |

---

## ðŸ“˜ é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Links

- [3.3 é…ç·šãƒ»CMPãƒ»RCé…å»¶ã®æŠ€è¡“é€²åŒ–ã¨è¨­è¨ˆå½±éŸ¿](./docs/3.3_interconnect_and_litho.md)
- [A-3ï¼š0.13Âµm ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼](./0.13um_Logic_ProcessFlow.md)
- [A-4ï¼š90nm ãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼ï¼ˆNiSi, Strained-Siç­‰ï¼‰](./0.09um_Logic_ProcessFlow.md)

---

## ðŸ§¾ å‚™è€ƒï½œNotes

- **æœ¬ä»˜éŒ²ã¯ã€0.13Âµmä»¥é™ã«å°Žå…¥ã•ã‚ŒãŸé…ç·šé©æ–°ã®ç†è§£ã‚’æ”¯æ´**ã™ã‚‹ã“ã¨ã‚’ç›®çš„ã¨ã—ã¾ã™ã€‚  
- æ•™è‚²ãƒ»è©¦ä½œã§ã¯Al/WãŒä¾ç„¶æœ‰åŠ¹ã§ã‚ã‚Šã€Cu/ULKã¯è©•ä¾¡å¯¾è±¡ãƒ»å…ˆç«¯è¨­è¨ˆã®ç†è§£ã«æ´»ç”¨ã—ã¾ã™ã€‚

> This appendix is designed to help **understand the wiring transition from Al to Cu**,  
> with emphasis on dual damascene's **technical value and integration complexity**.

---
