# Analog and Digital Split-Tuned VCO and PLL

> [!Note|style:callout|label:Infor]
> Initially published by YiDingg at 21:08 on 2026-01-16 in Beijing.
> dingyi233@mails.ucas.ac.cn

## 1. Introduction



## 2 Split-Tuned PLL

### 2.0 split-tuned PLL overview

<div class='center'>

| Reference | Figure 1 | Figure 2 |
|:-:|:-:|:-:|
 | [{2} CICC'07](https://ieeexplore.ieee.org/document/4405791/) | analog/digital slip-tuned PLL <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-16-23-43-57_Analog and Digital Split-Tuned VCO and PLL.png"/></div> | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-16-23-46-38_Analog and Digital Split-Tuned VCO and PLL.png"/></div> |
 | [{7} JSSC'07](https://ieeexplore.ieee.org/document/4444563/) | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-17-00-09-06_Analog and Digital Split-Tuned VCO and PLL.png"/></div> | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-17-00-12-23_Analog and Digital Split-Tuned VCO and PLL.png"/></div> |
</div>

### 2.1 analog split-tuned PLL
### 2.2 digital split-tuned PLL

## 3. Split-Tuned VCO

### 3.0 split-tune VCO overview

<div class='center'>

| Reference |Figure 1 | Figure 2 |
|:-:|:-:|:-:|
 | [{1} CICC'01](https://ieeexplore.ieee.org/document/929755/) | 用 XCP 作有源负载，仅含单一 tuning <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-16-23-39-14_Analog and Digital Split-Tuned VCO and PLL.png"/></div> | tuning 效果 <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-16-23-40-33_Analog and Digital Split-Tuned VCO and PLL.png"/></div> |
 | [{2} CICC'07](https://ieeexplore.ieee.org/document/4405791/) | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-16-23-53-22_Analog and Digital Split-Tuned VCO and PLL.png"/></div> | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-16-23-53-47_Analog and Digital Split-Tuned VCO and PLL.png"/></div> |
 | [{3} ESSCIRC'14](https://ieeexplore.ieee.org/document/6942027/) | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-16-23-59-18_Analog and Digital Split-Tuned VCO and PLL.png"/></div> | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-17-00-00-35_Analog and Digital Split-Tuned VCO and PLL.png"/></div> |
 | [{4} ISSCC'16](https://ieeexplore.ieee.org/document/7417974/) | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-16-23-35-16_Analog and Digital Split-Tuned VCO and PLL.png"/></div>  |
 | [{5} MOTL'09](https://onlinelibrary.wiley.com/doi/10.1002/mop.24706) | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-17-00-02-19_Analog and Digital Split-Tuned VCO and PLL.png"/></div> |
 | [{6} JSSC'01](https://ieeexplore.ieee.org/document/910481/) | fine + coarse tunning <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-17-00-05-39_Analog and Digital Split-Tuned VCO and PLL.png"/></div> | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-16-22-28-21_Analog and Digital Split-Tuned VCO and PLL.png"/></div> |
 | [{7} JSSC'07](https://ieeexplore.ieee.org/document/4444563/) | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-17-00-09-06_Analog and Digital Split-Tuned VCO and PLL.png"/></div> | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-17-00-12-23_Analog and Digital Split-Tuned VCO and PLL.png"/></div> |
 | [{8} LMWC'10](https://ieeexplore.ieee.org/document/5401091/) | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2026-01-17-00-14-01_Analog and Digital Split-Tuned VCO and PLL.png"/></div> |  |
</div>

### 3.1 analog split-tuned VCO
### 3.2 digital split-tuned VCO

## 4. Further Reading
### 2.1 overview
### 2.2 ring-VCO
### 2.3 LC-VCO
### 2.4 relaxation-VCO

- [Analog IC > Relaxation-OSC-VAF-14MHz](https://analog-ic.com/Oscillator/Relaxation-OSC/Relaxation-OSC-VAF-14MHz)
- [CSDN > VCO in PLL: Relaxation VCO](https://blog.csdn.net/m0_62489442/article/details/146021183)


## Reference

主要参考文献：
- [[1]]() xxx

其它有所涉及，或者稍有帮助的文献，单独用一套序号来标注：

- [{1} CICC'01](https://ieeexplore.ieee.org/document/929755/) C. Samori, S. Levantino, and V. Boccuzzi, “A -94 dBc/Hz@100 kHz, fully-integrated, 5-GHz, CMOS VCO with 18% tuning range for Bluetooth applications,” in Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169), May 2001, pp. 201–204. doi: 10.1109/CICC.2001.929755.
- [{2} CICC'07](https://ieeexplore.ieee.org/document/4405791/) T. Wu, P. K. Hanumolu, K. Mayaram, and U.-K. Moon, “A 4.2 GHz PLL Frequency Synthesizer with an Adaptively Tuned Coarse Loop,” in 2007 IEEE Custom Integrated Circuits Conference, Sep. 2007, pp. 547–550. doi: 10.1109/CICC.2007.4405791.
- [{3} ESSCIRC'14](https://ieeexplore.ieee.org/document/6942027/) B. Hershberg, K. Raczkowski, K. Vaesen, and J. Craninckx, “A 9.1–12.7 GHz VCO in 28nm CMOS with a bottom-pinning bias technique for digital varactor stress reduction,” in ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC), Sep. 2014, pp. 83–86. doi: 10.1109/ESSCIRC.2014.6942027.
- [{4} ISSCC'16](https://ieeexplore.ieee.org/document/7417974/) M. Ferriss, B. Sadhu, A. Rylyakov, H. Ainspan, and D. Friedman, “A 12-to-26GHz fractional-N PLL with dual continuous tuning LC-D/VCOs,” in 2016 IEEE International Solid-State Circuits Conference (ISSCC), Jan. 2016, pp. 196–198. doi: 10.1109/ISSCC.2016.7417974.
- [{5} MOTL'09](https://onlinelibrary.wiley.com/doi/10.1002/mop.24706) C. Tsou, C. Chen, and Y. Lin, “A 57‐GHz CMOS VCO with 185.3% tuning‐range enhancement using tunable LC source‐degeneration,” Micro & Optical Tech Letters, vol. 51, no. 11, pp. 2682–2684, Nov. 2009, doi: 10.1002/mop.24706.
- [{6} JSSC'01](https://ieeexplore.ieee.org/document/910481/) T.-H. Lin and W. J. Kaiser, “A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop,” IEEE Journal of Solid-State Circuits, vol. 36, no. 3, pp. 424–431, Mar. 2001, doi: 10.1109/4.910481.
- [{7} JSSC'07](https://ieeexplore.ieee.org/document/4444563/) P. K. Hanumolu, G.-Y. Wei, and U.-K. Moon, “A Wide-Tracking Range Clock and Data Recovery Circuit,” IEEE Journal of Solid-State Circuits, vol. 43, no. 2, pp. 425–439, Feb. 2008, doi: 10.1109/JSSC.2007.914290.
- [{8} LMWC'10](https://ieeexplore.ieee.org/document/5401091/) Y. Sun et al., “Dual-Path LC VCO Design With Partitioned Coarse-Tuning Control in 65 nm CMOS,” IEEE Microwave and Wireless Components Letters, vol. 20, no. 3, pp. 169–171, Mar. 2010, doi: 10.1109/LMWC.2010.2040221.
