#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cda5a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cd81f0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1d02bd0 .functor NOT 1, L_0x1d05ab0, C4<0>, C4<0>, C4<0>;
L_0x1d054d0 .functor XOR 5, L_0x1d05840, L_0x1d05900, C4<00000>, C4<00000>;
L_0x1d05a40 .functor XOR 5, L_0x1d054d0, L_0x1d059a0, C4<00000>, C4<00000>;
v0x1d01fe0_0 .net *"_ivl_10", 4 0, L_0x1d059a0;  1 drivers
v0x1d020e0_0 .net *"_ivl_12", 4 0, L_0x1d05a40;  1 drivers
v0x1d021c0_0 .net *"_ivl_2", 4 0, L_0x1d057a0;  1 drivers
v0x1d02280_0 .net *"_ivl_4", 4 0, L_0x1d05840;  1 drivers
v0x1d02360_0 .net *"_ivl_6", 4 0, L_0x1d05900;  1 drivers
v0x1d02490_0 .net *"_ivl_8", 4 0, L_0x1d054d0;  1 drivers
v0x1d02570_0 .var "clk", 0 0;
v0x1d02610_0 .var/2u "stats1", 159 0;
v0x1d026d0_0 .var/2u "strobe", 0 0;
v0x1d02790_0 .net "sum_dut", 4 0, L_0x1d05700;  1 drivers
v0x1d02850_0 .net "sum_ref", 4 0, L_0x1d02f70;  1 drivers
v0x1d028f0_0 .net "tb_match", 0 0, L_0x1d05ab0;  1 drivers
v0x1d02990_0 .net "tb_mismatch", 0 0, L_0x1d02bd0;  1 drivers
v0x1d02a50_0 .net "x", 3 0, v0x1cf8840_0;  1 drivers
v0x1d02b10_0 .net "y", 3 0, v0x1cf8900_0;  1 drivers
L_0x1d057a0 .concat [ 5 0 0 0], L_0x1d02f70;
L_0x1d05840 .concat [ 5 0 0 0], L_0x1d02f70;
L_0x1d05900 .concat [ 5 0 0 0], L_0x1d05700;
L_0x1d059a0 .concat [ 5 0 0 0], L_0x1d02f70;
L_0x1d05ab0 .cmp/eeq 5, L_0x1d057a0, L_0x1d05a40;
S_0x1ccaa90 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1cd81f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1cd0610_0 .net *"_ivl_0", 4 0, L_0x1d02c60;  1 drivers
L_0x7f1d560de018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cd5a20_0 .net *"_ivl_3", 0 0, L_0x7f1d560de018;  1 drivers
v0x1cd2ea0_0 .net *"_ivl_4", 4 0, L_0x1d02df0;  1 drivers
L_0x7f1d560de060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cd02c0_0 .net *"_ivl_7", 0 0, L_0x7f1d560de060;  1 drivers
v0x1cf81d0_0 .net "sum", 4 0, L_0x1d02f70;  alias, 1 drivers
v0x1cf8300_0 .net "x", 3 0, v0x1cf8840_0;  alias, 1 drivers
v0x1cf83e0_0 .net "y", 3 0, v0x1cf8900_0;  alias, 1 drivers
L_0x1d02c60 .concat [ 4 1 0 0], v0x1cf8840_0, L_0x7f1d560de018;
L_0x1d02df0 .concat [ 4 1 0 0], v0x1cf8900_0, L_0x7f1d560de060;
L_0x1d02f70 .arith/sum 5, L_0x1d02c60, L_0x1d02df0;
S_0x1cf8540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1cd81f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1cf8760_0 .net "clk", 0 0, v0x1d02570_0;  1 drivers
v0x1cf8840_0 .var "x", 3 0;
v0x1cf8900_0 .var "y", 3 0;
E_0x1cbb570/0 .event negedge, v0x1cf8760_0;
E_0x1cbb570/1 .event posedge, v0x1cf8760_0;
E_0x1cbb570 .event/or E_0x1cbb570/0, E_0x1cbb570/1;
S_0x1cf89e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1cd81f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1d01770_0 .net *"_ivl_43", 0 0, L_0x1d055e0;  1 drivers
v0x1d01870_0 .net "c", 3 0, L_0x1d05540;  1 drivers
v0x1d01950_0 .net "s", 3 0, L_0x1d05430;  1 drivers
v0x1d01a10_0 .net "sum", 4 0, L_0x1d05700;  alias, 1 drivers
v0x1d01af0_0 .net "x", 3 0, v0x1cf8840_0;  alias, 1 drivers
v0x1d01c50_0 .net "y", 3 0, v0x1cf8900_0;  alias, 1 drivers
L_0x1d03740 .part v0x1cf8840_0, 0, 1;
L_0x1d03800 .part v0x1cf8900_0, 0, 1;
L_0x1d03f50 .part v0x1cf8840_0, 1, 1;
L_0x1d03ff0 .part v0x1cf8900_0, 1, 1;
L_0x1d040c0 .part L_0x1d05540, 0, 1;
L_0x1d047f0 .part v0x1cf8840_0, 2, 1;
L_0x1d048d0 .part v0x1cf8900_0, 2, 1;
L_0x1d04970 .part L_0x1d05540, 1, 1;
L_0x1d050e0 .part v0x1cf8840_0, 3, 1;
L_0x1d05180 .part v0x1cf8900_0, 3, 1;
L_0x1d05390 .part L_0x1d05540, 2, 1;
L_0x1d05430 .concat8 [ 1 1 1 1], L_0x1d031b0, L_0x1d039c0, L_0x1d04260, L_0x1d04b50;
RS_0x7f1d56127438 .resolv tri, L_0x1d03430, L_0x1d03600;
RS_0x7f1d56127948 .resolv tri, L_0x1d03c40, L_0x1d03e10;
RS_0x7f1d56127e58 .resolv tri, L_0x1d044e0, L_0x1d046b0;
RS_0x7f1d56128368 .resolv tri, L_0x1d04dd0, L_0x1d04fa0;
L_0x1d05540 .concat8 [ 1 1 1 1], RS_0x7f1d56127438, RS_0x7f1d56127948, RS_0x7f1d56127e58, RS_0x7f1d56128368;
L_0x1d055e0 .part L_0x1d05540, 3, 1;
L_0x1d05700 .concat [ 4 1 0 0], L_0x1d05430, L_0x1d055e0;
S_0x1cf8bc0 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x1cf89e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1cfa8a0_0 .net "a", 0 0, L_0x1d03740;  1 drivers
v0x1cfa990_0 .net "b", 0 0, L_0x1d03800;  1 drivers
v0x1cfaaa0_0 .net8 "c", 0 0, RS_0x7f1d56127438;  2 drivers
L_0x7f1d560de0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cfab40_0 .net "c_in", 0 0, L_0x7f1d560de0a8;  1 drivers
v0x1cfac30_0 .net "s", 0 0, L_0x1d031b0;  1 drivers
v0x1cfad20_0 .net "s1", 0 0, L_0x1d03010;  1 drivers
v0x1cfadc0_0 .net "s2", 0 0, L_0x1d03260;  1 drivers
S_0x1cf8e50 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1cf8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d03260 .functor AND 1, L_0x1d03740, L_0x1d03800, C4<1>, C4<1>;
v0x1cf90e0_0 .net "a", 0 0, L_0x1d03740;  alias, 1 drivers
v0x1cf91c0_0 .net "b", 0 0, L_0x1d03800;  alias, 1 drivers
v0x1cf9280_0 .net "y", 0 0, L_0x1d03260;  alias, 1 drivers
S_0x1cf93d0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1cf8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d03430 .functor AND 1, L_0x1d03010, L_0x7f1d560de0a8, C4<1>, C4<1>;
v0x1cf9620_0 .net "a", 0 0, L_0x1d03010;  alias, 1 drivers
v0x1cf9700_0 .net "b", 0 0, L_0x7f1d560de0a8;  alias, 1 drivers
v0x1cf97c0_0 .net8 "y", 0 0, RS_0x7f1d56127438;  alias, 2 drivers
S_0x1cf9910 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1cf8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d03600 .functor OR 1, L_0x1d03260, RS_0x7f1d56127438, C4<0>, C4<0>;
v0x1cf9b90_0 .net "a", 0 0, L_0x1d03260;  alias, 1 drivers
v0x1cf9c60_0 .net8 "b", 0 0, RS_0x7f1d56127438;  alias, 2 drivers
v0x1cf9d30_0 .net8 "y", 0 0, RS_0x7f1d56127438;  alias, 2 drivers
S_0x1cf9e70 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1cf8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d03010 .functor XOR 1, L_0x1d03740, L_0x1d03800, C4<0>, C4<0>;
v0x1cfa0c0_0 .net "a", 0 0, L_0x1d03740;  alias, 1 drivers
v0x1cfa180_0 .net "b", 0 0, L_0x1d03800;  alias, 1 drivers
v0x1cfa250_0 .net "y", 0 0, L_0x1d03010;  alias, 1 drivers
S_0x1cfa350 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1cf8bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d031b0 .functor XOR 1, L_0x1d03010, L_0x7f1d560de0a8, C4<0>, C4<0>;
v0x1cfa5f0_0 .net "a", 0 0, L_0x1d03010;  alias, 1 drivers
v0x1cfa700_0 .net "b", 0 0, L_0x7f1d560de0a8;  alias, 1 drivers
v0x1cfa7c0_0 .net "y", 0 0, L_0x1d031b0;  alias, 1 drivers
S_0x1cfaef0 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x1cf89e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1cfcb70_0 .net "a", 0 0, L_0x1d03f50;  1 drivers
v0x1cfcc60_0 .net "b", 0 0, L_0x1d03ff0;  1 drivers
v0x1cfcd70_0 .net8 "c", 0 0, RS_0x7f1d56127948;  2 drivers
v0x1cfce10_0 .net "c_in", 0 0, L_0x1d040c0;  1 drivers
v0x1cfcf00_0 .net "s", 0 0, L_0x1d039c0;  1 drivers
v0x1cfcff0_0 .net "s1", 0 0, L_0x1d038a0;  1 drivers
v0x1cfd090_0 .net "s2", 0 0, L_0x1d03a70;  1 drivers
S_0x1cfb1a0 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1cfaef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d03a70 .functor AND 1, L_0x1d03f50, L_0x1d03ff0, C4<1>, C4<1>;
v0x1cfb410_0 .net "a", 0 0, L_0x1d03f50;  alias, 1 drivers
v0x1cfb4f0_0 .net "b", 0 0, L_0x1d03ff0;  alias, 1 drivers
v0x1cfb5b0_0 .net "y", 0 0, L_0x1d03a70;  alias, 1 drivers
S_0x1cfb6d0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1cfaef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d03c40 .functor AND 1, L_0x1d038a0, L_0x1d040c0, C4<1>, C4<1>;
v0x1cfb920_0 .net "a", 0 0, L_0x1d038a0;  alias, 1 drivers
v0x1cfba00_0 .net "b", 0 0, L_0x1d040c0;  alias, 1 drivers
v0x1cfbac0_0 .net8 "y", 0 0, RS_0x7f1d56127948;  alias, 2 drivers
S_0x1cfbbe0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1cfaef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d03e10 .functor OR 1, L_0x1d03a70, RS_0x7f1d56127948, C4<0>, C4<0>;
v0x1cfbe60_0 .net "a", 0 0, L_0x1d03a70;  alias, 1 drivers
v0x1cfbf30_0 .net8 "b", 0 0, RS_0x7f1d56127948;  alias, 2 drivers
v0x1cfc000_0 .net8 "y", 0 0, RS_0x7f1d56127948;  alias, 2 drivers
S_0x1cfc140 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1cfaef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d038a0 .functor XOR 1, L_0x1d03f50, L_0x1d03ff0, C4<0>, C4<0>;
v0x1cfc390_0 .net "a", 0 0, L_0x1d03f50;  alias, 1 drivers
v0x1cfc450_0 .net "b", 0 0, L_0x1d03ff0;  alias, 1 drivers
v0x1cfc520_0 .net "y", 0 0, L_0x1d038a0;  alias, 1 drivers
S_0x1cfc620 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1cfaef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d039c0 .functor XOR 1, L_0x1d038a0, L_0x1d040c0, C4<0>, C4<0>;
v0x1cfc8c0_0 .net "a", 0 0, L_0x1d038a0;  alias, 1 drivers
v0x1cfc9d0_0 .net "b", 0 0, L_0x1d040c0;  alias, 1 drivers
v0x1cfca90_0 .net "y", 0 0, L_0x1d039c0;  alias, 1 drivers
S_0x1cfd1c0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x1cf89e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1cfee50_0 .net "a", 0 0, L_0x1d047f0;  1 drivers
v0x1cfef40_0 .net "b", 0 0, L_0x1d048d0;  1 drivers
v0x1cff050_0 .net8 "c", 0 0, RS_0x7f1d56127e58;  2 drivers
v0x1cff0f0_0 .net "c_in", 0 0, L_0x1d04970;  1 drivers
v0x1cff1e0_0 .net "s", 0 0, L_0x1d04260;  1 drivers
v0x1cff2d0_0 .net "s1", 0 0, L_0x1d04160;  1 drivers
v0x1cff370_0 .net "s2", 0 0, L_0x1d04310;  1 drivers
S_0x1cfd450 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1cfd1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d04310 .functor AND 1, L_0x1d047f0, L_0x1d048d0, C4<1>, C4<1>;
v0x1cfd6c0_0 .net "a", 0 0, L_0x1d047f0;  alias, 1 drivers
v0x1cfd7a0_0 .net "b", 0 0, L_0x1d048d0;  alias, 1 drivers
v0x1cfd860_0 .net "y", 0 0, L_0x1d04310;  alias, 1 drivers
S_0x1cfd980 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1cfd1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d044e0 .functor AND 1, L_0x1d04160, L_0x1d04970, C4<1>, C4<1>;
v0x1cfdbd0_0 .net "a", 0 0, L_0x1d04160;  alias, 1 drivers
v0x1cfdcb0_0 .net "b", 0 0, L_0x1d04970;  alias, 1 drivers
v0x1cfdd70_0 .net8 "y", 0 0, RS_0x7f1d56127e58;  alias, 2 drivers
S_0x1cfdec0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1cfd1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d046b0 .functor OR 1, L_0x1d04310, RS_0x7f1d56127e58, C4<0>, C4<0>;
v0x1cfe140_0 .net "a", 0 0, L_0x1d04310;  alias, 1 drivers
v0x1cfe210_0 .net8 "b", 0 0, RS_0x7f1d56127e58;  alias, 2 drivers
v0x1cfe2e0_0 .net8 "y", 0 0, RS_0x7f1d56127e58;  alias, 2 drivers
S_0x1cfe420 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1cfd1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d04160 .functor XOR 1, L_0x1d047f0, L_0x1d048d0, C4<0>, C4<0>;
v0x1cfe670_0 .net "a", 0 0, L_0x1d047f0;  alias, 1 drivers
v0x1cfe730_0 .net "b", 0 0, L_0x1d048d0;  alias, 1 drivers
v0x1cfe800_0 .net "y", 0 0, L_0x1d04160;  alias, 1 drivers
S_0x1cfe900 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1cfd1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d04260 .functor XOR 1, L_0x1d04160, L_0x1d04970, C4<0>, C4<0>;
v0x1cfeba0_0 .net "a", 0 0, L_0x1d04160;  alias, 1 drivers
v0x1cfecb0_0 .net "b", 0 0, L_0x1d04970;  alias, 1 drivers
v0x1cfed70_0 .net "y", 0 0, L_0x1d04260;  alias, 1 drivers
S_0x1cff4a0 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x1cf89e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1d01120_0 .net "a", 0 0, L_0x1d050e0;  1 drivers
v0x1d01210_0 .net "b", 0 0, L_0x1d05180;  1 drivers
v0x1d01320_0 .net8 "c", 0 0, RS_0x7f1d56128368;  2 drivers
v0x1d013c0_0 .net "c_in", 0 0, L_0x1d05390;  1 drivers
v0x1d014b0_0 .net "s", 0 0, L_0x1d04b50;  1 drivers
v0x1d015a0_0 .net "s1", 0 0, L_0x1d04a10;  1 drivers
v0x1d01640_0 .net "s2", 0 0, L_0x1d04c00;  1 drivers
S_0x1cff730 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1cff4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d04c00 .functor AND 1, L_0x1d050e0, L_0x1d05180, C4<1>, C4<1>;
v0x1cff9c0_0 .net "a", 0 0, L_0x1d050e0;  alias, 1 drivers
v0x1cffaa0_0 .net "b", 0 0, L_0x1d05180;  alias, 1 drivers
v0x1cffb60_0 .net "y", 0 0, L_0x1d04c00;  alias, 1 drivers
S_0x1cffc80 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1cff4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d04dd0 .functor AND 1, L_0x1d04a10, L_0x1d05390, C4<1>, C4<1>;
v0x1cffed0_0 .net "a", 0 0, L_0x1d04a10;  alias, 1 drivers
v0x1cfffb0_0 .net "b", 0 0, L_0x1d05390;  alias, 1 drivers
v0x1d00070_0 .net8 "y", 0 0, RS_0x7f1d56128368;  alias, 2 drivers
S_0x1d00190 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1cff4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d04fa0 .functor OR 1, L_0x1d04c00, RS_0x7f1d56128368, C4<0>, C4<0>;
v0x1d00410_0 .net "a", 0 0, L_0x1d04c00;  alias, 1 drivers
v0x1d004e0_0 .net8 "b", 0 0, RS_0x7f1d56128368;  alias, 2 drivers
v0x1d005b0_0 .net8 "y", 0 0, RS_0x7f1d56128368;  alias, 2 drivers
S_0x1d006f0 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1cff4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d04a10 .functor XOR 1, L_0x1d050e0, L_0x1d05180, C4<0>, C4<0>;
v0x1d00940_0 .net "a", 0 0, L_0x1d050e0;  alias, 1 drivers
v0x1d00a00_0 .net "b", 0 0, L_0x1d05180;  alias, 1 drivers
v0x1d00ad0_0 .net "y", 0 0, L_0x1d04a10;  alias, 1 drivers
S_0x1d00bd0 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1cff4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1d04b50 .functor XOR 1, L_0x1d04a10, L_0x1d05390, C4<0>, C4<0>;
v0x1d00e70_0 .net "a", 0 0, L_0x1d04a10;  alias, 1 drivers
v0x1d00f80_0 .net "b", 0 0, L_0x1d05390;  alias, 1 drivers
v0x1d01040_0 .net "y", 0 0, L_0x1d04b50;  alias, 1 drivers
S_0x1d01de0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1cd81f0;
 .timescale -12 -12;
E_0x1cbb7e0 .event anyedge, v0x1d026d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d026d0_0;
    %nor/r;
    %assign/vec4 v0x1d026d0_0, 0;
    %wait E_0x1cbb7e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cf8540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cbb570;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1cf8900_0, 0;
    %assign/vec4 v0x1cf8840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1cd81f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d02570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d026d0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1cd81f0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d02570_0;
    %inv;
    %store/vec4 v0x1d02570_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1cd81f0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cf8760_0, v0x1d02990_0, v0x1d02a50_0, v0x1d02b10_0, v0x1d02850_0, v0x1d02790_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1cd81f0;
T_5 ;
    %load/vec4 v0x1d02610_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1d02610_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d02610_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1d02610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d02610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d02610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d02610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1cd81f0;
T_6 ;
    %wait E_0x1cbb570;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d02610_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d02610_0, 4, 32;
    %load/vec4 v0x1d028f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1d02610_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d02610_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d02610_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d02610_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1d02850_0;
    %load/vec4 v0x1d02850_0;
    %load/vec4 v0x1d02790_0;
    %xor;
    %load/vec4 v0x1d02850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1d02610_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d02610_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1d02610_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d02610_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/m2014_q4j/iter0/response0/top_module.sv";
