
*** Running vivado
    with args -log CLA_Adder_Wrapper_level2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CLA_Adder_Wrapper_level2.tcl -notrace


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CLA_Adder_Wrapper_level2.tcl -notrace
Command: link_design -top CLA_Adder_Wrapper_level2 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1720.617 ; gain = 0.000 ; free physical = 2383 ; free virtual = 5179
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/constrs_1/new/CLA_adder.xdc]
Finished Parsing XDC File [/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/constrs_1/new/CLA_adder.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1857.090 ; gain = 0.000 ; free physical = 2286 ; free virtual = 5082
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1863.027 ; gain = 388.402 ; free physical = 2286 ; free virtual = 5082
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1982.457 ; gain = 119.430 ; free physical = 2280 ; free virtual = 5076

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 26ea78b77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2377.465 ; gain = 395.008 ; free physical = 1908 ; free virtual = 4704

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2cafd0d62

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546
INFO: [Opt 31-389] Phase Retarget created 16 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d7aeb150

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 211f3855f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 256 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 211f3855f

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 211f3855f

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 211f3855f

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              16  |              16  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |             256  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546
Ending Logic Optimization Task | Checksum: 1e52bf55d

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e52bf55d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e52bf55d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546
Ending Netlist Obfuscation Task | Checksum: 1e52bf55d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2536.402 ; gain = 673.375 ; free physical = 1750 ; free virtual = 4546
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2536.402 ; gain = 0.000 ; free physical = 1750 ; free virtual = 4546
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.418 ; gain = 0.000 ; free physical = 1748 ; free virtual = 4545
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CLA_Adder_Wrapper_level2_drc_opted.rpt -pb CLA_Adder_Wrapper_level2_drc_opted.pb -rpx CLA_Adder_Wrapper_level2_drc_opted.rpx
Command: report_drc -file CLA_Adder_Wrapper_level2_drc_opted.rpt -pb CLA_Adder_Wrapper_level2_drc_opted.pb -rpx CLA_Adder_Wrapper_level2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shivamtyagi/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1730 ; free virtual = 4527
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e2e27aca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1730 ; free virtual = 4527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1730 ; free virtual = 4527

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0510d5b

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1710 ; free virtual = 4507

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1526eb602

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1725 ; free virtual = 4521

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1526eb602

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1725 ; free virtual = 4521
Phase 1 Placer Initialization | Checksum: 1526eb602

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1725 ; free virtual = 4521

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12d7eb1a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1723 ; free virtual = 4520

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 16 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1710 ; free virtual = 4507

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: fae20e4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1709 ; free virtual = 4506
Phase 2.2 Global Placement Core | Checksum: f53aefdb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1709 ; free virtual = 4506
Phase 2 Global Placement | Checksum: f53aefdb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1709 ; free virtual = 4506

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18022a262

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1709 ; free virtual = 4506

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138791193

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1709 ; free virtual = 4505

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14d2167f7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1709 ; free virtual = 4505

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13ef80eb5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1709 ; free virtual = 4505

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11ee0dce8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1706 ; free virtual = 4503

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14b98dfb2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1706 ; free virtual = 4503

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f96e36b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1706 ; free virtual = 4503
Phase 3 Detail Placement | Checksum: f96e36b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1706 ; free virtual = 4503

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f1734f3f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: f1734f3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1706 ; free virtual = 4503
INFO: [Place 30-746] Post Placement Timing Summary WNS=23.278. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13bc7d1bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1706 ; free virtual = 4503
Phase 4.1 Post Commit Optimization | Checksum: 13bc7d1bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1706 ; free virtual = 4503

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13bc7d1bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1706 ; free virtual = 4503

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13bc7d1bf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1707 ; free virtual = 4504

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1707 ; free virtual = 4504
Phase 4.4 Final Placement Cleanup | Checksum: 1e3d0fecb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1707 ; free virtual = 4504
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e3d0fecb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1707 ; free virtual = 4504
Ending Placer Task | Checksum: 18d49ee7f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1707 ; free virtual = 4504
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1715 ; free virtual = 4511
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1705 ; free virtual = 4505
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CLA_Adder_Wrapper_level2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1707 ; free virtual = 4504
INFO: [runtcl-4] Executing : report_utilization -file CLA_Adder_Wrapper_level2_utilization_placed.rpt -pb CLA_Adder_Wrapper_level2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CLA_Adder_Wrapper_level2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2592.430 ; gain = 0.000 ; free physical = 1712 ; free virtual = 4509
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.316 ; gain = 0.000 ; free physical = 1680 ; free virtual = 4478
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2617.066 ; gain = 23.750 ; free physical = 1674 ; free virtual = 4475
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: d9512235 ConstDB: 0 ShapeSum: b3f8cc4a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d4e8b3b4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2703.500 ; gain = 4.957 ; free physical = 1572 ; free virtual = 4370
Post Restoration Checksum: NetGraph: 707d73b5 NumContArr: 646b3fff Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d4e8b3b4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2703.500 ; gain = 4.957 ; free physical = 1572 ; free virtual = 4371

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d4e8b3b4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2717.496 ; gain = 18.953 ; free physical = 1548 ; free virtual = 4346

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d4e8b3b4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2717.496 ; gain = 18.953 ; free physical = 1548 ; free virtual = 4346
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 96f098e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.496 ; gain = 29.953 ; free physical = 1540 ; free virtual = 4338
INFO: [Route 35-416] Intermediate Timing Summary | WNS=23.558 | TNS=0.000  | WHS=-0.573 | THS=-111.236|

Phase 2 Router Initialization | Checksum: 7fd7ee94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.496 ; gain = 29.953 ; free physical = 1539 ; free virtual = 4338

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1664
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1664
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 150242c48

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.496 ; gain = 29.953 ; free physical = 1540 ; free virtual = 4338

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.310 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1620bc40f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.496 ; gain = 29.953 ; free physical = 1540 ; free virtual = 4338

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.310 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 187ddb016

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.496 ; gain = 29.953 ; free physical = 1540 ; free virtual = 4338
Phase 4 Rip-up And Reroute | Checksum: 187ddb016

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.496 ; gain = 29.953 ; free physical = 1540 ; free virtual = 4338

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 187ddb016

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.496 ; gain = 29.953 ; free physical = 1540 ; free virtual = 4338

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 187ddb016

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.496 ; gain = 29.953 ; free physical = 1540 ; free virtual = 4338
Phase 5 Delay and Skew Optimization | Checksum: 187ddb016

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.496 ; gain = 29.953 ; free physical = 1540 ; free virtual = 4338

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 150310ef8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.496 ; gain = 29.953 ; free physical = 1540 ; free virtual = 4338
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.310 | TNS=0.000  | WHS=-0.840 | THS=-67.650|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 11e6ce5bb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.496 ; gain = 58.953 ; free physical = 1524 ; free virtual = 4322
Phase 6.1 Hold Fix Iter | Checksum: 11e6ce5bb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.496 ; gain = 58.953 ; free physical = 1524 ; free virtual = 4322
Phase 6 Post Hold Fix | Checksum: 155373013

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.496 ; gain = 58.953 ; free physical = 1524 ; free virtual = 4322

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.23766 %
  Global Horizontal Routing Utilization  = 1.057 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e7ae0c41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.496 ; gain = 58.953 ; free physical = 1524 ; free virtual = 4322

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e7ae0c41

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.496 ; gain = 58.953 ; free physical = 1523 ; free virtual = 4321

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a61f0f54

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.496 ; gain = 58.953 ; free physical = 1523 ; free virtual = 4321

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1e0d3113f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.496 ; gain = 58.953 ; free physical = 1523 ; free virtual = 4321
INFO: [Route 35-57] Estimated Timing Summary | WNS=21.310 | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e0d3113f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.496 ; gain = 58.953 ; free physical = 1523 ; free virtual = 4321
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.496 ; gain = 58.953 ; free physical = 1560 ; free virtual = 4359

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2757.496 ; gain = 140.430 ; free physical = 1560 ; free virtual = 4359
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.496 ; gain = 0.000 ; free physical = 1560 ; free virtual = 4359
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2757.496 ; gain = 0.000 ; free physical = 1550 ; free virtual = 4352
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CLA_Adder_Wrapper_level2_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_drc_routed.rpx
Command: report_drc -file CLA_Adder_Wrapper_level2_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CLA_Adder_Wrapper_level2_methodology_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_methodology_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_methodology_drc_routed.rpx
Command: report_methodology -file CLA_Adder_Wrapper_level2_methodology_drc_routed.rpt -pb CLA_Adder_Wrapper_level2_methodology_drc_routed.pb -rpx CLA_Adder_Wrapper_level2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.runs/impl_1/CLA_Adder_Wrapper_level2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CLA_Adder_Wrapper_level2_power_routed.rpt -pb CLA_Adder_Wrapper_level2_power_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_power_routed.rpx
Command: report_power -file CLA_Adder_Wrapper_level2_power_routed.rpt -pb CLA_Adder_Wrapper_level2_power_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CLA_Adder_Wrapper_level2_route_status.rpt -pb CLA_Adder_Wrapper_level2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CLA_Adder_Wrapper_level2_timing_summary_routed.rpt -pb CLA_Adder_Wrapper_level2_timing_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CLA_Adder_Wrapper_level2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CLA_Adder_Wrapper_level2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CLA_Adder_Wrapper_level2_bus_skew_routed.rpt -pb CLA_Adder_Wrapper_level2_bus_skew_routed.pb -rpx CLA_Adder_Wrapper_level2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Mar 31 14:50:46 2020...
