TimeQuest Timing Analyzer report for top_module
Sat Apr 27 15:53:56 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 12. Slow Model Setup: 'avconf:avc|LUT_INDEX[1]'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Hold: 'avconf:avc|LUT_INDEX[1]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 17. Slow Model Recovery: 'CLOCK_50'
 18. Slow Model Removal: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'
 20. Slow Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 32. Fast Model Setup: 'avconf:avc|LUT_INDEX[1]'
 33. Fast Model Setup: 'CLOCK_50'
 34. Fast Model Hold: 'CLOCK_50'
 35. Fast Model Hold: 'avconf:avc|LUT_INDEX[1]'
 36. Fast Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 37. Fast Model Recovery: 'CLOCK_50'
 38. Fast Model Removal: 'CLOCK_50'
 39. Fast Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'
 40. Fast Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'
 41. Fast Model Minimum Pulse Width: 'CLOCK_50'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_module                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
; avconf:avc|LUT_INDEX[1]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|LUT_INDEX[1] }                                  ;
; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|mI2C_CTRL_CLK }                                 ;
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                           ;
+------------+-----------------+--------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                    ;
+------------+-----------------+--------------------------+-------------------------+
; INF MHz    ; 182.22 MHz      ; avconf:avc|LUT_INDEX[1]  ; limit due to hold check ;
; 69.65 MHz  ; 69.65 MHz       ; CLOCK_50                 ;                         ;
; 279.64 MHz ; 279.64 MHz      ; avconf:avc|mI2C_CTRL_CLK ;                         ;
+------------+-----------------+--------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow Model Setup Summary                          ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -2.576 ; -94.483       ;
; avconf:avc|LUT_INDEX[1]  ; -0.868 ; -9.574        ;
; CLOCK_50                 ; 2.804  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow Model Hold Summary                           ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]  ; -2.744 ; -40.067       ;
; CLOCK_50                 ; -2.534 ; -2.534        ;
; avconf:avc|mI2C_CTRL_CLK ; -2.037 ; -19.900       ;
+--------------------------+--------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 17.235 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.460 ; 0.000         ;
+----------+-------+---------------+


+---------------------------------------------------+
; Slow Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -0.500 ; -56.000       ;
; avconf:avc|LUT_INDEX[1]  ; 0.500  ; 0.000         ;
; CLOCK_50                 ; 7.873  ; 0.000         ;
+--------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -2.576 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.539     ; 2.073      ;
; -2.576 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.539     ; 2.073      ;
; -2.576 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.539     ; 2.073      ;
; -2.576 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.539     ; 2.073      ;
; -2.404 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.531     ; 1.909      ;
; -2.390 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.425      ;
; -2.380 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.415      ;
; -2.333 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.531     ; 1.838      ;
; -2.309 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 3.344      ;
; -2.262 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.531     ; 1.767      ;
; -2.235 ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.271      ;
; -2.191 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.531     ; 1.696      ;
; -2.137 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.173      ;
; -2.126 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.162      ;
; -2.108 ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.144      ;
; -2.093 ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.129      ;
; -2.078 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.114      ;
; -2.070 ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.106      ;
; -2.018 ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.054      ;
; -2.006 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.034      ;
; -2.006 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.034      ;
; -2.006 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.034      ;
; -1.999 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.035      ;
; -1.996 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.012     ; 3.020      ;
; -1.996 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.012     ; 3.020      ;
; -1.996 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.012     ; 3.020      ;
; -1.990 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.018      ;
; -1.990 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.018      ;
; -1.990 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.018      ;
; -1.976 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.004      ;
; -1.976 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.004      ;
; -1.962 ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.998      ;
; -1.923 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.017     ; 2.942      ;
; -1.923 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.017     ; 2.942      ;
; -1.923 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.017     ; 2.942      ;
; -1.923 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.017     ; 2.942      ;
; -1.923 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.017     ; 2.942      ;
; -1.923 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.017     ; 2.942      ;
; -1.923 ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.959      ;
; -1.888 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.923      ;
; -1.792 ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.828      ;
; -1.779 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.815      ;
; -1.758 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.793      ;
; -1.758 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.793      ;
; -1.758 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.793      ;
; -1.750 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 2.778      ;
; -1.750 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 2.778      ;
; -1.733 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 2.760      ;
; -1.733 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 2.760      ;
; -1.733 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 2.760      ;
; -1.733 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.009     ; 2.760      ;
; -1.717 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.752      ;
; -1.717 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.752      ;
; -1.717 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.752      ;
; -1.666 ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.702      ;
; -1.656 ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.692      ;
; -1.649 ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.685      ;
; -1.588 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.623      ;
; -1.588 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.623      ;
; -1.588 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.623      ;
; -1.518 ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.554      ;
; -1.492 ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.528      ;
; -1.486 ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.522      ;
; -1.486 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.521      ;
; -1.486 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.521      ;
; -1.486 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.521      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.482 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.517      ;
; -1.472 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.508      ;
; -1.472 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.508      ;
; -1.472 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.508      ;
; -1.472 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.508      ;
; -1.472 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.508      ;
; -1.472 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.508      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
; -1.441 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.001     ; 2.476      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                              ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -0.868 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.703      ; 2.632      ;
; -0.830 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.704      ; 2.588      ;
; -0.745 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.705      ; 2.508      ;
; -0.741 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.716      ; 2.485      ;
; -0.727 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.559      ; 2.433      ;
; -0.705 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.713      ; 2.476      ;
; -0.655 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.677      ; 2.390      ;
; -0.559 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.734      ; 2.318      ;
; -0.557 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.706      ; 2.289      ;
; -0.522 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.560      ; 2.228      ;
; -0.493 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.694      ; 2.212      ;
; -0.486 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.706      ; 2.250      ;
; -0.457 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.537      ; 2.136      ;
; -0.442 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.678      ; 2.142      ;
; -0.397 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.734      ; 2.188      ;
; -0.390 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.734      ; 2.149      ;
; 0.021  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.090      ; 3.216      ;
; 0.033  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.237      ; 3.230      ;
; 0.047  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.068      ; 3.163      ;
; 0.087  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.068      ; 3.123      ;
; 0.143  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.090      ; 3.094      ;
; 0.147  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 3.143      ;
; 0.184  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.237      ; 3.079      ;
; 0.243  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 3.047      ;
; 0.268  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.247      ; 3.007      ;
; 0.290  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.247      ; 2.985      ;
; 0.313  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.208      ; 2.953      ;
; 0.349  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.234      ; 2.946      ;
; 0.374  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.208      ; 2.892      ;
; 0.376  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.068      ; 2.834      ;
; 0.413  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.236      ; 2.881      ;
; 0.419  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.236      ; 2.875      ;
; 0.420  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 2.870      ;
; 0.424  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.237      ; 2.871      ;
; 0.447  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.091      ; 2.790      ;
; 0.462  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.237      ; 2.833      ;
; 0.464  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.090      ; 2.773      ;
; 0.475  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.237      ; 2.788      ;
; 0.477  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.244      ; 2.825      ;
; 0.478  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.236      ; 2.816      ;
; 0.480  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.225      ; 2.770      ;
; 0.499  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.234      ; 2.796      ;
; 0.507  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.091      ; 2.730      ;
; 0.537  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.225      ; 2.713      ;
; 0.549  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.244      ; 2.753      ;
; 0.567  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.244      ; 2.735      ;
; 0.579  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 2.743      ;
; 0.588  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.235      ; 2.701      ;
; 0.590  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.235      ; 2.699      ;
; 0.605  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 2.717      ;
; 0.639  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 2.651      ;
; 0.697  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 2.593      ;
; 0.711  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.235      ; 2.578      ;
; 0.756  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 2.534      ;
; 0.782  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.209      ; 2.449      ;
; 0.791  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.237      ; 2.504      ;
; 0.798  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.237      ; 2.497      ;
; 0.800  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.237      ; 2.463      ;
; 0.813  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.209      ; 2.418      ;
; 0.815  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.068      ; 2.395      ;
; 0.917  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.090      ; 2.320      ;
; 0.948  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.247      ; 2.327      ;
; 0.961  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.244      ; 2.341      ;
; 0.973  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 2.349      ;
; 0.985  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.091      ; 2.252      ;
; 0.994  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.208      ; 2.272      ;
; 0.998  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.236      ; 2.296      ;
; 1.009  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.225      ; 2.241      ;
; 1.020  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.247      ; 2.255      ;
; 1.037  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 2.253      ;
; 1.046  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.208      ; 2.220      ;
; 1.048  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 2.274      ;
; 1.105  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.091      ; 2.132      ;
; 1.112  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.234      ; 2.183      ;
; 1.131  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.225      ; 2.119      ;
; 1.177  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.209      ; 2.054      ;
; 1.314  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.398      ; 2.976      ;
; 1.329  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.209      ; 1.902      ;
; 1.361  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.265      ; 1.929      ;
; 1.444  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.567      ; 2.899      ;
; 1.491  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.577      ; 2.864      ;
; 1.577  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.234      ; 1.718      ;
; 1.581  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.538      ; 2.765      ;
; 1.641  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.565      ; 2.728      ;
; 1.664  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.235      ; 1.625      ;
; 1.681  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.566      ; 2.693      ;
; 1.685  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.567      ; 2.690      ;
; 1.689  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.574      ; 2.693      ;
; 1.715  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.421      ; 2.602      ;
; 1.724  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.420      ; 2.593      ;
; 1.745  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.555      ; 2.585      ;
; 1.765  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.595      ; 2.637      ;
; 1.788  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.564      ; 2.587      ;
; 1.814  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.398      ; 2.976      ;
; 1.863  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.595      ; 2.507      ;
; 1.944  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.567      ; 2.899      ;
; 1.991  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.577      ; 2.864      ;
; 2.041  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.539      ; 2.270      ;
; 2.081  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.538      ; 2.765      ;
; 2.141  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.565      ; 2.728      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; 2.804 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.675      ; 0.657      ;
; 3.304 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.675      ; 0.657      ;
; 5.643 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.274     ;
; 5.643 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.274     ;
; 5.643 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.274     ;
; 5.643 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.274     ;
; 5.643 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.274     ;
; 5.643 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.274     ;
; 5.643 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.274     ;
; 5.664 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 14.274     ;
; 5.664 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 14.274     ;
; 5.664 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 14.274     ;
; 5.664 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 14.274     ;
; 5.664 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 14.274     ;
; 5.664 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 14.274     ;
; 5.664 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 14.274     ;
; 5.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.203     ;
; 5.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.203     ;
; 5.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.203     ;
; 5.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.203     ;
; 5.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.203     ;
; 5.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.203     ;
; 5.714 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.203     ;
; 5.785 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.132     ;
; 5.785 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.132     ;
; 5.785 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.132     ;
; 5.785 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.132     ;
; 5.785 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.132     ;
; 5.785 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.132     ;
; 5.785 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 14.132     ;
; 5.835 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.079     ;
; 5.835 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.079     ;
; 5.835 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.079     ;
; 5.835 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.079     ;
; 5.835 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.079     ;
; 5.835 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.079     ;
; 5.835 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.079     ;
; 5.880 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 14.059     ;
; 5.880 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 14.059     ;
; 5.880 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 14.059     ;
; 5.880 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 14.059     ;
; 5.880 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 14.059     ;
; 5.880 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 14.059     ;
; 5.880 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 14.059     ;
; 5.906 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.008     ;
; 5.906 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.008     ;
; 5.906 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.008     ;
; 5.906 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.008     ;
; 5.906 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.008     ;
; 5.906 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.008     ;
; 5.906 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 14.008     ;
; 5.944 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.973     ;
; 5.944 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.973     ;
; 5.944 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.973     ;
; 5.944 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.973     ;
; 5.944 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.973     ;
; 5.944 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.973     ;
; 5.944 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.973     ;
; 5.951 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[3][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 13.988     ;
; 5.951 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[3][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 13.988     ;
; 5.951 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[3][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 13.988     ;
; 5.951 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[3][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 13.988     ;
; 5.951 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[3][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 13.988     ;
; 5.951 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[3][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 13.988     ;
; 5.951 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[3][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.097     ; 13.988     ;
; 5.977 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 13.937     ;
; 5.977 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 13.937     ;
; 5.977 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 13.937     ;
; 5.977 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 13.937     ;
; 5.977 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 13.937     ;
; 5.977 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 13.937     ;
; 5.977 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.122     ; 13.937     ;
; 6.015 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.902     ;
; 6.015 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.902     ;
; 6.015 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.902     ;
; 6.015 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.902     ;
; 6.015 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.902     ;
; 6.015 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.902     ;
; 6.015 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.119     ; 13.902     ;
; 6.018 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.911     ;
; 6.018 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.911     ;
; 6.018 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.911     ;
; 6.018 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.911     ;
; 6.018 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.911     ;
; 6.018 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.911     ;
; 6.018 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.911     ;
; 6.038 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 13.900     ;
; 6.038 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 13.900     ;
; 6.038 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 13.900     ;
; 6.038 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 13.900     ;
; 6.038 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 13.900     ;
; 6.038 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 13.900     ;
; 6.038 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 13.900     ;
; 6.040 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[2][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.894     ;
; 6.040 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[2][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.894     ;
; 6.040 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[2][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.894     ;
; 6.040 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[2][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.894     ;
; 6.040 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[2][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.894     ;
; 6.040 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[2][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.894     ;
; 6.040 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[2][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.894     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                               ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -2.744 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.595      ; 2.101      ;
; -2.699 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.595      ; 2.146      ;
; -2.655 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.539      ; 2.134      ;
; -2.615 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.420      ; 2.055      ;
; -2.605 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.555      ; 2.200      ;
; -2.566 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.595      ; 2.279      ;
; -2.533 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.567      ; 2.284      ;
; -2.528 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.566      ; 2.288      ;
; -2.513 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.538      ; 2.275      ;
; -2.506 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.564      ; 2.308      ;
; -2.394 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.577      ; 2.433      ;
; -2.393 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.567      ; 2.424      ;
; -2.392 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.574      ; 2.432      ;
; -2.349 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.421      ; 2.322      ;
; -2.341 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.565      ; 2.474      ;
; -2.244 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.595      ; 2.101      ;
; -2.234 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.398      ; 2.414      ;
; -2.199 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.595      ; 2.146      ;
; -2.155 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.539      ; 2.134      ;
; -2.115 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.420      ; 2.055      ;
; -2.105 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.555      ; 2.200      ;
; -2.066 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.595      ; 2.279      ;
; -2.033 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.567      ; 2.284      ;
; -2.028 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.566      ; 2.288      ;
; -2.013 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.538      ; 2.275      ;
; -2.006 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.564      ; 2.308      ;
; -1.894 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.577      ; 2.433      ;
; -1.893 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.567      ; 2.424      ;
; -1.892 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.574      ; 2.432      ;
; -1.849 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.421      ; 2.322      ;
; -1.841 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.565      ; 2.474      ;
; -1.734 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.398      ; 2.414      ;
; -1.610 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.235      ; 1.625      ;
; -1.516 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.234      ; 1.718      ;
; -1.516 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.225      ; 1.709      ;
; -1.406 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 1.859      ;
; -1.389 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 1.876      ;
; -1.342 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.208      ; 1.866      ;
; -1.338 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.236      ; 1.898      ;
; -1.336 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 1.929      ;
; -1.334 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.225      ; 1.891      ;
; -1.330 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.208      ; 1.878      ;
; -1.316 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.247      ; 1.931      ;
; -1.307 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.209      ; 1.902      ;
; -1.301 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.090      ; 1.789      ;
; -1.263 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.225      ; 1.962      ;
; -1.257 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.091      ; 1.834      ;
; -1.192 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.235      ; 2.043      ;
; -1.185 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.234      ; 2.049      ;
; -1.155 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.209      ; 2.054      ;
; -1.145 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.090      ; 1.945      ;
; -1.137 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.237      ; 2.100      ;
; -1.136 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.237      ; 2.101      ;
; -1.123 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 2.142      ;
; -1.112 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.234      ; 2.122      ;
; -1.106 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.225      ; 2.119      ;
; -1.067 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.068      ; 2.001      ;
; -1.000 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 2.265      ;
; -0.998 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.247      ; 2.249      ;
; -0.992 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.247      ; 2.255      ;
; -0.980 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.244      ; 2.264      ;
; -0.973 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 2.292      ;
; -0.969 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.244      ; 2.275      ;
; -0.966 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 2.299      ;
; -0.959 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.091      ; 2.132      ;
; -0.930 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.209      ; 2.279      ;
; -0.927 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.091      ; 2.164      ;
; -0.916 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 2.349      ;
; -0.892 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.209      ; 2.317      ;
; -0.862 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.208      ; 2.346      ;
; -0.855 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.244      ; 2.389      ;
; -0.853 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.237      ; 2.384      ;
; -0.842 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.236      ; 2.394      ;
; -0.840 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 2.425      ;
; -0.834 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.247      ; 2.413      ;
; -0.831 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.091      ; 2.260      ;
; -0.823 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.090      ; 2.267      ;
; -0.820 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 2.445      ;
; -0.813 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 2.452      ;
; -0.811 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.265      ; 2.454      ;
; -0.789 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.208      ; 2.419      ;
; -0.788 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.235      ; 2.447      ;
; -0.787 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.235      ; 2.448      ;
; -0.774 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.237      ; 2.463      ;
; -0.770 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.237      ; 2.467      ;
; -0.769 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.237      ; 2.468      ;
; -0.765 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.236      ; 2.471      ;
; -0.736 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.237      ; 2.501      ;
; -0.677 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.090      ; 2.413      ;
; -0.673 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.068      ; 2.395      ;
; -0.630 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.237      ; 2.607      ;
; -0.559 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.234      ; 2.675      ;
; -0.506 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.068      ; 2.562      ;
; -0.491 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.244      ; 2.753      ;
; -0.465 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.068      ; 2.603      ;
; -0.355 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.236      ; 2.881      ;
; 0.148  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.694      ; 1.842      ;
; 0.178  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.734      ; 1.912      ;
; 0.180  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.734      ; 1.914      ;
; 0.260  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.706      ; 1.966      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                         ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -2.534 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.675      ; 0.657      ;
; -2.034 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.675      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                   ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                   ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; delay:my_delay_left|indicator                                                                                                                                                                                                             ; delay:my_delay_left|indicator                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.518  ; filter1:nelson|y[0][2]                                                                                                                                                                                                                    ; filter1:nelson|y[1][2]                                                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.521  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                   ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.525  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.528  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.530  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531  ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                               ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.534  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.539  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.540  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.542  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.542  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.542  ; delay:my_delay_left|ADDR2[3]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[3]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.546  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.812      ;
; 0.552  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.623  ; rst_sync:reset|rst_meta                                                                                                                                                                                                                   ; rst_sync:reset|rst_out                                                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.889      ;
; 0.639  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.933      ;
; 0.639  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.933      ;
; 0.639  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.933      ;
; 0.640  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.934      ;
; 0.647  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.941      ;
; 0.648  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.942      ;
; 0.648  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.942      ;
; 0.649  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.943      ;
; 0.649  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.943      ;
; 0.649  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.943      ;
; 0.649  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.943      ;
; 0.651  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.945      ;
; 0.655  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.656  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.922      ;
; 0.656  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.922      ;
; 0.657  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.951      ;
; 0.658  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.952      ;
; 0.658  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.659  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.659  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.659  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[29]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.660  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.954      ;
; 0.660  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.661  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.661  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.662  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.662  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.664  ; filter1:nelson|y[7][30]                                                                                                                                                                                                                   ; delay:my_delay_left|y_temp[22]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.671  ; delay:my_delay_left|ADDR2[5]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[5]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.937      ;
; 0.672  ; delay:my_delay_left|ADDR2[0]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[0]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.938      ;
; 0.673  ; delay:my_delay_left|ADDR2[7]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[7]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
; 0.675  ; delay:my_delay_left|ADDR2[10]                                                                                                                                                                                                             ; delay:my_delay_left|ADDR1[10]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.941      ;
; 0.678  ; delay:my_delay_left|ADDR2[6]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[6]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.680  ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.681  ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                       ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk                                                                                                                                                                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.947      ;
; 0.681  ; delay:my_delay_left|ADDR2[8]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[8]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.947      ;
; 0.689  ; delay:my_delay_left|ADDR2[11]                                                                                                                                                                                                             ; delay:my_delay_left|ADDR1[11]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.955      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -2.037 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.860      ; 1.339      ;
; -1.537 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.860      ; 1.339      ;
; -1.100 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.277      ;
; -1.025 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.860      ; 2.351      ;
; -1.025 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.860      ; 2.351      ;
; -1.025 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.860      ; 2.351      ;
; -1.025 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.860      ; 2.351      ;
; -1.008 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.369      ;
; -1.008 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.369      ;
; -0.782 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.595      ;
; -0.782 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.595      ;
; -0.768 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.609      ;
; -0.768 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.609      ;
; -0.768 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.609      ;
; -0.762 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.857      ; 2.611      ;
; -0.762 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.857      ; 2.611      ;
; -0.762 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.857      ; 2.611      ;
; -0.752 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.625      ;
; -0.752 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.625      ;
; -0.752 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.861      ; 2.625      ;
; -0.600 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.277      ;
; -0.525 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.860      ; 2.351      ;
; -0.525 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.860      ; 2.351      ;
; -0.525 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.860      ; 2.351      ;
; -0.525 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.860      ; 2.351      ;
; -0.517 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.869      ; 2.868      ;
; -0.517 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.869      ; 2.868      ;
; -0.517 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.869      ; 2.868      ;
; -0.517 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 2.869      ; 2.868      ;
; -0.508 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.369      ;
; -0.508 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.369      ;
; -0.282 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.595      ;
; -0.282 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.595      ;
; -0.268 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.609      ;
; -0.268 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.609      ;
; -0.268 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.609      ;
; -0.262 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.857      ; 2.611      ;
; -0.262 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.857      ; 2.611      ;
; -0.262 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.857      ; 2.611      ;
; -0.252 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.625      ;
; -0.252 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.625      ;
; -0.252 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.861      ; 2.625      ;
; -0.120 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.330      ; 1.726      ;
; -0.049 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.330      ; 1.797      ;
; -0.017 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.869      ; 2.868      ;
; -0.017 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.869      ; 2.868      ;
; -0.017 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.869      ; 2.868      ;
; -0.017 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 2.869      ; 2.868      ;
; 0.022  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.330      ; 1.868      ;
; 0.093  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.330      ; 1.939      ;
; 0.136  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 1.932      ;
; 0.149  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 1.945      ;
; 0.216  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.013      ;
; 0.229  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.026      ;
; 0.275  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.539      ; 2.080      ;
; 0.275  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.539      ; 2.080      ;
; 0.275  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.539      ; 2.080      ;
; 0.275  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.539      ; 2.080      ;
; 0.338  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 2.134      ;
; 0.338  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 2.134      ;
; 0.338  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 2.134      ;
; 0.338  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 2.134      ;
; 0.354  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 2.150      ;
; 0.354  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 2.150      ;
; 0.354  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 2.150      ;
; 0.354  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 2.150      ;
; 0.355  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.152      ;
; 0.355  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.152      ;
; 0.371  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.168      ;
; 0.371  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.168      ;
; 0.380  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.330      ; 1.726      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.451  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.330      ; 1.797      ;
; 0.522  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.330      ; 1.868      ;
; 0.542  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.808      ;
; 0.557  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.823      ;
; 0.581  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.378      ;
; 0.581  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.378      ;
; 0.593  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.330      ; 1.939      ;
; 0.594  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.539      ; 2.399      ;
; 0.594  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.539      ; 2.399      ;
; 0.594  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.539      ; 2.399      ;
; 0.594  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.539      ; 2.399      ;
; 0.595  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.392      ;
; 0.595  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.392      ;
; 0.595  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.392      ;
; 0.597  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.394      ;
; 0.597  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.531      ; 2.394      ;
; 0.601  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.527      ; 2.394      ;
; 0.601  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.527      ; 2.394      ;
; 0.601  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.527      ; 2.394      ;
; 0.606  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.530      ; 2.402      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                        ;
+--------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[19]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[22]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[23]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[27]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[27]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[23]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[22]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.235 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[19]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.804      ;
; 17.421 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[20]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.575      ;
; 17.421 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.575      ;
; 17.421 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[25]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.575      ;
; 17.421 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[29]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.575      ;
; 17.465 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.574      ;
; 17.465 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.574      ;
; 17.465 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[17]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.574      ;
; 17.465 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.574      ;
; 17.465 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.574      ;
; 17.465 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[26]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.574      ;
; 17.465 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[26]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.574      ;
; 17.465 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[24]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.574      ;
; 17.465 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[17]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.574      ;
; 17.465 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[16]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.574      ;
; 17.724 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.288      ;
; 17.724 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.288      ;
; 17.724 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.288      ;
; 17.724 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.288      ;
; 17.724 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.288      ;
; 17.724 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.288      ;
; 17.724 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.288      ;
; 17.724 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.288      ;
; 17.724 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.288      ;
; 17.724 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 2.288      ;
; 17.751 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.290      ;
; 17.751 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.290      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 17.757 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.284      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[11]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.008 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 2.033      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[28]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[30]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[31]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[31]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[30]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[29]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[28]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[25]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.027 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[18]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 2.012      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[18]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[21]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[24]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.033 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.997      ;
; 18.283 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.753      ;
; 18.283 ; rst_sync:reset|rst_out ; delay:my_delay_left|indicator  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.753      ;
+--------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                        ;
+-------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.460 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.727      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.462 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.487 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.753      ;
; 1.487 ; rst_sync:reset|rst_out ; delay:my_delay_left|indicator  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.753      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[24]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.737 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.997      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[28]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[30]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[31]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[31]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[30]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[29]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[28]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[25]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.743 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[18]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.012      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[15]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[13]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 1.762 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.033      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[12]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.013 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.284      ;
; 2.019 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[14]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.290      ;
; 2.019 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.005      ; 2.290      ;
; 2.046 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.288      ;
; 2.046 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.288      ;
; 2.046 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.288      ;
; 2.046 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.288      ;
; 2.046 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.288      ;
; 2.046 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.288      ;
; 2.046 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.288      ;
; 2.046 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.288      ;
; 2.046 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.288      ;
; 2.046 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.024     ; 2.288      ;
; 2.305 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.574      ;
; 2.305 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 2.574      ;
+-------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'                                                                    ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datad           ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; 4.845 ; 4.845 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; 4.550 ; 4.550 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; 4.629 ; 4.629 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; 4.470 ; 4.470 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; 7.157 ; 7.157 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 7.157 ; 7.157 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 1.069 ; 1.069 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 1.069 ; 1.069 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 4.930 ; 4.930 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 6.398 ; 6.398 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 6.398 ; 6.398 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; -4.615 ; -4.615 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; -4.320 ; -4.320 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; -4.399 ; -4.399 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; -4.240 ; -4.240 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; -4.424 ; -4.424 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -4.424 ; -4.424 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 0.246  ; 0.246  ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 0.246  ; 0.246  ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -4.174 ; -4.174 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -4.837 ; -4.837 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -4.837 ; -4.837 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 2.969  ;        ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;        ; 2.969  ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 7.880  ; 7.880  ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 9.295  ; 9.295  ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 9.170  ; 9.170  ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 9.295  ; 9.295  ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 9.443  ; 9.443  ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 9.443  ; 9.443  ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 10.733 ; 10.733 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 8.746  ; 8.746  ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 6.564  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 2.969 ;       ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;       ; 2.969 ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 7.880 ; 7.880 ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 9.170 ; 9.170 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 9.170 ; 9.170 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 9.295 ; 9.295 ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 9.443 ; 9.443 ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 9.443 ; 9.443 ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 9.058 ; 6.564 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 8.746 ; 8.746 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 6.564 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------+
; Fast Model Setup Summary                          ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -0.965 ; -18.469       ;
; avconf:avc|LUT_INDEX[1]  ; 0.134  ; 0.000         ;
; CLOCK_50                 ; 1.957  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast Model Hold Summary                           ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -1.577 ; -1.577        ;
; avconf:avc|LUT_INDEX[1]  ; -1.543 ; -23.125       ;
; avconf:avc|mI2C_CTRL_CLK ; -1.314 ; -17.413       ;
+--------------------------+--------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 18.613 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.778 ; 0.000         ;
+----------+-------+---------------+


+---------------------------------------------------+
; Fast Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -0.500 ; -56.000       ;
; avconf:avc|LUT_INDEX[1]  ; 0.500  ; 0.000         ;
; CLOCK_50                 ; 7.873  ; 0.000         ;
+--------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.965 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.960     ; 1.037      ;
; -0.965 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.960     ; 1.037      ;
; -0.965 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.960     ; 1.037      ;
; -0.965 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.960     ; 1.037      ;
; -0.793 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.953     ; 0.872      ;
; -0.758 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.953     ; 0.837      ;
; -0.723 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.953     ; 0.802      ;
; -0.688 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.953     ; 0.767      ;
; -0.501 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.533      ;
; -0.484 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.516      ;
; -0.467 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.492      ;
; -0.467 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.492      ;
; -0.467 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.492      ;
; -0.464 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.012     ; 1.484      ;
; -0.464 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.012     ; 1.484      ;
; -0.464 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.012     ; 1.484      ;
; -0.459 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.484      ;
; -0.459 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.484      ;
; -0.459 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.484      ;
; -0.446 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.471      ;
; -0.446 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.471      ;
; -0.444 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.476      ;
; -0.415 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.016     ; 1.431      ;
; -0.415 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.016     ; 1.431      ;
; -0.415 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.016     ; 1.431      ;
; -0.415 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.016     ; 1.431      ;
; -0.415 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.016     ; 1.431      ;
; -0.415 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.016     ; 1.431      ;
; -0.406 ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.438      ;
; -0.376 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.408      ;
; -0.356 ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.388      ;
; -0.355 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.387      ;
; -0.352 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.384      ;
; -0.348 ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.380      ;
; -0.347 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.372      ;
; -0.347 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.372      ;
; -0.338 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 1.362      ;
; -0.338 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 1.362      ;
; -0.338 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 1.362      ;
; -0.338 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 1.362      ;
; -0.336 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.368      ;
; -0.336 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.368      ;
; -0.336 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.368      ;
; -0.328 ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.360      ;
; -0.322 ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.354      ;
; -0.317 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.349      ;
; -0.317 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.349      ;
; -0.308 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.340      ;
; -0.285 ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.317      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.272 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.304      ;
; -0.261 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.293      ;
; -0.261 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.293      ;
; -0.261 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.293      ;
; -0.249 ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.281      ;
; -0.224 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.256      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.218 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.250      ;
; -0.203 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.235      ;
; -0.203 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.235      ;
; -0.203 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.235      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.199 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.231      ;
; -0.196 ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.228      ;
; -0.188 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.220      ;
; -0.188 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.220      ;
; -0.185 ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.217      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                             ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.134 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.688      ; 1.167      ;
; 0.153 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.689      ; 1.144      ;
; 0.169 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.694      ; 1.127      ;
; 0.182 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.689      ; 1.118      ;
; 0.189 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.628      ; 1.087      ;
; 0.203 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.670      ; 1.078      ;
; 0.205 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.692      ; 1.097      ;
; 0.253 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.704      ; 1.051      ;
; 0.265 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.690      ; 1.026      ;
; 0.283 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.612      ; 0.974      ;
; 0.289 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.629      ; 0.988      ;
; 0.289 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.690      ; 1.012      ;
; 0.296 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.670      ; 0.972      ;
; 0.309 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.682      ; 0.973      ;
; 0.320 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.704      ; 0.994      ;
; 0.339 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.704      ; 0.965      ;
; 0.791 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.643      ; 1.453      ;
; 0.794 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.581      ; 1.435      ;
; 0.802 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.565      ; 1.408      ;
; 0.820 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.565      ; 1.390      ;
; 0.853 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.643      ; 1.391      ;
; 0.859 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.398      ;
; 0.862 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.581      ; 1.367      ;
; 0.889 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.647      ; 1.360      ;
; 0.895 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.362      ;
; 0.901 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.623      ; 1.333      ;
; 0.919 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.647      ; 1.330      ;
; 0.929 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.623      ; 1.305      ;
; 0.929 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.565      ; 1.281      ;
; 0.941 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.641      ; 1.313      ;
; 0.941 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.642      ; 1.312      ;
; 0.965 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.642      ; 1.288      ;
; 0.967 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.643      ; 1.277      ;
; 0.967 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.643      ; 1.287      ;
; 0.969 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.642      ; 1.284      ;
; 0.978 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.279      ;
; 0.983 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.643      ; 1.271      ;
; 0.984 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.645      ; 1.271      ;
; 0.987 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.582      ; 1.243      ;
; 0.998 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.581      ; 1.231      ;
; 1.000 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.641      ; 1.254      ;
; 1.008 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.635      ; 1.227      ;
; 1.012 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.645      ; 1.243      ;
; 1.015 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.645      ; 1.240      ;
; 1.016 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.582      ; 1.214      ;
; 1.035 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.635      ; 1.200      ;
; 1.037 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.230      ;
; 1.039 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.228      ;
; 1.047 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.210      ;
; 1.052 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.642      ; 1.198      ;
; 1.065 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.642      ; 1.185      ;
; 1.074 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.183      ;
; 1.105 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.642      ; 1.145      ;
; 1.114 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.143      ;
; 1.121 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.623      ; 1.100      ;
; 1.125 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.643      ; 1.129      ;
; 1.126 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.565      ; 1.084      ;
; 1.130 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.643      ; 1.114      ;
; 1.133 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.623      ; 1.088      ;
; 1.138 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.643      ; 1.116      ;
; 1.174 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.623      ; 1.060      ;
; 1.188 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.647      ; 1.061      ;
; 1.189 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.581      ; 1.040      ;
; 1.196 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.071      ;
; 1.197 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.645      ; 1.058      ;
; 1.200 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.623      ; 1.034      ;
; 1.209 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.642      ; 1.044      ;
; 1.209 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.582      ; 1.021      ;
; 1.224 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.635      ; 1.011      ;
; 1.225 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.647      ; 1.024      ;
; 1.235 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.271      ; 1.322      ;
; 1.236 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.031      ;
; 1.236 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 1.021      ;
; 1.256 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.623      ; 0.965      ;
; 1.258 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.641      ; 0.996      ;
; 1.271 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.582      ; 0.959      ;
; 1.283 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.635      ; 0.952      ;
; 1.297 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.349      ; 1.294      ;
; 1.308 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.353      ; 1.288      ;
; 1.327 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.329      ; 1.254      ;
; 1.328 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.623      ; 0.893      ;
; 1.367 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.657      ; 0.890      ;
; 1.390 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.348      ; 1.210      ;
; 1.395 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.351      ; 1.207      ;
; 1.395 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.349      ; 1.206      ;
; 1.397 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.348      ; 1.200      ;
; 1.409 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.287      ; 1.167      ;
; 1.413 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.288      ; 1.164      ;
; 1.434 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.341      ; 1.148      ;
; 1.436 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.363      ; 1.178      ;
; 1.450 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.347      ; 1.151      ;
; 1.454 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.641      ; 0.800      ;
; 1.478 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.363      ; 1.126      ;
; 1.483 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.642      ; 0.767      ;
; 1.545 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.329      ; 1.023      ;
; 1.629 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.363      ; 0.975      ;
; 1.735 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.271      ; 1.322      ;
; 1.797 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.349      ; 1.294      ;
; 1.808 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.353      ; 1.288      ;
; 1.827 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.329      ; 1.254      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                       ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; 1.957  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.651      ; 0.367      ;
; 2.457  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.651      ; 0.367      ;
; 13.673 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.264      ;
; 13.673 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.264      ;
; 13.673 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.264      ;
; 13.673 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.264      ;
; 13.673 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.264      ;
; 13.673 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.264      ;
; 13.673 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.264      ;
; 13.708 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.229      ;
; 13.708 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.229      ;
; 13.708 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.229      ;
; 13.708 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.229      ;
; 13.708 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.229      ;
; 13.708 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.229      ;
; 13.708 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.229      ;
; 13.743 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.194      ;
; 13.743 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.194      ;
; 13.743 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.194      ;
; 13.743 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.194      ;
; 13.743 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.194      ;
; 13.743 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.194      ;
; 13.743 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.194      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.206      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.206      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.206      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.206      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.206      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.206      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.206      ;
; 13.776 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.158      ;
; 13.776 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.158      ;
; 13.776 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.158      ;
; 13.776 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.158      ;
; 13.776 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.158      ;
; 13.776 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.158      ;
; 13.776 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.158      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.171      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.171      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.171      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.171      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.171      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.171      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[4][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.171      ;
; 13.811 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.123      ;
; 13.811 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.123      ;
; 13.811 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.123      ;
; 13.811 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.123      ;
; 13.811 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.123      ;
; 13.811 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.123      ;
; 13.811 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.123      ;
; 13.816 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.132      ;
; 13.816 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.132      ;
; 13.816 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.132      ;
; 13.816 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.132      ;
; 13.816 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.132      ;
; 13.816 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.132      ;
; 13.816 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.132      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[4][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.136      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[4][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.136      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[4][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.136      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[4][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.136      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[4][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.136      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[4][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.136      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[4][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.136      ;
; 13.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.100      ;
; 13.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.100      ;
; 13.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.100      ;
; 13.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.100      ;
; 13.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.100      ;
; 13.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.100      ;
; 13.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 6.100      ;
; 13.846 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.088      ;
; 13.846 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.088      ;
; 13.846 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.088      ;
; 13.846 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.088      ;
; 13.846 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.088      ;
; 13.846 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.088      ;
; 13.846 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.098     ; 6.088      ;
; 13.851 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[5][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.097      ;
; 13.851 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[5][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.097      ;
; 13.851 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[5][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.097      ;
; 13.851 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[5][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.097      ;
; 13.851 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[5][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.097      ;
; 13.851 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[5][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.097      ;
; 13.851 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[5][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.084     ; 6.097      ;
; 13.854 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[4][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.101      ;
; 13.854 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[4][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.101      ;
; 13.854 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[4][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.101      ;
; 13.854 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[4][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.101      ;
; 13.854 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[4][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.101      ;
; 13.854 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[4][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.101      ;
; 13.854 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[4][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.077     ; 6.101      ;
; 13.870 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.086      ;
; 13.870 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.086      ;
; 13.870 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.086      ;
; 13.870 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.086      ;
; 13.870 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.086      ;
; 13.870 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.086      ;
; 13.870 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[3][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.076     ; 6.086      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                         ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.577 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.651      ; 0.367      ;
; -1.077 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.651      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                   ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                   ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; delay:my_delay_left|indicator                                                                                                                                                                                                             ; delay:my_delay_left|indicator                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; filter1:nelson|y[0][2]                                                                                                                                                                                                                    ; filter1:nelson|y[1][2]                                                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.240  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                   ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                               ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.248  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]                                                                                                                               ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.251  ; delay:my_delay_left|ADDR2[3]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[3]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.455      ;
; 0.252  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.455      ;
; 0.252  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.455      ;
; 0.254  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.254  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4]                                                                                                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.255  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.255  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.458      ;
; 0.256  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.459      ;
; 0.256  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.459      ;
; 0.257  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.460      ;
; 0.257  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.460      ;
; 0.257  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.460      ;
; 0.257  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.460      ;
; 0.258  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.461      ;
; 0.259  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.462      ;
; 0.261  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.464      ;
; 0.262  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.465      ;
; 0.263  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.466      ;
; 0.298  ; delay:my_delay_left|ADDR2[0]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[0]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.450      ;
; 0.309  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.461      ;
; 0.314  ; rst_sync:reset|rst_meta                                                                                                                                                                                                                   ; rst_sync:reset|rst_out                                                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.316  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.468      ;
; 0.317  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.469      ;
; 0.317  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.469      ;
; 0.318  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.470      ;
; 0.318  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.470      ;
; 0.319  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.319  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[29]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.471      ;
; 0.321  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.321  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.473      ;
; 0.321  ; filter1:nelson|y[3][39]                                                                                                                                                                                                                   ; filter1:nelson|y[4][39]                                                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; -0.001     ; 0.472      ;
; 0.323  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.475      ;
; 0.325  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[0]      ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326  ; filter1:nelson|y[7][30]                                                                                                                                                                                                                   ; delay:my_delay_left|y_temp[22]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326  ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                           ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.001      ; 0.479      ;
; 0.326  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.001      ; 0.479      ;
; 0.330  ; delay:my_delay_left|ADDR2[5]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[5]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331  ; delay:my_delay_left|ADDR2[7]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[7]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.331  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[3]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.001      ; 0.484      ;
; 0.333  ; delay:my_delay_left|ADDR2[6]                                                                                                                                                                                                              ; delay:my_delay_left|ADDR1[6]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                               ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.543 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.363      ; 0.961      ;
; -1.529 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.363      ; 0.975      ;
; -1.502 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.329      ; 0.968      ;
; -1.494 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.287      ; 0.934      ;
; -1.482 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.341      ; 1.000      ;
; -1.479 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.363      ; 1.025      ;
; -1.454 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.347      ; 1.034      ;
; -1.454 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.348      ; 1.035      ;
; -1.454 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.349      ; 1.036      ;
; -1.440 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.329      ; 1.030      ;
; -1.404 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.353      ; 1.090      ;
; -1.404 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.351      ; 1.088      ;
; -1.394 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.349      ; 1.096      ;
; -1.385 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.348      ; 1.104      ;
; -1.383 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.288      ; 1.046      ;
; -1.324 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.271      ; 1.088      ;
; -1.043 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.363      ; 0.961      ;
; -1.029 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.363      ; 0.975      ;
; -1.002 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.329      ; 0.968      ;
; -0.994 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.287      ; 0.934      ;
; -0.982 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.341      ; 1.000      ;
; -0.979 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.363      ; 1.025      ;
; -0.954 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.347      ; 1.034      ;
; -0.954 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.348      ; 1.035      ;
; -0.954 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.349      ; 1.036      ;
; -0.940 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.329      ; 1.030      ;
; -0.904 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.353      ; 1.090      ;
; -0.904 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.351      ; 1.088      ;
; -0.894 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.349      ; 1.096      ;
; -0.885 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.348      ; 1.104      ;
; -0.883 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.288      ; 1.046      ;
; -0.875 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.642      ; 0.767      ;
; -0.841 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.641      ; 0.800      ;
; -0.841 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.635      ; 0.794      ;
; -0.824 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.271      ; 1.088      ;
; -0.802 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 0.855      ;
; -0.802 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 0.855      ;
; -0.780 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.635      ; 0.855      ;
; -0.767 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 0.890      ;
; -0.763 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.642      ; 0.879      ;
; -0.758 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.581      ; 0.823      ;
; -0.756 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.623      ; 0.867      ;
; -0.750 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.647      ; 0.897      ;
; -0.740 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.582      ; 0.842      ;
; -0.740 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.635      ; 0.895      ;
; -0.730 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.623      ; 0.893      ;
; -0.730 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.623      ; 0.893      ;
; -0.709 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.641      ; 0.932      ;
; -0.704 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.642      ; 0.938      ;
; -0.693 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.643      ; 0.950      ;
; -0.687 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.581      ; 0.894      ;
; -0.686 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 0.971      ;
; -0.683 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.635      ; 0.952      ;
; -0.679 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.643      ; 0.964      ;
; -0.676 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.641      ; 0.965      ;
; -0.658 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.623      ; 0.965      ;
; -0.645 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.565      ; 0.920      ;
; -0.642 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.647      ; 1.005      ;
; -0.623 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.647      ; 1.024      ;
; -0.623 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.582      ; 0.959      ;
; -0.621 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 1.036      ;
; -0.619 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 1.038      ;
; -0.615 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 1.042      ;
; -0.614 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.645      ; 1.031      ;
; -0.612 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.582      ; 0.970      ;
; -0.609 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.645      ; 1.036      ;
; -0.586 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 1.071      ;
; -0.585 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.623      ; 1.038      ;
; -0.575 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.623      ; 1.048      ;
; -0.573 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.582      ; 1.009      ;
; -0.571 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.645      ; 1.074      ;
; -0.564 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.647      ; 1.083      ;
; -0.559 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.623      ; 1.064      ;
; -0.558 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.642      ; 1.084      ;
; -0.557 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 1.100      ;
; -0.556 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 1.101      ;
; -0.553 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.642      ; 1.089      ;
; -0.551 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.581      ; 1.030      ;
; -0.547 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.642      ; 1.095      ;
; -0.547 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 1.110      ;
; -0.546 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.643      ; 1.097      ;
; -0.545 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.657      ; 1.112      ;
; -0.533 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.643      ; 1.110      ;
; -0.532 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.643      ; 1.111      ;
; -0.530 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.642      ; 1.112      ;
; -0.529 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.623      ; 1.094      ;
; -0.529 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.643      ; 1.114      ;
; -0.511 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.643      ; 1.132      ;
; -0.490 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.581      ; 1.091      ;
; -0.481 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.565      ; 1.084      ;
; -0.469 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.643      ; 1.174      ;
; -0.439 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.641      ; 1.202      ;
; -0.411 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.565      ; 1.154      ;
; -0.402 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.645      ; 1.243      ;
; -0.392 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.565      ; 1.173      ;
; -0.330 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.642      ; 1.312      ;
; 0.157  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.682      ; 0.839      ;
; 0.166  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.704      ; 0.870      ;
; 0.166  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.704      ; 0.870      ;
; 0.207  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.690      ; 0.897      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                 ;
+--------+-------------------------+---------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                   ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.314 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.658      ; 0.637      ;
; -0.933 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.019      ;
; -0.814 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.658      ; 0.637      ;
; -0.798 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[11]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.658      ; 1.153      ;
; -0.798 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[3]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.658      ; 1.153      ;
; -0.798 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[9]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.658      ; 1.153      ;
; -0.798 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[22]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.658      ; 1.153      ;
; -0.789 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[4]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.163      ;
; -0.789 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[2]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.163      ;
; -0.690 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[8]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.262      ;
; -0.690 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[5]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.262      ;
; -0.677 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[10]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.275      ;
; -0.677 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[0]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.275      ;
; -0.677 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[6]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.275      ;
; -0.672 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[13]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.654      ; 1.275      ;
; -0.672 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[15]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.654      ; 1.275      ;
; -0.672 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[14]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.654      ; 1.275      ;
; -0.669 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[7]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.283      ;
; -0.669 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[1]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.283      ;
; -0.669 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[12]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.659      ; 1.283      ;
; -0.571 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0001 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.666      ; 1.388      ;
; -0.571 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0000 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.666      ; 1.388      ;
; -0.571 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0010 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.666      ; 1.388      ;
; -0.571 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_GO        ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.666      ; 1.388      ;
; -0.433 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.019      ;
; -0.298 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[11]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.658      ; 1.153      ;
; -0.298 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[3]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.658      ; 1.153      ;
; -0.298 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[9]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.658      ; 1.153      ;
; -0.298 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[22]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.658      ; 1.153      ;
; -0.289 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[4]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.163      ;
; -0.289 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[2]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.163      ;
; -0.222 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[2]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.706      ; 0.777      ;
; -0.190 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[8]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.262      ;
; -0.190 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[5]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.262      ;
; -0.187 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[3]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.706      ; 0.812      ;
; -0.177 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[10]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.275      ;
; -0.177 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[0]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.275      ;
; -0.177 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[6]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.275      ;
; -0.176 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 0.929      ;
; -0.174 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 0.931      ;
; -0.172 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[13]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.654      ; 1.275      ;
; -0.172 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[15]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.654      ; 1.275      ;
; -0.172 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[14]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.654      ; 1.275      ;
; -0.169 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[7]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.283      ;
; -0.169 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[1]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.283      ;
; -0.169 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[12]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.659      ; 1.283      ;
; -0.152 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[4]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.706      ; 0.847      ;
; -0.117 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[5]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.706      ; 0.882      ;
; -0.115 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 0.989      ;
; -0.113 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 0.991      ;
; -0.071 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0001 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.666      ; 1.388      ;
; -0.071 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0000 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.666      ; 1.388      ;
; -0.071 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0010 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.666      ; 1.388      ;
; -0.071 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_GO        ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.666      ; 1.388      ;
; -0.053 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mSetup_ST.0001 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.960      ; 1.059      ;
; -0.053 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mSetup_ST.0000 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.960      ; 1.059      ;
; -0.053 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mSetup_ST.0010 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.960      ; 1.059      ;
; -0.053 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_GO        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.960      ; 1.059      ;
; -0.036 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[11]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 1.068      ;
; -0.036 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[3]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 1.068      ;
; -0.036 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[9]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 1.068      ;
; -0.036 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[22]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 1.068      ;
; -0.033 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[11]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 1.071      ;
; -0.033 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[3]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 1.071      ;
; -0.033 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[9]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 1.071      ;
; -0.033 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[22]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 1.071      ;
; -0.027 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[4]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.078      ;
; -0.027 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[2]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.078      ;
; -0.024 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[4]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.081      ;
; -0.024 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[2]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.081      ;
; 0.010  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.115      ;
; 0.055  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.160      ;
; 0.066  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mSetup_ST.0001 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.960      ; 1.178      ;
; 0.066  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mSetup_ST.0000 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.960      ; 1.178      ;
; 0.066  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mSetup_ST.0010 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.960      ; 1.178      ;
; 0.066  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_GO        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.960      ; 1.178      ;
; 0.071  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 1.175      ;
; 0.072  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[8]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.177      ;
; 0.072  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[5]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.177      ;
; 0.075  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[8]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.180      ;
; 0.075  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[5]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.180      ;
; 0.085  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[10]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.190      ;
; 0.085  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[0]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.190      ;
; 0.085  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[6]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.190      ;
; 0.088  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[10]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.193      ;
; 0.088  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[0]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.193      ;
; 0.088  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[6]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.193      ;
; 0.090  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[13]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.948      ; 1.190      ;
; 0.090  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[15]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.948      ; 1.190      ;
; 0.090  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[14]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.948      ; 1.190      ;
; 0.093  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[7]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.198      ;
; 0.093  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[1]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.198      ;
; 0.093  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[12]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.198      ;
; 0.093  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[13]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.948      ; 1.193      ;
; 0.093  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[15]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.948      ; 1.193      ;
; 0.093  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[14]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.948      ; 1.193      ;
; 0.096  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[7]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.201      ;
; 0.096  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[1]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.201      ;
; 0.096  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[12]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.953      ; 1.201      ;
; 0.116  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.952      ; 1.220      ;
+--------+-------------------------+---------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                        ;
+--------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[19]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[22]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[23]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[27]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[27]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[23]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[22]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.613 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[19]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.421      ;
; 18.674 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[20]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.323      ;
; 18.674 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.323      ;
; 18.674 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[25]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.323      ;
; 18.674 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[29]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.323      ;
; 18.718 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.316      ;
; 18.718 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.316      ;
; 18.718 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[17]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.316      ;
; 18.718 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.316      ;
; 18.718 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.316      ;
; 18.718 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[26]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.316      ;
; 18.718 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[26]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.316      ;
; 18.718 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[24]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.316      ;
; 18.718 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[17]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.316      ;
; 18.718 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[16]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.316      ;
; 18.819 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.193      ;
; 18.819 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.193      ;
; 18.819 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.193      ;
; 18.819 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.193      ;
; 18.819 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[4]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.193      ;
; 18.819 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.193      ;
; 18.819 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[10]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.193      ;
; 18.819 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.193      ;
; 18.819 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.193      ;
; 18.819 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.193      ;
; 18.845 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.191      ;
; 18.845 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.191      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.848 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.188      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[8]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[11]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[15]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[10]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.962 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 1.074      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[5]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[6]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[7]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[9]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[12]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[14]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[16]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[18]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[21]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[24]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.972 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 1.054      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[13]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[28]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[30]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[31]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[31]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[30]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[29]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[28]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[25]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 18.979 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[18]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 1.055      ;
; 19.088 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[13]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.944      ;
; 19.088 ; rst_sync:reset|rst_out ; delay:my_delay_left|indicator  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 0.944      ;
+--------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                        ;
+-------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.778 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.930      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.780 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.792 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.792 ; rst_sync:reset|rst_out ; delay:my_delay_left|indicator  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.944      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[28]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[30]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[31]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[31]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[30]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[29]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[28]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[25]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.901 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[18]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.055      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[21]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[24]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.908 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.054      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[15]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[13]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 0.918 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.074      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[12]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.032 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.188      ;
; 1.035 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[14]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.191      ;
; 1.035 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.004      ; 1.191      ;
; 1.061 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 1.193      ;
; 1.061 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 1.193      ;
; 1.061 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 1.193      ;
; 1.061 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 1.193      ;
; 1.061 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 1.193      ;
; 1.061 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 1.193      ;
; 1.061 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 1.193      ;
; 1.061 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 1.193      ;
; 1.061 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 1.193      ;
; 1.061 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.020     ; 1.193      ;
; 1.162 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.316      ;
; 1.162 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.316      ;
+-------+------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'                                                                    ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datad           ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; 2.621 ; 2.621 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; 2.517 ; 2.517 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; 2.525 ; 2.525 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; 2.424 ; 2.424 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; 3.659 ; 3.659 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 3.659 ; 3.659 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 0.340 ; 0.340 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 0.340 ; 0.340 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 2.637 ; 2.637 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 3.442 ; 3.442 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 3.442 ; 3.442 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; -2.501 ; -2.501 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; -2.397 ; -2.397 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; -2.405 ; -2.405 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; -2.304 ; -2.304 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; -2.395 ; -2.395 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -2.395 ; -2.395 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 0.420  ; 0.420  ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 0.420  ; 0.420  ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -2.314 ; -2.314 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -2.739 ; -2.739 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -2.739 ; -2.739 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 1.504 ;       ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;       ; 1.504 ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 4.439 ; 4.439 ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 5.035 ; 5.035 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 4.957 ; 4.957 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 5.035 ; 5.035 ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 5.086 ; 5.086 ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 5.086 ; 5.086 ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 5.524 ; 5.524 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 4.707 ; 4.707 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 3.308 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 1.504 ;       ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;       ; 1.504 ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 4.439 ; 4.439 ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 4.957 ; 4.957 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 4.957 ; 4.957 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 5.035 ; 5.035 ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 5.086 ; 5.086 ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 5.086 ; 5.086 ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 4.810 ; 3.308 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 4.707 ; 4.707 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 3.308 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+---------------------------+----------+---------+----------+---------+---------------------+
; Clock                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack          ; -2.576   ; -2.744  ; 17.235   ; 0.778   ; -0.500              ;
;  CLOCK_50                 ; 1.957    ; -2.534  ; 17.235   ; 0.778   ; 7.873               ;
;  avconf:avc|LUT_INDEX[1]  ; -0.868   ; -2.744  ; N/A      ; N/A     ; 0.500               ;
;  avconf:avc|mI2C_CTRL_CLK ; -2.576   ; -2.037  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS           ; -104.057 ; -62.501 ; 0.0      ; 0.0     ; -56.0               ;
;  CLOCK_50                 ; 0.000    ; -2.534  ; 0.000    ; 0.000   ; 0.000               ;
;  avconf:avc|LUT_INDEX[1]  ; -9.574   ; -40.067 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|mI2C_CTRL_CLK ; -94.483  ; -19.900 ; N/A      ; N/A     ; -56.000             ;
+---------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; 4.845 ; 4.845 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; 4.550 ; 4.550 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; 4.629 ; 4.629 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; 4.470 ; 4.470 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; 7.157 ; 7.157 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 7.157 ; 7.157 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 1.069 ; 1.069 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 1.069 ; 1.069 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 4.930 ; 4.930 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 6.398 ; 6.398 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 6.398 ; 6.398 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; -2.501 ; -2.501 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; -2.397 ; -2.397 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; -2.405 ; -2.405 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; -2.304 ; -2.304 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; -2.395 ; -2.395 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -2.395 ; -2.395 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 0.420  ; 0.420  ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 0.420  ; 0.420  ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -2.314 ; -2.314 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -2.739 ; -2.739 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -2.739 ; -2.739 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 2.969  ;        ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;        ; 2.969  ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 7.880  ; 7.880  ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 9.295  ; 9.295  ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 9.170  ; 9.170  ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 9.295  ; 9.295  ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 9.443  ; 9.443  ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 9.443  ; 9.443  ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 10.733 ; 10.733 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 8.746  ; 8.746  ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 6.564  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 1.504 ;       ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;       ; 1.504 ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 4.439 ; 4.439 ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 4.957 ; 4.957 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 4.957 ; 4.957 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 5.035 ; 5.035 ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 5.086 ; 5.086 ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 5.086 ; 5.086 ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 4.810 ; 3.308 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 4.707 ; 4.707 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 3.308 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1]  ; 52       ; 52       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1]  ; 229      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 49       ; 33       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 471      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50                 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; 2985417  ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1]  ; 52       ; 52       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1]  ; 229      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 49       ; 33       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 471      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50                 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; 2985417  ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 127      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 127      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 375   ; 375  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Apr 27 15:53:52 2019
Info: Command: quartus_sta guitar_effects -c top_module
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name avconf:avc|LUT_INDEX[1] avconf:avc|LUT_INDEX[1]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.576
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.576       -94.483 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -0.868        -9.574 avconf:avc|LUT_INDEX[1] 
    Info (332119):     2.804         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.744
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.744       -40.067 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -2.534        -2.534 CLOCK_50 
    Info (332119):    -2.037       -19.900 avconf:avc|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is 17.235
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.235         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.460         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -56.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.500         0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.965
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.965       -18.469 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.134         0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     1.957         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.577
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.577        -1.577 CLOCK_50 
    Info (332119):    -1.543       -23.125 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -1.314       -17.413 avconf:avc|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is 18.613
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.613         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.778
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.778         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -56.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.500         0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 542 megabytes
    Info: Processing ended: Sat Apr 27 15:53:56 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


