#Start recording tcl command: 7/3/2022 10:28:09
#Project Location: C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject; Project name: clkdivtwo
prj_project open "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clkdivtwo.ldf"
prj_run Map -impl clkdivtwo
prj_run PAR -impl clkdivtwo
prj_run Map -impl clkdivtwo -task MapVHDLSimFile
source "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/hdle_generate_Symbol.tcl"
prj_run Map -impl clkdivtwo
#Stop recording: 7/3/2022 10:31:16
