/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_rave.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/4/11 2:45p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr  1 16:42:28 2011
 *                 MD5 Checksum         d03d08c4839c3311c9d35c4cd5e10373
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7344/rdb/b0/bchp_xpt_rave.h $
 * 
 * Hydra_Software_Devel/1   4/4/11 2:45p albertl
 * SW7344-40: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_H__
#define BCHP_XPT_RAVE_H__

/***************************************************************************
 *XPT_RAVE - XPT RAV Control Registers
 ***************************************************************************/
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR       0x00390000 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR        0x00390004 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR        0x00390008 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR         0x0039000c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR       0x00390010 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR  0x00390014 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL 0x00390018 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH           0x0039001c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS          0x00390020 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR       0x00390024 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR        0x00390028 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR        0x0039002c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR         0x00390030 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR       0x00390034 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR  0x00390038 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL 0x0039003c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH           0x00390040 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG        0x00390044 /* Context 0 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB        0x00390048 /* Context 0 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD        0x0039004c /* Context 0 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF        0x00390050 /* Context 0 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH        0x00390054 /* Context 0 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1        0x00390058 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2        0x0039005c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3        0x00390060 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES   0x00390064 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL       0x00390068 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL   0x0039006c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL      0x00390070 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL    0x00390074 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL 0x00390078 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL       0x0039007c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL   0x00390080 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL      0x00390084 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL    0x00390088 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL 0x0039008c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE  0x00390090 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID       0x00390094 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1              0x00390098 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS            0x0039009c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL            0x003900a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG        0x003900a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4        0x003900a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX0_PIC_CTR                0x003900ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE           0x003900b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX0_REC_TIMER              0x003900b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE0             0x003900b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE1             0x003900bc /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE2             0x003900c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE2b            0x003900c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_STATE3             0x003900c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX0_REC_COUNT              0x003900cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL       0x003900d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX0_SC                     0x003900d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5        0x003900d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1             0x003900dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2             0x003900e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3             0x003900e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG       0x003900e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_MAGNITUDE 0x003900ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT 0x003900f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PCR          0x003900f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ATS          0x003900f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ADJ_ATS      0x003900fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR       0x00390100 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR        0x00390104 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR        0x00390108 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR         0x0039010c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR       0x00390110 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR  0x00390114 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL 0x00390118 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH           0x0039011c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS          0x00390120 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR       0x00390124 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR        0x00390128 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR        0x0039012c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR         0x00390130 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR       0x00390134 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR  0x00390138 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL 0x0039013c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH           0x00390140 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG        0x00390144 /* Context 1 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB        0x00390148 /* Context 1 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD        0x0039014c /* Context 1 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF        0x00390150 /* Context 1 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH        0x00390154 /* Context 1 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1        0x00390158 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2        0x0039015c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3        0x00390160 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES   0x00390164 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL       0x00390168 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL   0x0039016c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL      0x00390170 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL    0x00390174 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL 0x00390178 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL       0x0039017c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL   0x00390180 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL      0x00390184 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL    0x00390188 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL 0x0039018c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE  0x00390190 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID       0x00390194 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1              0x00390198 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS            0x0039019c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL            0x003901a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG        0x003901a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4        0x003901a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX1_PIC_CTR                0x003901ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE           0x003901b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX1_REC_TIMER              0x003901b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE0             0x003901b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE1             0x003901bc /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE2             0x003901c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE2b            0x003901c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_STATE3             0x003901c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX1_REC_COUNT              0x003901cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL       0x003901d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX1_SC                     0x003901d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5        0x003901d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1             0x003901dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2             0x003901e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3             0x003901e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG       0x003901e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_MAGNITUDE 0x003901ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT 0x003901f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PCR          0x003901f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ATS          0x003901f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ADJ_ATS      0x003901fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR       0x00390200 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR        0x00390204 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR        0x00390208 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR         0x0039020c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR       0x00390210 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR  0x00390214 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL 0x00390218 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH           0x0039021c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS          0x00390220 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR       0x00390224 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR        0x00390228 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR        0x0039022c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR         0x00390230 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR       0x00390234 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR  0x00390238 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL 0x0039023c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH           0x00390240 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG        0x00390244 /* Context 2 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB        0x00390248 /* Context 2 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD        0x0039024c /* Context 2 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF        0x00390250 /* Context 2 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH        0x00390254 /* Context 2 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1        0x00390258 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2        0x0039025c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3        0x00390260 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES   0x00390264 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL       0x00390268 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL   0x0039026c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL      0x00390270 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL    0x00390274 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL 0x00390278 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL       0x0039027c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL   0x00390280 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL      0x00390284 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL    0x00390288 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL 0x0039028c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE  0x00390290 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID       0x00390294 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1              0x00390298 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS            0x0039029c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL            0x003902a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG        0x003902a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4        0x003902a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX2_PIC_CTR                0x003902ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE           0x003902b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX2_REC_TIMER              0x003902b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE0             0x003902b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE1             0x003902bc /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE2             0x003902c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE2b            0x003902c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_STATE3             0x003902c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX2_REC_COUNT              0x003902cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL       0x003902d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX2_SC                     0x003902d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5        0x003902d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1             0x003902dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2             0x003902e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3             0x003902e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG       0x003902e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_MAGNITUDE 0x003902ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT 0x003902f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PCR          0x003902f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ATS          0x003902f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ADJ_ATS      0x003902fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR       0x00390300 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR        0x00390304 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR        0x00390308 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR         0x0039030c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR       0x00390310 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR  0x00390314 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL 0x00390318 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH           0x0039031c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS          0x00390320 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR       0x00390324 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR        0x00390328 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR        0x0039032c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR         0x00390330 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR       0x00390334 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR  0x00390338 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL 0x0039033c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH           0x00390340 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG        0x00390344 /* Context 3 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB        0x00390348 /* Context 3 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD        0x0039034c /* Context 3 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF        0x00390350 /* Context 3 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH        0x00390354 /* Context 3 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1        0x00390358 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2        0x0039035c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3        0x00390360 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES   0x00390364 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL       0x00390368 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL   0x0039036c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL      0x00390370 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL    0x00390374 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL 0x00390378 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL       0x0039037c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL   0x00390380 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL      0x00390384 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL    0x00390388 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL 0x0039038c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE  0x00390390 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID       0x00390394 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1              0x00390398 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS            0x0039039c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL            0x003903a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG        0x003903a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4        0x003903a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX3_PIC_CTR                0x003903ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE           0x003903b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX3_REC_TIMER              0x003903b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE0             0x003903b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE1             0x003903bc /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE2             0x003903c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE2b            0x003903c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_STATE3             0x003903c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX3_REC_COUNT              0x003903cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL       0x003903d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX3_SC                     0x003903d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5        0x003903d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1             0x003903dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2             0x003903e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3             0x003903e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG       0x003903e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_MAGNITUDE 0x003903ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT 0x003903f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PCR          0x003903f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ATS          0x003903f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ADJ_ATS      0x003903fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR       0x00390400 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR        0x00390404 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR        0x00390408 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR         0x0039040c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR       0x00390410 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR  0x00390414 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL 0x00390418 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH           0x0039041c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS          0x00390420 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR       0x00390424 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR        0x00390428 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR        0x0039042c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR         0x00390430 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR       0x00390434 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR  0x00390438 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL 0x0039043c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH           0x00390440 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG        0x00390444 /* Context 4 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB        0x00390448 /* Context 4 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD        0x0039044c /* Context 4 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF        0x00390450 /* Context 4 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH        0x00390454 /* Context 4 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1        0x00390458 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2        0x0039045c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3        0x00390460 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES   0x00390464 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL       0x00390468 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL   0x0039046c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL      0x00390470 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL    0x00390474 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL 0x00390478 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL       0x0039047c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL   0x00390480 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL      0x00390484 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL    0x00390488 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL 0x0039048c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE  0x00390490 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID       0x00390494 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1              0x00390498 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS            0x0039049c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL            0x003904a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG        0x003904a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4        0x003904a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX4_PIC_CTR                0x003904ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE           0x003904b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX4_REC_TIMER              0x003904b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE0             0x003904b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE1             0x003904bc /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE2             0x003904c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE2b            0x003904c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_STATE3             0x003904c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX4_REC_COUNT              0x003904cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL       0x003904d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX4_SC                     0x003904d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5        0x003904d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1             0x003904dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2             0x003904e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3             0x003904e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG       0x003904e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_MAGNITUDE 0x003904ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT 0x003904f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PCR          0x003904f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ATS          0x003904f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ADJ_ATS      0x003904fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR       0x00390500 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR        0x00390504 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR        0x00390508 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR         0x0039050c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR       0x00390510 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR  0x00390514 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL 0x00390518 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH           0x0039051c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS          0x00390520 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR       0x00390524 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR        0x00390528 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR        0x0039052c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR         0x00390530 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR       0x00390534 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR  0x00390538 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL 0x0039053c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH           0x00390540 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG        0x00390544 /* Context 5 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB        0x00390548 /* Context 5 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD        0x0039054c /* Context 5 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF        0x00390550 /* Context 5 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH        0x00390554 /* Context 5 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1        0x00390558 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2        0x0039055c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3        0x00390560 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES   0x00390564 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL       0x00390568 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL   0x0039056c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL      0x00390570 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL    0x00390574 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL 0x00390578 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL       0x0039057c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL   0x00390580 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL      0x00390584 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL    0x00390588 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL 0x0039058c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE  0x00390590 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID       0x00390594 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1              0x00390598 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS            0x0039059c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL            0x003905a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG        0x003905a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4        0x003905a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX5_PIC_CTR                0x003905ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE           0x003905b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX5_REC_TIMER              0x003905b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE0             0x003905b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE1             0x003905bc /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE2             0x003905c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE2b            0x003905c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_STATE3             0x003905c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX5_REC_COUNT              0x003905cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL       0x003905d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX5_SC                     0x003905d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5        0x003905d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1             0x003905dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2             0x003905e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3             0x003905e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG       0x003905e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_MAGNITUDE 0x003905ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT 0x003905f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PCR          0x003905f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ATS          0x003905f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ADJ_ATS      0x003905fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR       0x00390600 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR        0x00390604 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR        0x00390608 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR         0x0039060c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR       0x00390610 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR  0x00390614 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL 0x00390618 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH           0x0039061c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS          0x00390620 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR       0x00390624 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR        0x00390628 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR        0x0039062c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR         0x00390630 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR       0x00390634 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR  0x00390638 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL 0x0039063c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH           0x00390640 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG        0x00390644 /* Context 6 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB        0x00390648 /* Context 6 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD        0x0039064c /* Context 6 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF        0x00390650 /* Context 6 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH        0x00390654 /* Context 6 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1        0x00390658 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2        0x0039065c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3        0x00390660 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES   0x00390664 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL       0x00390668 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL   0x0039066c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL      0x00390670 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL    0x00390674 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL 0x00390678 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL       0x0039067c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL   0x00390680 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL      0x00390684 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL    0x00390688 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL 0x0039068c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE  0x00390690 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID       0x00390694 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1              0x00390698 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS            0x0039069c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL            0x003906a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG        0x003906a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4        0x003906a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX6_PIC_CTR                0x003906ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE           0x003906b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX6_REC_TIMER              0x003906b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE0             0x003906b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE1             0x003906bc /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE2             0x003906c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE2b            0x003906c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_STATE3             0x003906c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX6_REC_COUNT              0x003906cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL       0x003906d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX6_SC                     0x003906d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5        0x003906d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1             0x003906dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2             0x003906e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3             0x003906e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG       0x003906e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_MAGNITUDE 0x003906ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT 0x003906f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PCR          0x003906f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ATS          0x003906f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ADJ_ATS      0x003906fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR       0x00390700 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR        0x00390704 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR        0x00390708 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR         0x0039070c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR       0x00390710 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR  0x00390714 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL 0x00390718 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH           0x0039071c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS          0x00390720 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR       0x00390724 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR        0x00390728 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR        0x0039072c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR         0x00390730 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR       0x00390734 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR  0x00390738 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL 0x0039073c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH           0x00390740 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG        0x00390744 /* Context 7 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB        0x00390748 /* Context 7 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD        0x0039074c /* Context 7 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF        0x00390750 /* Context 7 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH        0x00390754 /* Context 7 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1        0x00390758 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2        0x0039075c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3        0x00390760 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES   0x00390764 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL       0x00390768 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL   0x0039076c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL      0x00390770 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL    0x00390774 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL 0x00390778 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL       0x0039077c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL   0x00390780 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL      0x00390784 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL    0x00390788 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL 0x0039078c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE  0x00390790 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID       0x00390794 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1              0x00390798 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS            0x0039079c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL            0x003907a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG        0x003907a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4        0x003907a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX7_PIC_CTR                0x003907ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE           0x003907b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX7_REC_TIMER              0x003907b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE0             0x003907b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE1             0x003907bc /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE2             0x003907c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE2b            0x003907c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_STATE3             0x003907c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX7_REC_COUNT              0x003907cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL       0x003907d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX7_SC                     0x003907d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5        0x003907d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1             0x003907dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2             0x003907e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3             0x003907e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG       0x003907e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_MAGNITUDE 0x003907ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT 0x003907f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PCR          0x003907f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ATS          0x003907f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ADJ_ATS      0x003907fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR       0x00390800 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR        0x00390804 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR        0x00390808 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR         0x0039080c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR       0x00390810 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR  0x00390814 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL 0x00390818 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH           0x0039081c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS          0x00390820 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR       0x00390824 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR        0x00390828 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR        0x0039082c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR         0x00390830 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR       0x00390834 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR  0x00390838 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL 0x0039083c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH           0x00390840 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG        0x00390844 /* Context 8 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB        0x00390848 /* Context 8 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD        0x0039084c /* Context 8 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF        0x00390850 /* Context 8 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH        0x00390854 /* Context 8 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1        0x00390858 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2        0x0039085c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3        0x00390860 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES   0x00390864 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL       0x00390868 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL   0x0039086c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL      0x00390870 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL    0x00390874 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL 0x00390878 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL       0x0039087c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL   0x00390880 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL      0x00390884 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL    0x00390888 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL 0x0039088c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE  0x00390890 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID       0x00390894 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1              0x00390898 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS            0x0039089c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL            0x003908a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG        0x003908a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4        0x003908a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX8_PIC_CTR                0x003908ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE           0x003908b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX8_REC_TIMER              0x003908b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE0             0x003908b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE1             0x003908bc /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE2             0x003908c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE2b            0x003908c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_STATE3             0x003908c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX8_REC_COUNT              0x003908cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL       0x003908d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX8_SC                     0x003908d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5        0x003908d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1             0x003908dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2             0x003908e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3             0x003908e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG       0x003908e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_MAGNITUDE 0x003908ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT 0x003908f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PCR          0x003908f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ATS          0x003908f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ADJ_ATS      0x003908fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR       0x00390900 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR        0x00390904 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR        0x00390908 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR         0x0039090c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR       0x00390910 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR  0x00390914 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL 0x00390918 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH           0x0039091c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS          0x00390920 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR       0x00390924 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR        0x00390928 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR        0x0039092c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR         0x00390930 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR       0x00390934 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR  0x00390938 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL 0x0039093c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH           0x00390940 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG        0x00390944 /* Context 9 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB        0x00390948 /* Context 9 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD        0x0039094c /* Context 9 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF        0x00390950 /* Context 9 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH        0x00390954 /* Context 9 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1        0x00390958 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2        0x0039095c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3        0x00390960 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES   0x00390964 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL       0x00390968 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL   0x0039096c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL      0x00390970 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL    0x00390974 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL 0x00390978 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL       0x0039097c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL   0x00390980 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL      0x00390984 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL    0x00390988 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL 0x0039098c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE  0x00390990 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID       0x00390994 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1              0x00390998 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS            0x0039099c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL            0x003909a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG        0x003909a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4        0x003909a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX9_PIC_CTR                0x003909ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE           0x003909b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX9_REC_TIMER              0x003909b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE0             0x003909b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE1             0x003909bc /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE2             0x003909c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE2b            0x003909c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_STATE3             0x003909c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX9_REC_COUNT              0x003909cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL       0x003909d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX9_SC                     0x003909d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5        0x003909d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1             0x003909dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2             0x003909e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3             0x003909e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG       0x003909e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_MAGNITUDE 0x003909ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT 0x003909f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PCR          0x003909f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ATS          0x003909f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ADJ_ATS      0x003909fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR      0x00390a00 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR       0x00390a04 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR       0x00390a08 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR        0x00390a0c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR      0x00390a10 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR 0x00390a14 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL 0x00390a18 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH          0x00390a1c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS         0x00390a20 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR      0x00390a24 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR       0x00390a28 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR       0x00390a2c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR        0x00390a30 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR      0x00390a34 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR 0x00390a38 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL 0x00390a3c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH          0x00390a40 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG       0x00390a44 /* Context 10 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB       0x00390a48 /* Context 10 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD       0x00390a4c /* Context 10 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF       0x00390a50 /* Context 10 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH       0x00390a54 /* Context 10 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1       0x00390a58 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2       0x00390a5c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3       0x00390a60 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES  0x00390a64 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL      0x00390a68 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL  0x00390a6c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL     0x00390a70 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL   0x00390a74 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL 0x00390a78 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL      0x00390a7c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL  0x00390a80 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL     0x00390a84 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL   0x00390a88 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL 0x00390a8c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE 0x00390a90 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID      0x00390a94 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1             0x00390a98 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS           0x00390a9c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL           0x00390aa0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG       0x00390aa4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4       0x00390aa8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX10_PIC_CTR               0x00390aac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE          0x00390ab0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX10_REC_TIMER             0x00390ab4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE0            0x00390ab8 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE1            0x00390abc /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE2            0x00390ac0 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE2b           0x00390ac4 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_STATE3            0x00390ac8 /* Record State Register */
#define BCHP_XPT_RAVE_CX10_REC_COUNT             0x00390acc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL      0x00390ad0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX10_SC                    0x00390ad4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5       0x00390ad8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1            0x00390adc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2            0x00390ae0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3            0x00390ae4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG      0x00390ae8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_MAGNITUDE 0x00390aec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT 0x00390af0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PCR         0x00390af4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ATS         0x00390af8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ADJ_ATS     0x00390afc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR      0x00390b00 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR       0x00390b04 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR       0x00390b08 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR        0x00390b0c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR      0x00390b10 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR 0x00390b14 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL 0x00390b18 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH          0x00390b1c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS         0x00390b20 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR      0x00390b24 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR       0x00390b28 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR       0x00390b2c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR        0x00390b30 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR      0x00390b34 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR 0x00390b38 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL 0x00390b3c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH          0x00390b40 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG       0x00390b44 /* Context 11 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB       0x00390b48 /* Context 11 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD       0x00390b4c /* Context 11 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF       0x00390b50 /* Context 11 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH       0x00390b54 /* Context 11 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1       0x00390b58 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2       0x00390b5c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3       0x00390b60 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES  0x00390b64 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL      0x00390b68 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL  0x00390b6c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL     0x00390b70 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL   0x00390b74 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL 0x00390b78 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL      0x00390b7c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL  0x00390b80 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL     0x00390b84 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL   0x00390b88 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL 0x00390b8c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE 0x00390b90 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID      0x00390b94 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1             0x00390b98 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS           0x00390b9c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL           0x00390ba0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG       0x00390ba4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4       0x00390ba8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX11_PIC_CTR               0x00390bac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE          0x00390bb0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX11_REC_TIMER             0x00390bb4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE0            0x00390bb8 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE1            0x00390bbc /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE2            0x00390bc0 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE2b           0x00390bc4 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_STATE3            0x00390bc8 /* Record State Register */
#define BCHP_XPT_RAVE_CX11_REC_COUNT             0x00390bcc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL      0x00390bd0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX11_SC                    0x00390bd4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5       0x00390bd8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1            0x00390bdc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2            0x00390be0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3            0x00390be4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG      0x00390be8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_MAGNITUDE 0x00390bec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT 0x00390bf0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PCR         0x00390bf4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ATS         0x00390bf8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ADJ_ATS     0x00390bfc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR      0x00390c00 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR       0x00390c04 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR       0x00390c08 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR        0x00390c0c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR      0x00390c10 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR 0x00390c14 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL 0x00390c18 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH          0x00390c1c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS         0x00390c20 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR      0x00390c24 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR       0x00390c28 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR       0x00390c2c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR        0x00390c30 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR      0x00390c34 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR 0x00390c38 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL 0x00390c3c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH          0x00390c40 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG       0x00390c44 /* Context 12 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB       0x00390c48 /* Context 12 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD       0x00390c4c /* Context 12 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF       0x00390c50 /* Context 12 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH       0x00390c54 /* Context 12 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1       0x00390c58 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2       0x00390c5c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3       0x00390c60 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES  0x00390c64 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL      0x00390c68 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL  0x00390c6c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL     0x00390c70 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL   0x00390c74 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL 0x00390c78 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL      0x00390c7c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL  0x00390c80 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL     0x00390c84 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL   0x00390c88 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL 0x00390c8c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE 0x00390c90 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID      0x00390c94 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1             0x00390c98 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS           0x00390c9c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL           0x00390ca0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG       0x00390ca4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4       0x00390ca8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX12_PIC_CTR               0x00390cac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE          0x00390cb0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX12_REC_TIMER             0x00390cb4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE0            0x00390cb8 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE1            0x00390cbc /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE2            0x00390cc0 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE2b           0x00390cc4 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_STATE3            0x00390cc8 /* Record State Register */
#define BCHP_XPT_RAVE_CX12_REC_COUNT             0x00390ccc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL      0x00390cd0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX12_SC                    0x00390cd4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5       0x00390cd8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1            0x00390cdc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2            0x00390ce0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3            0x00390ce4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG      0x00390ce8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_MAGNITUDE 0x00390cec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT 0x00390cf0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PCR         0x00390cf4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ATS         0x00390cf8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ADJ_ATS     0x00390cfc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR      0x00390d00 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR       0x00390d04 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR       0x00390d08 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR        0x00390d0c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR      0x00390d10 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR 0x00390d14 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL 0x00390d18 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH          0x00390d1c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS         0x00390d20 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR      0x00390d24 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR       0x00390d28 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR       0x00390d2c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR        0x00390d30 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR      0x00390d34 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR 0x00390d38 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL 0x00390d3c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH          0x00390d40 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG       0x00390d44 /* Context 13 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB       0x00390d48 /* Context 13 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD       0x00390d4c /* Context 13 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF       0x00390d50 /* Context 13 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH       0x00390d54 /* Context 13 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1       0x00390d58 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2       0x00390d5c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3       0x00390d60 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES  0x00390d64 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL      0x00390d68 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL  0x00390d6c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL     0x00390d70 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL   0x00390d74 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL 0x00390d78 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL      0x00390d7c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL  0x00390d80 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL     0x00390d84 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL   0x00390d88 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL 0x00390d8c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE 0x00390d90 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID      0x00390d94 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1             0x00390d98 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS           0x00390d9c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL           0x00390da0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG       0x00390da4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4       0x00390da8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX13_PIC_CTR               0x00390dac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE          0x00390db0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX13_REC_TIMER             0x00390db4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE0            0x00390db8 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE1            0x00390dbc /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE2            0x00390dc0 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE2b           0x00390dc4 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_STATE3            0x00390dc8 /* Record State Register */
#define BCHP_XPT_RAVE_CX13_REC_COUNT             0x00390dcc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL      0x00390dd0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX13_SC                    0x00390dd4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5       0x00390dd8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1            0x00390ddc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2            0x00390de0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3            0x00390de4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG      0x00390de8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_MAGNITUDE 0x00390dec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT 0x00390df0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PCR         0x00390df4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ATS         0x00390df8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ADJ_ATS     0x00390dfc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR      0x00390e00 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR       0x00390e04 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR       0x00390e08 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR        0x00390e0c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR      0x00390e10 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR 0x00390e14 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL 0x00390e18 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH          0x00390e1c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS         0x00390e20 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR      0x00390e24 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR       0x00390e28 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR       0x00390e2c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR        0x00390e30 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR      0x00390e34 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR 0x00390e38 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL 0x00390e3c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH          0x00390e40 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG       0x00390e44 /* Context 14 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB       0x00390e48 /* Context 14 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD       0x00390e4c /* Context 14 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF       0x00390e50 /* Context 14 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH       0x00390e54 /* Context 14 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1       0x00390e58 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2       0x00390e5c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3       0x00390e60 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES  0x00390e64 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL      0x00390e68 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL  0x00390e6c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL     0x00390e70 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL   0x00390e74 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL 0x00390e78 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL      0x00390e7c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL  0x00390e80 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL     0x00390e84 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL   0x00390e88 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL 0x00390e8c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE 0x00390e90 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID      0x00390e94 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1             0x00390e98 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS           0x00390e9c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL           0x00390ea0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG       0x00390ea4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4       0x00390ea8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX14_PIC_CTR               0x00390eac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE          0x00390eb0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX14_REC_TIMER             0x00390eb4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE0            0x00390eb8 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE1            0x00390ebc /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE2            0x00390ec0 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE2b           0x00390ec4 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_STATE3            0x00390ec8 /* Record State Register */
#define BCHP_XPT_RAVE_CX14_REC_COUNT             0x00390ecc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL      0x00390ed0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX14_SC                    0x00390ed4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5       0x00390ed8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1            0x00390edc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2            0x00390ee0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3            0x00390ee4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG      0x00390ee8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_MAGNITUDE 0x00390eec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT 0x00390ef0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PCR         0x00390ef4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ATS         0x00390ef8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ADJ_ATS     0x00390efc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR      0x00390f00 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR       0x00390f04 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR       0x00390f08 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR        0x00390f0c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR      0x00390f10 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR 0x00390f14 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL 0x00390f18 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH          0x00390f1c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS         0x00390f20 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR      0x00390f24 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR       0x00390f28 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR       0x00390f2c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR        0x00390f30 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR      0x00390f34 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR 0x00390f38 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL 0x00390f3c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH          0x00390f40 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG       0x00390f44 /* Context 15 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB       0x00390f48 /* Context 15 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD       0x00390f4c /* Context 15 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF       0x00390f50 /* Context 15 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH       0x00390f54 /* Context 15 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1       0x00390f58 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2       0x00390f5c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3       0x00390f60 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES  0x00390f64 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL      0x00390f68 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL  0x00390f6c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL     0x00390f70 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL   0x00390f74 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL 0x00390f78 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL      0x00390f7c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL  0x00390f80 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL     0x00390f84 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL   0x00390f88 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL 0x00390f8c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE 0x00390f90 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID      0x00390f94 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1             0x00390f98 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS           0x00390f9c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL           0x00390fa0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG       0x00390fa4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4       0x00390fa8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX15_PIC_CTR               0x00390fac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE          0x00390fb0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX15_REC_TIMER             0x00390fb4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE0            0x00390fb8 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE1            0x00390fbc /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE2            0x00390fc0 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE2b           0x00390fc4 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_STATE3            0x00390fc8 /* Record State Register */
#define BCHP_XPT_RAVE_CX15_REC_COUNT             0x00390fcc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL      0x00390fd0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX15_SC                    0x00390fd4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5       0x00390fd8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1            0x00390fdc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2            0x00390fe0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3            0x00390fe4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG      0x00390fe8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_MAGNITUDE 0x00390fec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT 0x00390ff0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PCR         0x00390ff4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ATS         0x00390ff8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ADJ_ATS     0x00390ffc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR      0x00391000 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR       0x00391004 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR       0x00391008 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR        0x0039100c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR      0x00391010 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR 0x00391014 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL 0x00391018 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH          0x0039101c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS         0x00391020 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR      0x00391024 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR       0x00391028 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR       0x0039102c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR        0x00391030 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR      0x00391034 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR 0x00391038 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL 0x0039103c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH          0x00391040 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG       0x00391044 /* Context 16 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB       0x00391048 /* Context 16 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD       0x0039104c /* Context 16 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF       0x00391050 /* Context 16 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH       0x00391054 /* Context 16 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1       0x00391058 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2       0x0039105c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3       0x00391060 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES  0x00391064 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL      0x00391068 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL  0x0039106c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL     0x00391070 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL   0x00391074 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL 0x00391078 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL      0x0039107c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL  0x00391080 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL     0x00391084 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL   0x00391088 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL 0x0039108c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE 0x00391090 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID      0x00391094 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1             0x00391098 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS           0x0039109c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL           0x003910a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG       0x003910a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4       0x003910a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX16_PIC_CTR               0x003910ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE          0x003910b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX16_REC_TIMER             0x003910b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE0            0x003910b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE1            0x003910bc /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE2            0x003910c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE2b           0x003910c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_STATE3            0x003910c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX16_REC_COUNT             0x003910cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL      0x003910d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX16_SC                    0x003910d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5       0x003910d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1            0x003910dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2            0x003910e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3            0x003910e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG      0x003910e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_MAGNITUDE 0x003910ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT 0x003910f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PCR         0x003910f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ATS         0x003910f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ADJ_ATS     0x003910fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR      0x00391100 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR       0x00391104 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR       0x00391108 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR        0x0039110c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR      0x00391110 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR 0x00391114 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL 0x00391118 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH          0x0039111c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS         0x00391120 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR      0x00391124 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR       0x00391128 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR       0x0039112c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR        0x00391130 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR      0x00391134 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR 0x00391138 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL 0x0039113c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH          0x00391140 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG       0x00391144 /* Context 17 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB       0x00391148 /* Context 17 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD       0x0039114c /* Context 17 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF       0x00391150 /* Context 17 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH       0x00391154 /* Context 17 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1       0x00391158 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2       0x0039115c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3       0x00391160 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES  0x00391164 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL      0x00391168 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL  0x0039116c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL     0x00391170 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL   0x00391174 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL 0x00391178 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL      0x0039117c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL  0x00391180 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL     0x00391184 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL   0x00391188 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL 0x0039118c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE 0x00391190 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID      0x00391194 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1             0x00391198 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS           0x0039119c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL           0x003911a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG       0x003911a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4       0x003911a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX17_PIC_CTR               0x003911ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE          0x003911b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX17_REC_TIMER             0x003911b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE0            0x003911b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE1            0x003911bc /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE2            0x003911c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE2b           0x003911c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_STATE3            0x003911c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX17_REC_COUNT             0x003911cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL      0x003911d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX17_SC                    0x003911d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5       0x003911d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1            0x003911dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2            0x003911e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3            0x003911e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG      0x003911e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_MAGNITUDE 0x003911ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT 0x003911f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PCR         0x003911f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ATS         0x003911f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ADJ_ATS     0x003911fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR      0x00391200 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR       0x00391204 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR       0x00391208 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR        0x0039120c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR      0x00391210 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR 0x00391214 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL 0x00391218 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH          0x0039121c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS         0x00391220 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR      0x00391224 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR       0x00391228 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR       0x0039122c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR        0x00391230 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR      0x00391234 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR 0x00391238 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL 0x0039123c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH          0x00391240 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG       0x00391244 /* Context 18 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB       0x00391248 /* Context 18 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD       0x0039124c /* Context 18 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF       0x00391250 /* Context 18 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH       0x00391254 /* Context 18 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1       0x00391258 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2       0x0039125c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3       0x00391260 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES  0x00391264 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL      0x00391268 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL  0x0039126c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL     0x00391270 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL   0x00391274 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL 0x00391278 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL      0x0039127c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL  0x00391280 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL     0x00391284 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL   0x00391288 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL 0x0039128c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE 0x00391290 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID      0x00391294 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1             0x00391298 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS           0x0039129c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL           0x003912a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG       0x003912a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4       0x003912a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX18_PIC_CTR               0x003912ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE          0x003912b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX18_REC_TIMER             0x003912b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE0            0x003912b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE1            0x003912bc /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE2            0x003912c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE2b           0x003912c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_STATE3            0x003912c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX18_REC_COUNT             0x003912cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL      0x003912d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX18_SC                    0x003912d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5       0x003912d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1            0x003912dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2            0x003912e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3            0x003912e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG      0x003912e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_MAGNITUDE 0x003912ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT 0x003912f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PCR         0x003912f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ATS         0x003912f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ADJ_ATS     0x003912fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR      0x00391300 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR       0x00391304 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR       0x00391308 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR        0x0039130c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR      0x00391310 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR 0x00391314 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL 0x00391318 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH          0x0039131c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS         0x00391320 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR      0x00391324 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR       0x00391328 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR       0x0039132c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR        0x00391330 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR      0x00391334 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR 0x00391338 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL 0x0039133c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH          0x00391340 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG       0x00391344 /* Context 19 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB       0x00391348 /* Context 19 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD       0x0039134c /* Context 19 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF       0x00391350 /* Context 19 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH       0x00391354 /* Context 19 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1       0x00391358 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2       0x0039135c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3       0x00391360 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES  0x00391364 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL      0x00391368 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL  0x0039136c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL     0x00391370 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL   0x00391374 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL 0x00391378 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL      0x0039137c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL  0x00391380 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL     0x00391384 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL   0x00391388 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL 0x0039138c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE 0x00391390 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID      0x00391394 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1             0x00391398 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS           0x0039139c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL           0x003913a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG       0x003913a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4       0x003913a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX19_PIC_CTR               0x003913ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE          0x003913b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX19_REC_TIMER             0x003913b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE0            0x003913b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE1            0x003913bc /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE2            0x003913c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE2b           0x003913c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_STATE3            0x003913c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX19_REC_COUNT             0x003913cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL      0x003913d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX19_SC                    0x003913d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5       0x003913d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1            0x003913dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2            0x003913e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3            0x003913e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG      0x003913e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_MAGNITUDE 0x003913ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT 0x003913f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PCR         0x003913f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ATS         0x003913f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ADJ_ATS     0x003913fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR      0x00391400 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR       0x00391404 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR       0x00391408 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR        0x0039140c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR      0x00391410 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR 0x00391414 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL 0x00391418 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH          0x0039141c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS         0x00391420 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR      0x00391424 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR       0x00391428 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR       0x0039142c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR        0x00391430 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR      0x00391434 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR 0x00391438 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL 0x0039143c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH          0x00391440 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG       0x00391444 /* Context 20 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB       0x00391448 /* Context 20 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD       0x0039144c /* Context 20 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF       0x00391450 /* Context 20 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH       0x00391454 /* Context 20 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1       0x00391458 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2       0x0039145c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3       0x00391460 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES  0x00391464 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL      0x00391468 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL  0x0039146c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL     0x00391470 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL   0x00391474 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL 0x00391478 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL      0x0039147c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL  0x00391480 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL     0x00391484 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL   0x00391488 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL 0x0039148c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE 0x00391490 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID      0x00391494 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1             0x00391498 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS           0x0039149c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL           0x003914a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG       0x003914a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4       0x003914a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX20_PIC_CTR               0x003914ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE          0x003914b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX20_REC_TIMER             0x003914b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE0            0x003914b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE1            0x003914bc /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE2            0x003914c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE2b           0x003914c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_STATE3            0x003914c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX20_REC_COUNT             0x003914cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL      0x003914d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX20_SC                    0x003914d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5       0x003914d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1            0x003914dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2            0x003914e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3            0x003914e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG      0x003914e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_MAGNITUDE 0x003914ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT 0x003914f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PCR         0x003914f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ATS         0x003914f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ADJ_ATS     0x003914fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR      0x00391500 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR       0x00391504 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR       0x00391508 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR        0x0039150c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR      0x00391510 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR 0x00391514 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL 0x00391518 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH          0x0039151c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS         0x00391520 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR      0x00391524 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR       0x00391528 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR       0x0039152c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR        0x00391530 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR      0x00391534 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR 0x00391538 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL 0x0039153c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH          0x00391540 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG       0x00391544 /* Context 21 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB       0x00391548 /* Context 21 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD       0x0039154c /* Context 21 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF       0x00391550 /* Context 21 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH       0x00391554 /* Context 21 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1       0x00391558 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2       0x0039155c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3       0x00391560 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES  0x00391564 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL      0x00391568 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL  0x0039156c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL     0x00391570 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL   0x00391574 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL 0x00391578 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL      0x0039157c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL  0x00391580 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL     0x00391584 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL   0x00391588 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL 0x0039158c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE 0x00391590 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID      0x00391594 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1             0x00391598 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS           0x0039159c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL           0x003915a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG       0x003915a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4       0x003915a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX21_PIC_CTR               0x003915ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE          0x003915b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX21_REC_TIMER             0x003915b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE0            0x003915b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE1            0x003915bc /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE2            0x003915c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE2b           0x003915c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_STATE3            0x003915c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX21_REC_COUNT             0x003915cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL      0x003915d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX21_SC                    0x003915d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5       0x003915d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1            0x003915dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2            0x003915e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3            0x003915e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG      0x003915e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_MAGNITUDE 0x003915ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT 0x003915f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PCR         0x003915f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ATS         0x003915f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ADJ_ATS     0x003915fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR      0x00391600 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR       0x00391604 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR       0x00391608 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR        0x0039160c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR      0x00391610 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR 0x00391614 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL 0x00391618 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH          0x0039161c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS         0x00391620 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR      0x00391624 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR       0x00391628 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR       0x0039162c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR        0x00391630 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR      0x00391634 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR 0x00391638 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL 0x0039163c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH          0x00391640 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG       0x00391644 /* Context 22 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB       0x00391648 /* Context 22 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD       0x0039164c /* Context 22 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF       0x00391650 /* Context 22 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH       0x00391654 /* Context 22 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1       0x00391658 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2       0x0039165c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3       0x00391660 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES  0x00391664 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL      0x00391668 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL  0x0039166c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL     0x00391670 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL   0x00391674 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL 0x00391678 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL      0x0039167c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL  0x00391680 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL     0x00391684 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL   0x00391688 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL 0x0039168c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE 0x00391690 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID      0x00391694 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1             0x00391698 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS           0x0039169c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL           0x003916a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG       0x003916a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4       0x003916a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX22_PIC_CTR               0x003916ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE          0x003916b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX22_REC_TIMER             0x003916b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE0            0x003916b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE1            0x003916bc /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE2            0x003916c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE2b           0x003916c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_STATE3            0x003916c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX22_REC_COUNT             0x003916cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL      0x003916d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX22_SC                    0x003916d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5       0x003916d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1            0x003916dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2            0x003916e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3            0x003916e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG      0x003916e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_MAGNITUDE 0x003916ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT 0x003916f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PCR         0x003916f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ATS         0x003916f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ADJ_ATS     0x003916fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR      0x00391700 /* Context CDB Write Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR       0x00391704 /* Context CDB Read Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR       0x00391708 /* Context CDB Base Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR        0x0039170c /* Context CDB End Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR      0x00391710 /* Context CDB Valid Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR 0x00391714 /* Context CDB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL 0x00391718 /* Context CDB Watermark Level */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH          0x0039171c /* Context CDB Depth */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS         0x00391720 /* Context Thresholds */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR      0x00391724 /* Context ITB Write Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR       0x00391728 /* Context ITB Read Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR       0x0039172c /* Context ITB Base Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR        0x00391730 /* Context ITB End Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR      0x00391734 /* Context ITB Valid Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR 0x00391738 /* Context ITB Wraparound Pointer */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL 0x0039173c /* Context ITB Watermark Level */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH          0x00391740 /* Context ITB Depth */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG       0x00391744 /* Context 23 Miscellaneous Config */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB       0x00391748 /* Context 23 SCD map PIDS A and B */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD       0x0039174c /* Context 23 SCD map PIDS C and D */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF       0x00391750 /* Context 23 SCD map PIDS E and F */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH       0x00391754 /* Context 23 SCD map PIDS G and H */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1       0x00391758 /* Context Miscellaneous Config 1 Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2       0x0039175c /* Context Miscellaneous Config 2 Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3       0x00391760 /* Context Miscellaneous Config 3 Register */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES  0x00391764 /* Context Interrupt Enables */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL      0x00391768 /* Context Comparator 1 Control Register */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL  0x0039176c /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL     0x00391770 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL   0x00391774 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL 0x00391778 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL      0x0039177c /* Context Comparator 2 Control Register */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL  0x00391780 /* Context Comparator 2 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL     0x00391784 /* Context Comparator 2 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL   0x00391788 /* Context Comparator 1 32-bit compare value */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL 0x0039178c /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE 0x00391790 /* Context Comparator 1 32-bit mask value */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID      0x00391794 /* Context PID and Stream ID Filter Value */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1             0x00391798 /* Record Control Register 1 */
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS           0x0039179c /* Record Initial Timestamp Value Register */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL           0x003917a0 /* Record Timestamp Control Register */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG       0x003917a4 /* Record Time Configuration Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4       0x003917a8 /* Context Miscellaneous Config 4 Register */
#define BCHP_XPT_RAVE_CX23_PIC_CTR               0x003917ac /* Picture Counter register */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE          0x003917b0 /* Picture Counter Mode Register */
#define BCHP_XPT_RAVE_CX23_REC_TIMER             0x003917b4 /* Record Timer Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE0            0x003917b8 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE1            0x003917bc /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE2            0x003917c0 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE2b           0x003917c4 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_STATE3            0x003917c8 /* Record State Register */
#define BCHP_XPT_RAVE_CX23_REC_COUNT             0x003917cc /* Record Packet Count Register */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL      0x003917d0 /* Picture Counter Increment/Decrement/Reset Control Register */
#define BCHP_XPT_RAVE_CX23_SC                    0x003917d4 /* Scrambling Control Monitor Register */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5       0x003917d8 /* Context Miscellaneous Config 5 Register */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1            0x003917dc /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2            0x003917e0 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3            0x003917e4 /* Reserved Rave Register for future use */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG      0x003917e8 /* Config register for ATS OFFSET feature */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_MAGNITUDE 0x003917ec /* 32 bit magnitude of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT 0x003917f0 /* Sign bit of the 33 bit signed ATS offset */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PCR         0x003917f4 /* PCR value of the last PCR packet */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ATS         0x003917f8 /* ATS of the last packet carrying PCR */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ADJ_ATS     0x003917fc /* Adjusted ATS of the last packet */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG       0x00391800 /* SCD 0 Misc Config Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0       0x00391804 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1       0x00391808 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2       0x0039180c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3       0x00391810 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4       0x00391814 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5       0x00391818 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6       0x0039181c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7       0x00391820 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8       0x00391824 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9       0x00391828 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10      0x0039182c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11      0x00391830 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0   0x00391834 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0        0x00391838 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1        0x0039183c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2        0x00391840 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3        0x00391844 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT      0x00391848 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0    0x0039184c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1    0x00391850 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0            0x00391854 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1            0x00391858 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2            0x0039185c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3            0x00391860 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4            0x00391864 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5            0x00391868 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0       0x0039186c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1       0x00391870 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2       0x00391874 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3       0x00391878 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG       0x0039187c /* SCD 1 Misc Config Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0       0x00391880 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1       0x00391884 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2       0x00391888 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3       0x0039188c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4       0x00391890 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5       0x00391894 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6       0x00391898 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7       0x0039189c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8       0x003918a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9       0x003918a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10      0x003918a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11      0x003918ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0   0x003918b0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0        0x003918b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1        0x003918b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2        0x003918bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3        0x003918c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT      0x003918c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0    0x003918c8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1    0x003918cc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0            0x003918d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1            0x003918d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2            0x003918d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3            0x003918dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4            0x003918e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5            0x003918e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0       0x003918e8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1       0x003918ec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2       0x003918f0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3       0x003918f4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG       0x003918f8 /* SCD 2 Misc Config Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0       0x003918fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1       0x00391900 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2       0x00391904 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3       0x00391908 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4       0x0039190c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5       0x00391910 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6       0x00391914 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7       0x00391918 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8       0x0039191c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9       0x00391920 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10      0x00391924 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11      0x00391928 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0   0x0039192c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0        0x00391930 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1        0x00391934 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2        0x00391938 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3        0x0039193c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT      0x00391940 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0    0x00391944 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1    0x00391948 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0            0x0039194c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1            0x00391950 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2            0x00391954 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3            0x00391958 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4            0x0039195c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5            0x00391960 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0       0x00391964 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1       0x00391968 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2       0x0039196c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3       0x00391970 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG       0x00391974 /* SCD 3 Misc Config Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0       0x00391978 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1       0x0039197c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2       0x00391980 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3       0x00391984 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4       0x00391988 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5       0x0039198c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6       0x00391990 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7       0x00391994 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8       0x00391998 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9       0x0039199c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10      0x003919a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11      0x003919a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0   0x003919a8 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0        0x003919ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1        0x003919b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2        0x003919b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3        0x003919b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT      0x003919bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0    0x003919c0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1    0x003919c4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0            0x003919c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1            0x003919cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2            0x003919d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3            0x003919d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4            0x003919d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5            0x003919dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0       0x003919e0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1       0x003919e4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2       0x003919e8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3       0x003919ec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG       0x003919f0 /* SCD 4 Misc Config Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0       0x003919f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1       0x003919f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2       0x003919fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3       0x00391a00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4       0x00391a04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5       0x00391a08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6       0x00391a0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7       0x00391a10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8       0x00391a14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9       0x00391a18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10      0x00391a1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11      0x00391a20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0   0x00391a24 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0        0x00391a28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1        0x00391a2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2        0x00391a30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3        0x00391a34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT      0x00391a38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0    0x00391a3c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1    0x00391a40 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0            0x00391a44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1            0x00391a48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2            0x00391a4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3            0x00391a50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4            0x00391a54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5            0x00391a58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0       0x00391a5c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1       0x00391a60 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2       0x00391a64 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3       0x00391a68 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG       0x00391a6c /* SCD 5 Misc Config Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0       0x00391a70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1       0x00391a74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2       0x00391a78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3       0x00391a7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4       0x00391a80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5       0x00391a84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6       0x00391a88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7       0x00391a8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8       0x00391a90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9       0x00391a94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10      0x00391a98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11      0x00391a9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0   0x00391aa0 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0        0x00391aa4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1        0x00391aa8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2        0x00391aac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3        0x00391ab0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT      0x00391ab4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0    0x00391ab8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1    0x00391abc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0            0x00391ac0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1            0x00391ac4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2            0x00391ac8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3            0x00391acc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4            0x00391ad0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5            0x00391ad4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0       0x00391ad8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1       0x00391adc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2       0x00391ae0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3       0x00391ae4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG       0x00391ae8 /* SCD 6 Misc Config Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0       0x00391aec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1       0x00391af0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2       0x00391af4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3       0x00391af8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4       0x00391afc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5       0x00391b00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6       0x00391b04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7       0x00391b08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8       0x00391b0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9       0x00391b10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10      0x00391b14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11      0x00391b18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0   0x00391b1c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0        0x00391b20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1        0x00391b24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2        0x00391b28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3        0x00391b2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT      0x00391b30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0    0x00391b34 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1    0x00391b38 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0            0x00391b3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1            0x00391b40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2            0x00391b44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3            0x00391b48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4            0x00391b4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5            0x00391b50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0       0x00391b54 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1       0x00391b58 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2       0x00391b5c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3       0x00391b60 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG       0x00391b64 /* SCD 7 Misc Config Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0       0x00391b68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1       0x00391b6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2       0x00391b70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3       0x00391b74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4       0x00391b78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5       0x00391b7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6       0x00391b80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7       0x00391b84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8       0x00391b88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9       0x00391b8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10      0x00391b90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11      0x00391b94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0   0x00391b98 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0        0x00391b9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1        0x00391ba0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2        0x00391ba4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3        0x00391ba8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT      0x00391bac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0    0x00391bb0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1    0x00391bb4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0            0x00391bb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1            0x00391bbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2            0x00391bc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3            0x00391bc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4            0x00391bc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5            0x00391bcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0       0x00391bd0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1       0x00391bd4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2       0x00391bd8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3       0x00391bdc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG       0x00391be0 /* SCD 8 Misc Config Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0       0x00391be4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1       0x00391be8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2       0x00391bec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3       0x00391bf0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4       0x00391bf4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5       0x00391bf8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6       0x00391bfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7       0x00391c00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8       0x00391c04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9       0x00391c08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10      0x00391c0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11      0x00391c10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0   0x00391c14 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0        0x00391c18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1        0x00391c1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2        0x00391c20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3        0x00391c24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT      0x00391c28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0    0x00391c2c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1    0x00391c30 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0            0x00391c34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1            0x00391c38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2            0x00391c3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3            0x00391c40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4            0x00391c44 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5            0x00391c48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0       0x00391c4c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1       0x00391c50 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2       0x00391c54 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3       0x00391c58 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG       0x00391c5c /* SCD 9 Misc Config Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0       0x00391c60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1       0x00391c64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2       0x00391c68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3       0x00391c6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4       0x00391c70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5       0x00391c74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6       0x00391c78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7       0x00391c7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8       0x00391c80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9       0x00391c84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10      0x00391c88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11      0x00391c8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0   0x00391c90 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0        0x00391c94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1        0x00391c98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2        0x00391c9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3        0x00391ca0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT      0x00391ca4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0    0x00391ca8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1    0x00391cac /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0            0x00391cb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1            0x00391cb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2            0x00391cb8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3            0x00391cbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4            0x00391cc0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5            0x00391cc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0       0x00391cc8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1       0x00391ccc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2       0x00391cd0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3       0x00391cd4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG      0x00391cd8 /* SCD 10 Misc Config Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0      0x00391cdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1      0x00391ce0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2      0x00391ce4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3      0x00391ce8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4      0x00391cec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5      0x00391cf0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6      0x00391cf4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7      0x00391cf8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8      0x00391cfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9      0x00391d00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10     0x00391d04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11     0x00391d08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0  0x00391d0c /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0       0x00391d10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1       0x00391d14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2       0x00391d18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3       0x00391d1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT     0x00391d20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0   0x00391d24 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1   0x00391d28 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0           0x00391d2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1           0x00391d30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2           0x00391d34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3           0x00391d38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4           0x00391d3c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5           0x00391d40 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0      0x00391d44 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1      0x00391d48 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2      0x00391d4c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3      0x00391d50 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG      0x00391d54 /* SCD 11 Misc Config Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0      0x00391d58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1      0x00391d5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2      0x00391d60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3      0x00391d64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4      0x00391d68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5      0x00391d6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6      0x00391d70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7      0x00391d74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8      0x00391d78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9      0x00391d7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10     0x00391d80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11     0x00391d84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0  0x00391d88 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0       0x00391d8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1       0x00391d90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2       0x00391d94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3       0x00391d98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT     0x00391d9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0   0x00391da0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1   0x00391da4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0           0x00391da8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1           0x00391dac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2           0x00391db0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3           0x00391db4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4           0x00391db8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5           0x00391dbc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0      0x00391dc0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1      0x00391dc4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2      0x00391dc8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3      0x00391dcc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG      0x00391dd0 /* SCD 12 Misc Config Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0      0x00391dd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1      0x00391dd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2      0x00391ddc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3      0x00391de0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4      0x00391de4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5      0x00391de8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6      0x00391dec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7      0x00391df0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8      0x00391df4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9      0x00391df8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10     0x00391dfc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11     0x00391e00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0  0x00391e04 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0       0x00391e08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1       0x00391e0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2       0x00391e10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3       0x00391e14 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT     0x00391e18 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0   0x00391e1c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1   0x00391e20 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0           0x00391e24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1           0x00391e28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2           0x00391e2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3           0x00391e30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4           0x00391e34 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5           0x00391e38 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0      0x00391e3c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1      0x00391e40 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2      0x00391e44 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3      0x00391e48 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG      0x00391e4c /* SCD 13 Misc Config Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0      0x00391e50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1      0x00391e54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2      0x00391e58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3      0x00391e5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4      0x00391e60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5      0x00391e64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6      0x00391e68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7      0x00391e6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8      0x00391e70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9      0x00391e74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10     0x00391e78 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11     0x00391e7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0  0x00391e80 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0       0x00391e84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1       0x00391e88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2       0x00391e8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3       0x00391e90 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT     0x00391e94 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0   0x00391e98 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1   0x00391e9c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0           0x00391ea0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1           0x00391ea4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2           0x00391ea8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3           0x00391eac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4           0x00391eb0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5           0x00391eb4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0      0x00391eb8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1      0x00391ebc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2      0x00391ec0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3      0x00391ec4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG      0x00391ec8 /* SCD 14 Misc Config Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0      0x00391ecc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1      0x00391ed0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2      0x00391ed4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3      0x00391ed8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4      0x00391edc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5      0x00391ee0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6      0x00391ee4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7      0x00391ee8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8      0x00391eec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9      0x00391ef0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10     0x00391ef4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11     0x00391ef8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0  0x00391efc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0       0x00391f00 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1       0x00391f04 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2       0x00391f08 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3       0x00391f0c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT     0x00391f10 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0   0x00391f14 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1   0x00391f18 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0           0x00391f1c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1           0x00391f20 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2           0x00391f24 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3           0x00391f28 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4           0x00391f2c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5           0x00391f30 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0      0x00391f34 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1      0x00391f38 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2      0x00391f3c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3      0x00391f40 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG      0x00391f44 /* SCD 15 Misc Config Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0      0x00391f48 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1      0x00391f4c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2      0x00391f50 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3      0x00391f54 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4      0x00391f58 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5      0x00391f5c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6      0x00391f60 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7      0x00391f64 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8      0x00391f68 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9      0x00391f6c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10     0x00391f70 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11     0x00391f74 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0  0x00391f78 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0       0x00391f7c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1       0x00391f80 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2       0x00391f84 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3       0x00391f88 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT     0x00391f8c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0   0x00391f90 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1   0x00391f94 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0           0x00391f98 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1           0x00391f9c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2           0x00391fa0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3           0x00391fa4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4           0x00391fa8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5           0x00391fac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0      0x00391fb0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1      0x00391fb4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2      0x00391fb8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3      0x00391fbc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG      0x00391fc0 /* SCD 16 Misc Config Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0      0x00391fc4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1      0x00391fc8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2      0x00391fcc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3      0x00391fd0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4      0x00391fd4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5      0x00391fd8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6      0x00391fdc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7      0x00391fe0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8      0x00391fe4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9      0x00391fe8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10     0x00391fec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11     0x00391ff0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0  0x00391ff4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0       0x00391ff8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1       0x00391ffc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2       0x00392000 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3       0x00392004 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT     0x00392008 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0   0x0039200c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1   0x00392010 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0           0x00392014 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1           0x00392018 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2           0x0039201c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3           0x00392020 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4           0x00392024 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5           0x00392028 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0      0x0039202c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1      0x00392030 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2      0x00392034 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3      0x00392038 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG      0x0039203c /* SCD 17 Misc Config Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0      0x00392040 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1      0x00392044 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2      0x00392048 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3      0x0039204c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4      0x00392050 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5      0x00392054 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6      0x00392058 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7      0x0039205c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8      0x00392060 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9      0x00392064 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10     0x00392068 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11     0x0039206c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0  0x00392070 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0       0x00392074 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1       0x00392078 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2       0x0039207c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3       0x00392080 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT     0x00392084 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0   0x00392088 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1   0x0039208c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0           0x00392090 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1           0x00392094 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2           0x00392098 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3           0x0039209c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4           0x003920a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5           0x003920a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0      0x003920a8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1      0x003920ac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2      0x003920b0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3      0x003920b4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG      0x003920b8 /* SCD 18 Misc Config Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0      0x003920bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1      0x003920c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2      0x003920c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3      0x003920c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4      0x003920cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5      0x003920d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6      0x003920d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7      0x003920d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8      0x003920dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9      0x003920e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10     0x003920e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11     0x003920e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0  0x003920ec /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0       0x003920f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1       0x003920f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2       0x003920f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3       0x003920fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT     0x00392100 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0   0x00392104 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1   0x00392108 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0           0x0039210c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1           0x00392110 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2           0x00392114 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3           0x00392118 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4           0x0039211c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5           0x00392120 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0      0x00392124 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1      0x00392128 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2      0x0039212c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3      0x00392130 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG      0x00392134 /* SCD 19 Misc Config Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0      0x00392138 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1      0x0039213c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2      0x00392140 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3      0x00392144 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4      0x00392148 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5      0x0039214c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6      0x00392150 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7      0x00392154 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8      0x00392158 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9      0x0039215c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10     0x00392160 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11     0x00392164 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0  0x00392168 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0       0x0039216c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1       0x00392170 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2       0x00392174 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3       0x00392178 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT     0x0039217c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0   0x00392180 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1   0x00392184 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0           0x00392188 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1           0x0039218c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2           0x00392190 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3           0x00392194 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4           0x00392198 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5           0x0039219c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0      0x003921a0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1      0x003921a4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2      0x003921a8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3      0x003921ac /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG      0x003921b0 /* SCD 20 Misc Config Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0      0x003921b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1      0x003921b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2      0x003921bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3      0x003921c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4      0x003921c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5      0x003921c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6      0x003921cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7      0x003921d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8      0x003921d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9      0x003921d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10     0x003921dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11     0x003921e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0  0x003921e4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0       0x003921e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1       0x003921ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2       0x003921f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3       0x003921f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT     0x003921f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0   0x003921fc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1   0x00392200 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0           0x00392204 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1           0x00392208 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2           0x0039220c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3           0x00392210 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4           0x00392214 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5           0x00392218 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0      0x0039221c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1      0x00392220 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2      0x00392224 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3      0x00392228 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG      0x0039222c /* SCD 21 Misc Config Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0      0x00392230 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1      0x00392234 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2      0x00392238 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3      0x0039223c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4      0x00392240 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5      0x00392244 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6      0x00392248 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7      0x0039224c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8      0x00392250 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9      0x00392254 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10     0x00392258 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11     0x0039225c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0  0x00392260 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0       0x00392264 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1       0x00392268 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2       0x0039226c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3       0x00392270 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT     0x00392274 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0   0x00392278 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1   0x0039227c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0           0x00392280 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1           0x00392284 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2           0x00392288 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3           0x0039228c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4           0x00392290 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5           0x00392294 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0      0x00392298 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1      0x0039229c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2      0x003922a0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3      0x003922a4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG      0x003922a8 /* SCD 22 Misc Config Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0      0x003922ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1      0x003922b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2      0x003922b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3      0x003922b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4      0x003922bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5      0x003922c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6      0x003922c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7      0x003922c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8      0x003922cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9      0x003922d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10     0x003922d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11     0x003922d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0  0x003922dc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0       0x003922e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1       0x003922e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2       0x003922e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3       0x003922ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT     0x003922f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0   0x003922f4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1   0x003922f8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0           0x003922fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1           0x00392300 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2           0x00392304 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3           0x00392308 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4           0x0039230c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5           0x00392310 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0      0x00392314 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1      0x00392318 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2      0x0039231c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3      0x00392320 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG      0x00392324 /* SCD 23 Misc Config Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0      0x00392328 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1      0x0039232c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2      0x00392330 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3      0x00392334 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4      0x00392338 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5      0x0039233c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6      0x00392340 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7      0x00392344 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8      0x00392348 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9      0x0039234c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10     0x00392350 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11     0x00392354 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0  0x00392358 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0       0x0039235c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1       0x00392360 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2       0x00392364 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3       0x00392368 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT     0x0039236c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0   0x00392370 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1   0x00392374 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0           0x00392378 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1           0x0039237c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2           0x00392380 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3           0x00392384 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4           0x00392388 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5           0x0039238c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0      0x00392390 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1      0x00392394 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2      0x00392398 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3      0x0039239c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG      0x003923a0 /* SCD 24 Misc Config Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0      0x003923a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1      0x003923a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2      0x003923ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3      0x003923b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4      0x003923b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5      0x003923b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6      0x003923bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7      0x003923c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8      0x003923c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9      0x003923c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10     0x003923cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11     0x003923d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0  0x003923d4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0       0x003923d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1       0x003923dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2       0x003923e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3       0x003923e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT     0x003923e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0   0x003923ec /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1   0x003923f0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0           0x003923f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1           0x003923f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2           0x003923fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3           0x00392400 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4           0x00392404 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5           0x00392408 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0      0x0039240c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1      0x00392410 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2      0x00392414 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3      0x00392418 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG      0x0039241c /* SCD 25 Misc Config Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0      0x00392420 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1      0x00392424 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2      0x00392428 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3      0x0039242c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4      0x00392430 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5      0x00392434 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6      0x00392438 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7      0x0039243c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8      0x00392440 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9      0x00392444 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10     0x00392448 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11     0x0039244c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0  0x00392450 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0       0x00392454 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1       0x00392458 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2       0x0039245c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3       0x00392460 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT     0x00392464 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0   0x00392468 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1   0x0039246c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0           0x00392470 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1           0x00392474 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2           0x00392478 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3           0x0039247c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4           0x00392480 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5           0x00392484 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0      0x00392488 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1      0x0039248c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2      0x00392490 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3      0x00392494 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG      0x00392498 /* SCD 26 Misc Config Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0      0x0039249c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1      0x003924a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2      0x003924a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3      0x003924a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4      0x003924ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5      0x003924b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6      0x003924b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7      0x003924b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8      0x003924bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9      0x003924c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10     0x003924c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11     0x003924c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0  0x003924cc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0       0x003924d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1       0x003924d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2       0x003924d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3       0x003924dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT     0x003924e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0   0x003924e4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1   0x003924e8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0           0x003924ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1           0x003924f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2           0x003924f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3           0x003924f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4           0x003924fc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5           0x00392500 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0      0x00392504 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1      0x00392508 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2      0x0039250c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3      0x00392510 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG      0x00392514 /* SCD 27 Misc Config Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0      0x00392518 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1      0x0039251c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2      0x00392520 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3      0x00392524 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4      0x00392528 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5      0x0039252c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6      0x00392530 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7      0x00392534 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8      0x00392538 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9      0x0039253c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10     0x00392540 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11     0x00392544 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0  0x00392548 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0       0x0039254c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1       0x00392550 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2       0x00392554 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3       0x00392558 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT     0x0039255c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0   0x00392560 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1   0x00392564 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0           0x00392568 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1           0x0039256c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2           0x00392570 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3           0x00392574 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4           0x00392578 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5           0x0039257c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0      0x00392580 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1      0x00392584 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2      0x00392588 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3      0x0039258c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG      0x00392590 /* SCD 28 Misc Config Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0      0x00392594 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1      0x00392598 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2      0x0039259c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3      0x003925a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4      0x003925a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5      0x003925a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6      0x003925ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7      0x003925b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8      0x003925b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9      0x003925b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10     0x003925bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11     0x003925c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0  0x003925c4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0       0x003925c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1       0x003925cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2       0x003925d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3       0x003925d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT     0x003925d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0   0x003925dc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1   0x003925e0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0           0x003925e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1           0x003925e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2           0x003925ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3           0x003925f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4           0x003925f4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5           0x003925f8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0      0x003925fc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1      0x00392600 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2      0x00392604 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3      0x00392608 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG      0x0039260c /* SCD 29 Misc Config Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0      0x00392610 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1      0x00392614 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2      0x00392618 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3      0x0039261c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4      0x00392620 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5      0x00392624 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6      0x00392628 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7      0x0039262c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8      0x00392630 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9      0x00392634 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10     0x00392638 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11     0x0039263c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0  0x00392640 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0       0x00392644 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1       0x00392648 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2       0x0039264c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3       0x00392650 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT     0x00392654 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0   0x00392658 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1   0x0039265c /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0           0x00392660 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1           0x00392664 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2           0x00392668 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3           0x0039266c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4           0x00392670 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5           0x00392674 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0      0x00392678 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1      0x0039267c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2      0x00392680 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3      0x00392684 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG      0x00392688 /* SCD 30 Misc Config Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0      0x0039268c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1      0x00392690 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2      0x00392694 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3      0x00392698 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4      0x0039269c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5      0x003926a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6      0x003926a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7      0x003926a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8      0x003926ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9      0x003926b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10     0x003926b4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11     0x003926b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0  0x003926bc /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0       0x003926c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1       0x003926c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2       0x003926c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3       0x003926cc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT     0x003926d0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0   0x003926d4 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1   0x003926d8 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0           0x003926dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1           0x003926e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2           0x003926e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3           0x003926e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4           0x003926ec /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5           0x003926f0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0      0x003926f4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1      0x003926f8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2      0x003926fc /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3      0x00392700 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG      0x00392704 /* SCD 31 Misc Config Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0      0x00392708 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1      0x0039270c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2      0x00392710 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3      0x00392714 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4      0x00392718 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5      0x0039271c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6      0x00392720 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7      0x00392724 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8      0x00392728 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9      0x0039272c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10     0x00392730 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11     0x00392734 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0  0x00392738 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0       0x0039273c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1       0x00392740 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2       0x00392744 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3       0x00392748 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT     0x0039274c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0   0x00392750 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1   0x00392754 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0           0x00392758 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1           0x0039275c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2           0x00392760 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3           0x00392764 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4           0x00392768 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5           0x0039276c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0      0x00392770 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1      0x00392774 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2      0x00392778 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3      0x0039277c /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG      0x00392780 /* SCD 32 Misc Config Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0      0x00392784 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1      0x00392788 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2      0x0039278c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3      0x00392790 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4      0x00392794 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5      0x00392798 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6      0x0039279c /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7      0x003927a0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8      0x003927a4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9      0x003927a8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10     0x003927ac /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11     0x003927b0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0  0x003927b4 /* Reserved Comparator State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0       0x003927b8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1       0x003927bc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2       0x003927c0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3       0x003927c4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT     0x003927c8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0   0x003927cc /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1   0x003927d0 /* Reserved PES State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0           0x003927d4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1           0x003927d8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2           0x003927dc /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3           0x003927e0 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4           0x003927e4 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5           0x003927e8 /* SCD State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0      0x003927ec /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1      0x003927f0 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2      0x003927f4 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3      0x003927f8 /* SCD Reserved State Register */
#define BCHP_XPT_RAVE_XPU_CONFIG                 0x00393000 /* XPU TEST ENABLE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL           0x00393004 /* XPU TEST CONTROL REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO    0x00393008 /* XPU TEST CONTROL EXT IO */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0         0x0039300c /* XPU TEST OBSERVE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1         0x00393010 /* XPU TEST OBSERVE REGISTER */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO    0x00393014 /* XPU TEST OBSERVE EXT IO REGISTER */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL   0x00393018 /* RAVE Diagnostics Control Register */
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE    0x0039301c /* Stop Packet Count Value */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL 0x00393020 /* AVS SCV Filter mode */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3 0x00393024 /* AVS SCV Filter value 0 to 3 */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7 0x00393028 /* AVS SCV Filter value 4 to 7 */
#define BCHP_XPT_RAVE_AV_STATUS                  0x00393040 /* RAVE Status */
#define BCHP_XPT_RAVE_PACKET_COUNT               0x00393044 /* RAVE input packet counter */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A          0x00393048 /* Pkt and HWA data buffer A base addresses */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B          0x0039304c /* Pkt and HWA data buffer B base addresses */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE       0x00393050 /* Watchdog Timer Timeout Value */
#define BCHP_XPT_RAVE_MISC_CONTROL               0x00393058 /* Miscellaneous Control */
#define BCHP_XPT_RAVE_BASE_ADDRESSES             0x0039305c /* Record and SCD Base Addresses */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS         0x00393060 /* Context Hold Status and Clear */
#define BCHP_XPT_RAVE_PB_BAND_HOLD_CLR_STATUS    0x00393064 /* Playback Band Hold Status and Clear */
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS    0x00393068 /* FE parser Band Hold Status and Clear */
#define BCHP_XPT_RAVE_FW_WATERMARK               0x0039306c /* Firmware throughput watermark */
#define BCHP_XPT_RAVE_HW_WATCHDOG                0x00393070 /* Hardware Watchdog Counter */
#define BCHP_XPT_RAVE_MISC_CONTROL2              0x00393074 /* Miscellaneous Control 2 */
#define BCHP_XPT_RAVE_MISC_CONTROL3              0x00393078 /* Miscellaneous Control 3 */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL             0x00393080 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL             0x00393084 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL             0x00393088 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL             0x0039308c /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL             0x00393090 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL             0x00393094 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL             0x00393098 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL             0x0039309c /* Seamless Pause Control */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL             0x003930a0 /* Seamless Pause Control */
#define BCHP_XPT_RAVE_AV_STATUS2                 0x003930a4 /* RAVE Status */
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR        0x003930a8 /* Max error for ATS offset */
#define BCHP_XPT_RAVE_INT_CX0                    0x00393100 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX1                    0x00393104 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX2                    0x00393108 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX3                    0x0039310c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX4                    0x00393110 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX5                    0x00393114 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX6                    0x00393118 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX7                    0x0039311c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX8                    0x00393120 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX9                    0x00393124 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX10                   0x00393128 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX11                   0x0039312c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX12                   0x00393130 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX13                   0x00393134 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX14                   0x00393138 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX15                   0x0039313c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX16                   0x00393140 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX17                   0x00393144 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX18                   0x00393148 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX19                   0x0039314c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX20                   0x00393150 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX21                   0x00393154 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX22                   0x00393158 /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_CX23                   0x0039315c /* Context Interrupts */
#define BCHP_XPT_RAVE_INT_MISC                   0x00393160 /* Miscellaneous Interrupts */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK             0x00396020 /* TPIT Time Tick Register */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT           0x00396024 /* TPIT Time Packet Timeout Register */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT           0x00396028 /* TPIT Time Event Timeout Register */
#define BCHP_XPT_RAVE_EMM_TID_MODE               0x00396030 /* TPIT EMM_TID_MODE Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_TID                    0x00396034 /* TPIT EMM_TID Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_CTRL_ID                0x00396038 /* TPIT EMM_CTRL_ID Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_1              0x00396040 /* TPIT EMM_DATA_ID_1 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_2              0x00396044 /* TPIT EMM_DATA_ID_2 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_3              0x00396048 /* TPIT EMM_DATA_ID_3 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_4              0x0039604c /* TPIT EMM_DATA_ID_4 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_5              0x00396050 /* TPIT EMM_DATA_ID_5 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_6              0x00396054 /* TPIT EMM_DATA_ID_6 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_7              0x00396058 /* TPIT EMM_DATA_ID_7 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_DATA_ID_8              0x0039605c /* TPIT EMM_DATA_ID_8 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_1              0x00396060 /* TPIT EMM_MASK_ID_1 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_2              0x00396064 /* TPIT EMM_MASK_ID_2 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_3              0x00396068 /* TPIT EMM_MASK_ID_3 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_4              0x0039606c /* TPIT EMM_MASK_ID_4 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_5              0x00396070 /* TPIT EMM_MASK_ID_5 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_6              0x00396074 /* TPIT EMM_MASK_ID_6 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_7              0x00396078 /* TPIT EMM_MASK_ID_7 Register (NDS only) */
#define BCHP_XPT_RAVE_EMM_MASK_ID_8              0x0039607c /* TPIT EMM_MASK_ID_8 Register (NDS only) */
#define BCHP_XPT_RAVE_TPIT0_CTRL1                0x0039a400 /* TPIT 0 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT0_COR1                 0x0039a404 /* TPIT 0 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT0_TID                  0x0039a408 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT0_TID2                 0x0039a40c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT0_STATE0               0x0039a410 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE1               0x0039a414 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2               0x0039a418 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2a              0x0039a41c /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2b              0x0039a420 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2c              0x0039a424 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE2d              0x0039a428 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE3               0x0039a42c /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE4               0x0039a430 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE5               0x0039a434 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE6               0x0039a438 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE7               0x0039a43c /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE8               0x0039a440 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT0_STATE9               0x0039a444 /* TPIT 0 State Register */
#define BCHP_XPT_RAVE_TPIT1_CTRL1                0x0039a448 /* TPIT 1 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT1_COR1                 0x0039a44c /* TPIT 1 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT1_TID                  0x0039a450 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT1_TID2                 0x0039a454 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT1_STATE0               0x0039a458 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE1               0x0039a45c /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2               0x0039a460 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2a              0x0039a464 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2b              0x0039a468 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2c              0x0039a46c /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE2d              0x0039a470 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE3               0x0039a474 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE4               0x0039a478 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE5               0x0039a47c /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE6               0x0039a480 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE7               0x0039a484 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE8               0x0039a488 /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT1_STATE9               0x0039a48c /* TPIT 1 State Register */
#define BCHP_XPT_RAVE_TPIT2_CTRL1                0x0039a490 /* TPIT 2 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT2_COR1                 0x0039a494 /* TPIT 2 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT2_TID                  0x0039a498 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT2_TID2                 0x0039a49c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT2_STATE0               0x0039a4a0 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE1               0x0039a4a4 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2               0x0039a4a8 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2a              0x0039a4ac /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2b              0x0039a4b0 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2c              0x0039a4b4 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE2d              0x0039a4b8 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE3               0x0039a4bc /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE4               0x0039a4c0 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE5               0x0039a4c4 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE6               0x0039a4c8 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE7               0x0039a4cc /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE8               0x0039a4d0 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT2_STATE9               0x0039a4d4 /* TPIT 2 State Register */
#define BCHP_XPT_RAVE_TPIT3_CTRL1                0x0039a4d8 /* TPIT 3 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT3_COR1                 0x0039a4dc /* TPIT 3 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT3_TID                  0x0039a4e0 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT3_TID2                 0x0039a4e4 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT3_STATE0               0x0039a4e8 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE1               0x0039a4ec /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2               0x0039a4f0 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2a              0x0039a4f4 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2b              0x0039a4f8 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2c              0x0039a4fc /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE2d              0x0039a500 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE3               0x0039a504 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE4               0x0039a508 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE5               0x0039a50c /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE6               0x0039a510 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE7               0x0039a514 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE8               0x0039a518 /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT3_STATE9               0x0039a51c /* TPIT 3 State Register */
#define BCHP_XPT_RAVE_TPIT4_CTRL1                0x0039a520 /* TPIT 4 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT4_COR1                 0x0039a524 /* TPIT 4 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT4_TID                  0x0039a528 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT4_TID2                 0x0039a52c /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT4_STATE0               0x0039a530 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE1               0x0039a534 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2               0x0039a538 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2a              0x0039a53c /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2b              0x0039a540 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2c              0x0039a544 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE2d              0x0039a548 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE3               0x0039a54c /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE4               0x0039a550 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE5               0x0039a554 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE6               0x0039a558 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE7               0x0039a55c /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE8               0x0039a560 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT4_STATE9               0x0039a564 /* TPIT 4 State Register */
#define BCHP_XPT_RAVE_TPIT5_CTRL1                0x0039a568 /* TPIT 5 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT5_COR1                 0x0039a56c /* TPIT 5 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT5_TID                  0x0039a570 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT5_TID2                 0x0039a574 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT5_STATE0               0x0039a578 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE1               0x0039a57c /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2               0x0039a580 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2a              0x0039a584 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2b              0x0039a588 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2c              0x0039a58c /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE2d              0x0039a590 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE3               0x0039a594 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE4               0x0039a598 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE5               0x0039a59c /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE6               0x0039a5a0 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE7               0x0039a5a4 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE8               0x0039a5a8 /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT5_STATE9               0x0039a5ac /* TPIT 5 State Register */
#define BCHP_XPT_RAVE_TPIT6_CTRL1                0x0039a5b0 /* TPIT 6 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT6_COR1                 0x0039a5b4 /* TPIT 6 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT6_TID                  0x0039a5b8 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT6_TID2                 0x0039a5bc /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT6_STATE0               0x0039a5c0 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE1               0x0039a5c4 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2               0x0039a5c8 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2a              0x0039a5cc /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2b              0x0039a5d0 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2c              0x0039a5d4 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE2d              0x0039a5d8 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE3               0x0039a5dc /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE4               0x0039a5e0 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE5               0x0039a5e4 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE6               0x0039a5e8 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE7               0x0039a5ec /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE8               0x0039a5f0 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT6_STATE9               0x0039a5f4 /* TPIT 6 State Register */
#define BCHP_XPT_RAVE_TPIT7_CTRL1                0x0039a5f8 /* TPIT 7 Control Register 1 */
#define BCHP_XPT_RAVE_TPIT7_COR1                 0x0039a5fc /* TPIT 7 Corrupt Register */
#define BCHP_XPT_RAVE_TPIT7_TID                  0x0039a600 /* TPIT TID Register */
#define BCHP_XPT_RAVE_TPIT7_TID2                 0x0039a604 /* TPIT TID Register 2 */
#define BCHP_XPT_RAVE_TPIT7_STATE0               0x0039a608 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE1               0x0039a60c /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2               0x0039a610 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2a              0x0039a614 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2b              0x0039a618 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2c              0x0039a61c /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE2d              0x0039a620 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE3               0x0039a624 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE4               0x0039a628 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE5               0x0039a62c /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE6               0x0039a630 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE7               0x0039a634 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE8               0x0039a638 /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT7_STATE9               0x0039a63c /* TPIT 7 State Register */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0        0x0039a640 /* TPIT State Register for Context 0 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1        0x0039a644 /* TPIT State Register for Context 1 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2        0x0039a648 /* TPIT State Register for Context 2 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3        0x0039a64c /* TPIT State Register for Context 3 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4        0x0039a650 /* TPIT State Register for Context 4 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5        0x0039a654 /* TPIT State Register for Context 5 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6        0x0039a658 /* TPIT State Register for Context 6 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7        0x0039a65c /* TPIT State Register for Context 7 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8        0x0039a660 /* TPIT State Register for Context 8 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9        0x0039a664 /* TPIT State Register for Context 9 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10       0x0039a668 /* TPIT State Register for Context 10 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11       0x0039a66c /* TPIT State Register for Context 11 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12       0x0039a670 /* TPIT State Register for Context 12 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13       0x0039a674 /* TPIT State Register for Context 13 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14       0x0039a678 /* TPIT State Register for Context 14 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15       0x0039a67c /* TPIT State Register for Context 15 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16       0x0039a680 /* TPIT State Register for Context 16 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17       0x0039a684 /* TPIT State Register for Context 17 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18       0x0039a688 /* TPIT State Register for Context 18 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19       0x0039a68c /* TPIT State Register for Context 19 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20       0x0039a690 /* TPIT State Register for Context 20 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21       0x0039a694 /* TPIT State Register for Context 21 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22       0x0039a698 /* TPIT State Register for Context 22 */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23       0x0039a69c /* TPIT State Register for Context 23 */

/***************************************************************************
 *CX0_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX0_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX0_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX0_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX0_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX0_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX0_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX0_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX0_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX0_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX0_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX0_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX0_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX0_REC_MISC_CONFIG - Context 0 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX0_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX0_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX0_REC_SCD_PIDS_AB - Context 0 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_CD - Context 0 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_EF - Context 0 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX0_REC_SCD_PIDS_GH - Context 0 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX0_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX0_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX0_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX0_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX0_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX0_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX0_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX0_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX0_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX0_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX0_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX0_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX0_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX0_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX0_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX0_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX0_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX0_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX0_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX0_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX0_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX0_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX0_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX0_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX0_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX0_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX0_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX0_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX0_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX0_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX0_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX0_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX0_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX0_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX0_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX0_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX0_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX0_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX0_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX0_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX0_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX0_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX0_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX0_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX0_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX0_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX0_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX0_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX0_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX0_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX0_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX0_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX0_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX0_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX0_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX0_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX0_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX0_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX0_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX0_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX0_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX0_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX0_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX0_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX0_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX0_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX0_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX0_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX0_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX0_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX0_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX0_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX0_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX0_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX0_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX0_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX0_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX0_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX0_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX0_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX0_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX0_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX0_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX0_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX0_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX0_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX0_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX0_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX0_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX0_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX0_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX0_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000100
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  8

/* XPT_RAVE :: CX0_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000000ff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX0_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX0_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX0_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX0_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX0_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX0_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX0_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX0_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX1_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX1_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX1_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX1_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX1_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX1_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX1_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX1_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX1_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX1_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX1_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX1_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX1_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX1_REC_MISC_CONFIG - Context 1 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX1_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX1_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX1_REC_SCD_PIDS_AB - Context 1 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_CD - Context 1 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_EF - Context 1 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX1_REC_SCD_PIDS_GH - Context 1 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX1_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX1_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX1_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX1_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX1_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX1_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX1_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX1_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX1_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX1_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX1_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX1_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX1_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX1_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX1_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX1_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX1_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX1_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX1_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX1_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX1_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX1_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX1_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX1_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX1_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX1_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX1_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX1_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX1_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX1_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX1_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX1_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX1_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX1_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX1_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX1_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX1_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX1_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX1_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX1_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX1_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX1_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX1_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX1_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX1_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX1_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX1_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX1_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX1_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX1_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX1_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX1_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX1_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX1_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX1_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX1_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX1_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX1_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX1_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX1_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX1_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX1_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX1_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX1_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX1_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX1_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX1_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX1_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX1_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX1_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX1_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX1_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX1_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX1_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX1_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX1_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX1_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX1_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX1_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX1_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX1_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX1_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX1_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX1_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX1_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX1_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX1_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX1_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX1_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX1_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX1_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX1_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000100
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  8

/* XPT_RAVE :: CX1_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000000ff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX1_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX1_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX1_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX1_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX1_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX1_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX1_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX1_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX2_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX2_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX2_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX2_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX2_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX2_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX2_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX2_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX2_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX2_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX2_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX2_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX2_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX2_REC_MISC_CONFIG - Context 2 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX2_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX2_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX2_REC_SCD_PIDS_AB - Context 2 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_CD - Context 2 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_EF - Context 2 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX2_REC_SCD_PIDS_GH - Context 2 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX2_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX2_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX2_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX2_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX2_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX2_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX2_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX2_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX2_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX2_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX2_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX2_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX2_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX2_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX2_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX2_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX2_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX2_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX2_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX2_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX2_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX2_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX2_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX2_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX2_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX2_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX2_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX2_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX2_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX2_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX2_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX2_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX2_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX2_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX2_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX2_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX2_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX2_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX2_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX2_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX2_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX2_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX2_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX2_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX2_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX2_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX2_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX2_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX2_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX2_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX2_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX2_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX2_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX2_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX2_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX2_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX2_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX2_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX2_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX2_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX2_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX2_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX2_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX2_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX2_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX2_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX2_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX2_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX2_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX2_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX2_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX2_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX2_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX2_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX2_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX2_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX2_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX2_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX2_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX2_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX2_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX2_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX2_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX2_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX2_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX2_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX2_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX2_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX2_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX2_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX2_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX2_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000100
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  8

/* XPT_RAVE :: CX2_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000000ff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX2_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX2_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX2_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX2_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX2_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX2_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX2_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX2_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX3_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX3_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX3_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX3_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX3_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX3_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX3_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX3_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX3_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX3_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX3_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX3_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX3_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX3_REC_MISC_CONFIG - Context 3 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX3_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX3_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX3_REC_SCD_PIDS_AB - Context 3 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_CD - Context 3 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_EF - Context 3 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX3_REC_SCD_PIDS_GH - Context 3 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX3_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX3_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX3_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX3_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX3_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX3_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX3_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX3_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX3_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX3_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX3_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX3_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX3_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX3_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX3_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX3_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX3_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX3_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX3_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX3_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX3_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX3_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX3_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX3_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX3_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX3_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX3_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX3_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX3_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX3_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX3_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX3_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX3_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX3_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX3_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX3_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX3_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX3_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX3_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX3_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX3_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX3_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX3_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX3_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX3_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX3_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX3_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX3_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX3_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX3_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX3_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX3_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX3_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX3_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX3_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX3_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX3_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX3_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX3_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX3_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX3_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX3_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX3_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX3_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX3_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX3_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX3_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX3_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX3_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX3_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX3_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX3_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX3_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX3_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX3_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX3_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX3_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX3_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX3_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX3_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX3_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX3_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX3_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX3_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX3_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX3_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX3_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX3_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX3_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX3_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX3_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX3_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000100
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  8

/* XPT_RAVE :: CX3_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000000ff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX3_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX3_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX3_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX3_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX3_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX3_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX3_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX3_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX4_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX4_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX4_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX4_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX4_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX4_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX4_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX4_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX4_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX4_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX4_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX4_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX4_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX4_REC_MISC_CONFIG - Context 4 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX4_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX4_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX4_REC_SCD_PIDS_AB - Context 4 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_CD - Context 4 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_EF - Context 4 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX4_REC_SCD_PIDS_GH - Context 4 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX4_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX4_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX4_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX4_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX4_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX4_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX4_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX4_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX4_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX4_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX4_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX4_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX4_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX4_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX4_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX4_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX4_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX4_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX4_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX4_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX4_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX4_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX4_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX4_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX4_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX4_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX4_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX4_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX4_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX4_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX4_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX4_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX4_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX4_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX4_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX4_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX4_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX4_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX4_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX4_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX4_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX4_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX4_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX4_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX4_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX4_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX4_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX4_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX4_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX4_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX4_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX4_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX4_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX4_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX4_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX4_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX4_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX4_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX4_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX4_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX4_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX4_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX4_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX4_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX4_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX4_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX4_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX4_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX4_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX4_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX4_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX4_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX4_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX4_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX4_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX4_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX4_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX4_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX4_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX4_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX4_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX4_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX4_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX4_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX4_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX4_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX4_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX4_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX4_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX4_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX4_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX4_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000100
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  8

/* XPT_RAVE :: CX4_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000000ff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX4_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX4_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX4_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX4_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX4_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX4_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX4_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX4_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX5_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX5_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX5_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX5_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX5_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX5_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX5_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX5_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX5_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX5_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX5_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX5_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX5_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX5_REC_MISC_CONFIG - Context 5 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX5_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX5_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX5_REC_SCD_PIDS_AB - Context 5 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_CD - Context 5 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_EF - Context 5 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX5_REC_SCD_PIDS_GH - Context 5 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX5_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX5_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX5_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX5_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX5_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX5_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX5_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX5_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX5_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX5_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX5_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX5_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX5_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX5_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX5_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX5_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX5_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX5_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX5_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX5_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX5_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX5_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX5_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX5_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX5_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX5_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX5_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX5_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX5_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX5_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX5_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX5_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX5_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX5_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX5_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX5_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX5_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX5_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX5_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX5_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX5_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX5_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX5_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX5_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX5_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX5_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX5_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX5_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX5_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX5_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX5_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX5_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX5_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX5_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX5_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX5_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX5_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX5_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX5_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX5_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX5_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX5_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX5_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX5_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX5_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX5_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX5_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX5_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX5_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX5_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX5_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX5_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX5_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX5_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX5_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX5_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX5_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX5_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX5_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX5_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX5_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX5_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX5_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX5_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX5_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX5_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX5_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX5_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX5_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX5_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX5_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX5_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000100
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  8

/* XPT_RAVE :: CX5_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000000ff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX5_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX5_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX5_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX5_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX5_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX5_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX5_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX5_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX6_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX6_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX6_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX6_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX6_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX6_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX6_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX6_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX6_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX6_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX6_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX6_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX6_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX6_REC_MISC_CONFIG - Context 6 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX6_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX6_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX6_REC_SCD_PIDS_AB - Context 6 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_CD - Context 6 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_EF - Context 6 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX6_REC_SCD_PIDS_GH - Context 6 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX6_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX6_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX6_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX6_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX6_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX6_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX6_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX6_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX6_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX6_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX6_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX6_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX6_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX6_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX6_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX6_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX6_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX6_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX6_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX6_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX6_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX6_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX6_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX6_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX6_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX6_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX6_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX6_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX6_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX6_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX6_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX6_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX6_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX6_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX6_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX6_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX6_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX6_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX6_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX6_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX6_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX6_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX6_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX6_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX6_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX6_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX6_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX6_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX6_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX6_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX6_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX6_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX6_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX6_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX6_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX6_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX6_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX6_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX6_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX6_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX6_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX6_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX6_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX6_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX6_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX6_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX6_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX6_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX6_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX6_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX6_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX6_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX6_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX6_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX6_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX6_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX6_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX6_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX6_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX6_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX6_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX6_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX6_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX6_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX6_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX6_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX6_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX6_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX6_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX6_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX6_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX6_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000100
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  8

/* XPT_RAVE :: CX6_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000000ff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX6_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX6_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX6_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX6_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX6_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX6_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX6_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX6_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX7_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX7_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX7_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX7_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX7_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX7_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX7_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX7_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX7_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX7_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX7_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX7_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX7_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX7_REC_MISC_CONFIG - Context 7 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX7_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX7_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX7_REC_SCD_PIDS_AB - Context 7 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_CD - Context 7 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_EF - Context 7 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX7_REC_SCD_PIDS_GH - Context 7 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX7_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX7_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX7_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX7_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX7_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX7_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX7_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX7_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX7_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX7_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX7_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX7_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX7_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX7_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX7_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX7_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX7_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX7_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX7_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX7_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX7_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX7_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX7_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX7_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX7_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX7_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX7_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX7_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX7_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX7_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX7_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX7_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX7_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX7_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX7_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX7_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX7_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX7_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX7_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX7_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX7_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX7_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX7_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX7_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX7_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX7_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX7_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX7_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX7_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX7_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX7_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX7_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX7_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX7_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX7_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX7_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX7_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX7_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX7_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX7_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX7_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX7_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX7_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX7_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX7_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX7_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX7_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX7_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX7_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX7_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX7_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX7_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX7_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX7_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX7_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX7_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX7_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX7_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX7_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX7_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX7_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX7_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX7_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX7_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX7_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX7_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX7_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX7_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX7_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX7_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX7_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX7_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000100
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  8

/* XPT_RAVE :: CX7_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000000ff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX7_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX7_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX7_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX7_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX7_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX7_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX7_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX7_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX8_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX8_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX8_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX8_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX8_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX8_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX8_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX8_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX8_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX8_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX8_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX8_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX8_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX8_REC_MISC_CONFIG - Context 8 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX8_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX8_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX8_REC_SCD_PIDS_AB - Context 8 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_CD - Context 8 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_EF - Context 8 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX8_REC_SCD_PIDS_GH - Context 8 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX8_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX8_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX8_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX8_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX8_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX8_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX8_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX8_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX8_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX8_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX8_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX8_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX8_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX8_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX8_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX8_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX8_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX8_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX8_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX8_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX8_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX8_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX8_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX8_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX8_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX8_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX8_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX8_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX8_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX8_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX8_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX8_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX8_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX8_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX8_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX8_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX8_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX8_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX8_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX8_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX8_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX8_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX8_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX8_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX8_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX8_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX8_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX8_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX8_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX8_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX8_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX8_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX8_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX8_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX8_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX8_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX8_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX8_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX8_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX8_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX8_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX8_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX8_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX8_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX8_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX8_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX8_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX8_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX8_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX8_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX8_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX8_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX8_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX8_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX8_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX8_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX8_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX8_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX8_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX8_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX8_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX8_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX8_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX8_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX8_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX8_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX8_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX8_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX8_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX8_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX8_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX8_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000100
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  8

/* XPT_RAVE :: CX8_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000000ff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX8_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX8_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX8_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX8_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX8_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX8_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX8_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX8_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX9_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR_CDB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR_CDB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_END_PTR_CDB_END_PTR_SHIFT         0

/***************************************************************************
 *CX9_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX9_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX9_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX9_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX9_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR_ITB_READ_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT       0

/***************************************************************************
 *CX9_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR_ITB_END_PTR_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_END_PTR_ITB_END_PTR_SHIFT         0

/***************************************************************************
 *CX9_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK      0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT     0

/***************************************************************************
 *CX9_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX9_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX9_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK         0x80000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT        31

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_OVERFLOW_MASK           0x40000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT          30

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK    0x30000000
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT   28

/* XPT_RAVE :: CX9_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK       0x0fffffff
#define BCHP_XPT_RAVE_CX9_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT      0

/***************************************************************************
 *CX9_REC_MISC_CONFIG - Context 9 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco0_MASK   0xfffc0000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco0_SHIFT  18

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_EMM_EN_MASK              0x00020000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_EMM_EN_SHIFT             17

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK   0x00008000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT  15

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_REC_AVN_MASK             0x00004000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_REC_AVN_SHIFT            14

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_ENABLE_MASK         0x00002000
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT        13

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_CHANNEL_MASK        0x00001f00
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT       8

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco1_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_reserved_for_eco1_SHIFT  2

/* XPT_RAVE :: CX9_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SCD_MAP_MODE_MASK        0x00000003
#define BCHP_XPT_RAVE_CX9_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT       0

/***************************************************************************
 *CX9_REC_SCD_PIDS_AB - Context 9 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_CD - Context 9 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_EF - Context 9 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX9_REC_SCD_PIDS_GH - Context 9 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX9_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX9_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX9_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT       31

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_SHIFT_PTS_MASK           0x20000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT          29

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONVERT_PTS_MASK         0x10000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT        28

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK       0x0c000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT      26

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK       0x03000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT      24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK       0x00800000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT      23

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK       0x00600000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT      21

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK      0x00100000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT     20

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK     0x000f0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT    16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_HI_MASK        0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT       8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_LO_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT       0

/***************************************************************************
 *CX9_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK  0x80000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco0_MASK   0x7fc00000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT  22

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK     0x00200000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT    21

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK     0x00100000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT    20

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco1_MASK   0x000ff000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT  12

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_IP_MODE_EN_MASK          0x00000800
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT         11

/* XPT_RAVE :: CX9_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK   0x000007ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT  0

/***************************************************************************
 *CX9_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PCR_RTS_EN_MASK          0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT         15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK   0x00002000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT  13

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK  0x00001000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK  0x00000080
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK    0x00000040
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT   6

/* XPT_RAVE :: CX9_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX9_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_reserved0_MASK      0xfffff000
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_reserved0_SHIFT     12

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK  0x00000040
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX9_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX9_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK     0x00200000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT    21

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK  0x000e0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX9_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX9_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco0_MASK  0xf8000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK       0x04000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT      26

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK    0x02000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT   25

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK   0x00400000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT  22

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco1_MASK  0x00200000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK  0x00100000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco2_MASK  0x00080000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK  0x00060000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_REPEAT_BYTE_MASK        0x0001e000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT       13

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMP_ENABLE_MASK        0x00001000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT       12

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX9_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX9_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK  0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK  0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK  0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX9_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX9_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX9_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX9_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX9_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK     0x80000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT    31

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PID_VALID_MASK          0x40000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_PID_VALID_SHIFT         30

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK     0x3c000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT    26

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SSID_ENABLE_MASK        0x02000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT       25

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SPLICE_EN_MASK          0x01000000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_SPLICE_EN_SHIFT         24

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_reserved_for_eco0_MASK  0x00e00000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_BAND_NUM_MASK           0x001f0000
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_BAND_NUM_SHIFT          16

/* XPT_RAVE :: CX9_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX9_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX9_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco0_MASK         0xffff0000
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco0_SHIFT        16

/* XPT_RAVE :: CX9_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV2MPEG_PADNUM_MASK           0x0000ff00
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT          8

/* XPT_RAVE :: CX9_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco1_MASK         0x000000c0
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_reserved_for_eco1_SHIFT        6

/* XPT_RAVE :: CX9_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_ATSC_SCRAM_CTRL_MASK           0x00000020
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT          5

/* XPT_RAVE :: CX9_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_PARSE_SC_MASK                  0x00000010
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_PARSE_SC_SHIFT                 4

/* XPT_RAVE :: CX9_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK       0x00000008
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT      3

/* XPT_RAVE :: CX9_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK         0x00000004
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT        2

/* XPT_RAVE :: CX9_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_DTV2MPG_EN_MASK            0x00000002
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_DTV2MPG_EN_SHIFT           1

/* XPT_RAVE :: CX9_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK      0x00000001
#define BCHP_XPT_RAVE_CX9_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT     0

/***************************************************************************
 *CX9_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS_INIT_TS_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_INIT_TS_INIT_TS_SHIFT                0

/***************************************************************************
 *CX9_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_reserved_for_eco0_MASK       0xffffffc0
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_reserved_for_eco0_SHIFT      6

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_CHECK_DIS_MASK            0x00000020
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_CHECK_DIS_SHIFT           5

/* XPT_RAVE :: CX9_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK      0x00000018
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT     3

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_INIT_EN_MASK              0x00000004
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_INIT_EN_SHIFT             2

/* XPT_RAVE :: CX9_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_USER_BITS_MASK            0x00000003
#define BCHP_XPT_RAVE_CX9_REC_TS_CTRL_TS_USER_BITS_SHIFT           0

/***************************************************************************
 *CX9_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_reserved_for_eco0_MASK   0xfe000000
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_reserved_for_eco0_SHIFT  25

/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_COUNT_MODE_MASK      0x01000000
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT     24

/* XPT_RAVE :: CX9_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK     0x00ffffff
#define BCHP_XPT_RAVE_CX9_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT    0

/***************************************************************************
 *CX9_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK     0xff000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT    24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco0_MASK   0x00800000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT  23

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK     0x007f0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT    16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco1_MASK   0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT  15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK     0x00007f00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT    8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco2_MASK   0x000000fc
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT  2

/* XPT_RAVE :: CX9_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK    0x00000003
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT   0

/***************************************************************************
 *CX9_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_reserved0_SHIFT                  16

/* XPT_RAVE :: CX9_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_VALUE_MASK                       0x0000ffff
#define BCHP_XPT_RAVE_CX9_PIC_CTR_VALUE_SHIFT                      0

/***************************************************************************
 *CX9_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved0_MASK              0x80000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved0_SHIFT             31

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK    0x70000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT   28

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_EN_MASK             0x08000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_EN_SHIFT            27

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved1_MASK              0x04000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_reserved1_SHIFT             26

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_MODE_MASK           0x03000000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT          24

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV0_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV0_SHIFT                  16

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV1_MASK                   0x0000ff00
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV1_SHIFT                  8

/* XPT_RAVE :: CX9_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV2_MASK                   0x000000ff
#define BCHP_XPT_RAVE_CX9_PIC_CTR_MODE_SCV2_SHIFT                  0

/***************************************************************************
 *CX9_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_TIMER_REC_TIMER_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_TIMER_REC_TIMER_SHIFT                0

/***************************************************************************
 *CX9_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco0_MASK        0xfffc0000
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco0_SHIFT       18

/* XPT_RAVE :: CX9_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INIT_TIME_LO_MASK         0x0003ff00
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INIT_TIME_LO_SHIFT        8

/* XPT_RAVE :: CX9_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco1_MASK        0x000000f0
#define BCHP_XPT_RAVE_CX9_REC_STATE0_reserved_for_eco1_SHIFT       4

/* XPT_RAVE :: CX9_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK  0x0000000c
#define BCHP_XPT_RAVE_CX9_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX9_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_TS_INITIALIZED_MASK           0x00000002
#define BCHP_XPT_RAVE_CX9_REC_STATE0_TS_INITIALIZED_SHIFT          1

/* XPT_RAVE :: CX9_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INITIALIZED_MASK          0x00000001
#define BCHP_XPT_RAVE_CX9_REC_STATE0_REC_INITIALIZED_SHIFT         0

/***************************************************************************
 *CX9_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE1_REC_INIT_TIME_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE1_REC_INIT_TIME_HI_SHIFT        0

/***************************************************************************
 *CX9_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE2_INT_TIME_STAMP_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE2_INT_TIME_STAMP_SHIFT          0

/***************************************************************************
 *CX9_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX9_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_reserved_for_eco0_MASK        0xfffffe00
#define BCHP_XPT_RAVE_CX9_REC_STATE3_reserved_for_eco0_SHIFT       9

/* XPT_RAVE :: CX9_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_DSS_PARITY_MASK           0x00000100
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_DSS_PARITY_SHIFT          8

/* XPT_RAVE :: CX9_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_COUNT_HI_MASK             0x000000ff
#define BCHP_XPT_RAVE_CX9_REC_STATE3_REC_COUNT_HI_SHIFT            0

/***************************************************************************
 *CX9_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX9_REC_COUNT_REC_COUNT_MASK                 0xffffffff
#define BCHP_XPT_RAVE_CX9_REC_COUNT_REC_COUNT_SHIFT                0

/***************************************************************************
 *CX9_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_reserved0_SHIFT         18

/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK       0x00030000
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT      16

/* XPT_RAVE :: CX9_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK      0x0000ffff
#define BCHP_XPT_RAVE_CX9_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT     0

/***************************************************************************
 *CX9_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX9_SC_RESERVED_FOR_FW_0_MASK                0xffffff00
#define BCHP_XPT_RAVE_CX9_SC_RESERVED_FOR_FW_0_SHIFT               8

/* XPT_RAVE :: CX9_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ENABLE_MASK                        0x00000080
#define BCHP_XPT_RAVE_CX9_SC_SC_ENABLE_SHIFT                       7

/* XPT_RAVE :: CX9_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_VALID_MASK                    0x00000040
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_VALID_SHIFT                   6

/* XPT_RAVE :: CX9_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_MASK                          0x00000030
#define BCHP_XPT_RAVE_CX9_SC_SC_PUSI_SHIFT                         4

/* XPT_RAVE :: CX9_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX9_SC_SC_OR_MODE_MASK                       0x00000008
#define BCHP_XPT_RAVE_CX9_SC_SC_OR_MODE_SHIFT                      3

/* XPT_RAVE :: CX9_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_VALID_MASK                     0x00000004
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_VALID_SHIFT                    2

/* XPT_RAVE :: CX9_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_MASK                           0x00000003
#define BCHP_XPT_RAVE_CX9_SC_SC_ALL_SHIFT                          0

/***************************************************************************
 *CX9_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK   0xfc000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT  26

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK   0x00ff0000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT  16

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_ENABLE_MASK          0x00008000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT         15

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_AV_MODE_MASK         0x00004000
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT        14

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK   0x00003e00
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT  9

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_PID_EN_MASK          0x00000100
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT         8

/* XPT_RAVE :: CX9_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX9_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_1_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_2_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX9_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3_reserved_for_eco0_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX9_RAVE_Reg_3_reserved_for_eco0_SHIFT       0

/***************************************************************************
 *CX9_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK   0x00000100
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT  8

/* XPT_RAVE :: CX9_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_MASK         0x000000ff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT        0

/***************************************************************************
 *CX9_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX9_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX9_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX9_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PCR_PCR_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_PCR_PCR_SHIFT                  0

/***************************************************************************
 *CX9_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ATS_ATS_MASK                   0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ATS_ATS_SHIFT                  0

/***************************************************************************
 *CX9_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX9_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK           0xffffffff
#define BCHP_XPT_RAVE_CX9_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT          0

/***************************************************************************
 *CX10_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX10_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX10_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX10_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX10_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX10_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX10_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX10_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX10_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX10_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX10_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX10_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX10_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX10_REC_MISC_CONFIG - Context 10 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX10_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX10_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX10_REC_SCD_PIDS_AB - Context 10 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_CD - Context 10 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_EF - Context 10 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX10_REC_SCD_PIDS_GH - Context 10 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX10_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX10_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX10_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX10_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX10_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX10_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX10_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX10_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX10_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX10_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX10_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX10_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX10_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX10_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX10_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX10_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX10_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX10_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX10_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX10_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX10_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX10_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX10_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX10_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX10_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX10_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX10_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX10_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX10_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX10_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX10_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX10_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX10_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX10_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX10_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX10_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX10_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX10_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX10_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX10_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX10_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX10_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX10_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX10_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX10_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX10_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX10_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX10_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX10_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX10_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX10_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX10_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX10_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX10_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX10_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX10_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX10_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX10_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX10_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX10_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX10_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX10_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX10_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX10_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX10_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX10_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX10_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX10_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX10_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX10_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX10_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX10_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX10_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX10_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX10_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX10_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX10_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX10_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX10_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX10_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX10_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX10_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX10_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX10_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX10_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX10_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX10_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX10_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX10_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX10_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX10_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX10_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX10_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX10_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX10_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX10_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX10_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX10_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX10_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX10_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX10_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX11_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX11_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX11_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX11_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX11_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX11_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX11_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX11_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX11_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX11_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX11_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX11_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX11_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX11_REC_MISC_CONFIG - Context 11 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX11_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX11_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX11_REC_SCD_PIDS_AB - Context 11 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_CD - Context 11 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_EF - Context 11 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX11_REC_SCD_PIDS_GH - Context 11 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX11_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX11_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX11_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX11_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX11_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX11_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX11_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX11_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX11_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX11_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX11_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX11_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX11_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX11_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX11_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX11_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX11_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX11_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX11_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX11_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX11_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX11_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX11_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX11_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX11_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX11_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX11_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX11_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX11_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX11_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX11_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX11_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX11_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX11_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX11_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX11_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX11_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX11_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX11_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX11_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX11_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX11_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX11_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX11_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX11_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX11_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX11_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX11_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX11_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX11_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX11_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX11_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX11_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX11_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX11_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX11_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX11_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX11_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX11_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX11_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX11_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX11_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX11_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX11_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX11_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX11_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX11_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX11_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX11_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX11_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX11_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX11_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX11_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX11_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX11_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX11_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX11_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX11_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX11_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX11_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX11_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX11_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX11_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX11_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX11_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX11_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX11_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX11_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX11_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX11_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX11_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX11_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX11_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX11_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX11_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX11_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX11_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX11_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX11_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX11_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX11_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX12_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX12_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX12_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX12_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX12_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX12_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX12_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX12_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX12_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX12_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX12_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX12_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX12_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX12_REC_MISC_CONFIG - Context 12 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX12_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX12_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX12_REC_SCD_PIDS_AB - Context 12 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_CD - Context 12 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_EF - Context 12 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX12_REC_SCD_PIDS_GH - Context 12 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX12_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX12_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX12_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX12_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX12_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX12_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX12_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX12_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX12_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX12_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX12_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX12_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX12_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX12_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX12_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX12_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX12_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX12_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX12_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX12_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX12_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX12_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX12_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX12_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX12_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX12_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX12_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX12_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX12_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX12_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX12_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX12_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX12_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX12_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX12_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX12_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX12_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX12_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX12_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX12_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX12_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX12_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX12_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX12_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX12_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX12_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX12_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX12_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX12_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX12_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX12_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX12_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX12_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX12_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX12_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX12_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX12_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX12_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX12_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX12_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX12_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX12_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX12_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX12_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX12_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX12_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX12_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX12_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX12_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX12_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX12_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX12_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX12_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX12_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX12_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX12_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX12_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX12_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX12_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX12_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX12_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX12_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX12_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX12_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX12_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX12_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX12_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX12_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX12_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX12_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX12_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX12_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX12_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX12_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX12_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX12_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX12_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX12_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX12_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX12_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX12_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX13_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX13_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX13_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX13_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX13_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX13_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX13_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX13_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX13_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX13_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX13_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX13_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX13_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX13_REC_MISC_CONFIG - Context 13 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX13_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX13_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX13_REC_SCD_PIDS_AB - Context 13 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_CD - Context 13 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_EF - Context 13 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX13_REC_SCD_PIDS_GH - Context 13 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX13_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX13_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX13_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX13_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX13_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX13_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX13_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX13_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX13_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX13_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX13_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX13_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX13_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX13_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX13_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX13_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX13_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX13_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX13_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX13_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX13_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX13_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX13_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX13_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX13_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX13_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX13_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX13_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX13_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX13_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX13_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX13_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX13_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX13_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX13_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX13_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX13_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX13_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX13_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX13_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX13_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX13_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX13_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX13_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX13_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX13_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX13_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX13_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX13_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX13_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX13_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX13_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX13_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX13_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX13_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX13_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX13_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX13_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX13_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX13_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX13_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX13_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX13_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX13_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX13_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX13_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX13_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX13_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX13_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX13_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX13_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX13_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX13_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX13_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX13_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX13_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX13_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX13_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX13_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX13_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX13_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX13_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX13_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX13_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX13_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX13_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX13_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX13_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX13_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX13_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX13_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX13_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX13_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX13_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX13_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX13_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX13_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX13_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX13_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX13_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX13_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX14_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX14_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX14_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX14_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX14_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX14_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX14_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX14_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX14_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX14_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX14_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX14_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX14_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX14_REC_MISC_CONFIG - Context 14 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX14_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX14_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX14_REC_SCD_PIDS_AB - Context 14 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_CD - Context 14 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_EF - Context 14 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX14_REC_SCD_PIDS_GH - Context 14 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX14_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX14_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX14_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX14_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX14_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX14_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX14_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX14_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX14_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX14_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX14_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX14_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX14_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX14_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX14_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX14_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX14_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX14_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX14_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX14_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX14_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX14_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX14_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX14_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX14_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX14_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX14_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX14_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX14_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX14_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX14_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX14_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX14_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX14_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX14_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX14_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX14_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX14_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX14_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX14_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX14_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX14_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX14_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX14_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX14_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX14_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX14_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX14_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX14_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX14_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX14_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX14_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX14_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX14_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX14_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX14_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX14_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX14_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX14_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX14_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX14_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX14_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX14_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX14_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX14_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX14_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX14_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX14_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX14_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX14_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX14_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX14_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX14_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX14_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX14_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX14_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX14_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX14_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX14_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX14_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX14_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX14_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX14_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX14_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX14_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX14_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX14_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX14_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX14_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX14_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX14_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX14_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX14_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX14_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX14_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX14_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX14_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX14_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX14_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX14_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX14_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX15_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX15_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX15_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX15_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX15_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX15_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX15_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX15_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX15_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX15_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX15_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX15_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX15_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX15_REC_MISC_CONFIG - Context 15 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX15_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX15_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX15_REC_SCD_PIDS_AB - Context 15 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_CD - Context 15 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_EF - Context 15 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX15_REC_SCD_PIDS_GH - Context 15 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX15_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX15_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX15_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX15_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX15_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX15_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX15_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX15_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX15_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX15_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX15_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX15_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX15_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX15_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX15_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX15_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX15_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX15_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX15_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX15_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX15_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX15_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX15_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX15_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX15_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX15_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX15_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX15_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX15_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX15_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX15_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX15_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX15_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX15_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX15_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX15_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX15_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX15_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX15_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX15_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX15_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX15_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX15_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX15_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX15_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX15_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX15_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX15_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX15_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX15_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX15_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX15_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX15_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX15_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX15_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX15_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX15_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX15_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX15_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX15_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX15_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX15_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX15_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX15_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX15_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX15_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX15_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX15_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX15_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX15_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX15_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX15_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX15_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX15_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX15_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX15_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX15_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX15_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX15_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX15_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX15_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX15_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX15_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX15_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX15_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX15_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX15_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX15_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX15_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX15_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX15_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX15_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX15_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX15_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX15_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX15_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX15_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX15_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX15_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX15_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX15_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX16_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX16_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX16_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX16_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX16_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX16_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX16_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX16_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX16_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX16_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX16_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX16_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX16_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX16_REC_MISC_CONFIG - Context 16 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX16_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX16_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX16_REC_SCD_PIDS_AB - Context 16 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_CD - Context 16 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_EF - Context 16 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX16_REC_SCD_PIDS_GH - Context 16 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX16_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX16_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX16_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX16_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX16_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX16_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX16_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX16_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX16_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX16_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX16_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX16_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX16_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX16_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX16_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX16_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX16_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX16_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX16_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX16_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX16_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX16_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX16_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX16_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX16_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX16_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX16_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX16_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX16_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX16_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX16_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX16_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX16_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX16_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX16_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX16_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX16_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX16_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX16_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX16_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX16_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX16_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX16_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX16_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX16_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX16_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX16_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX16_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX16_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX16_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX16_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX16_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX16_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX16_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX16_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX16_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX16_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX16_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX16_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX16_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX16_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX16_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX16_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX16_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX16_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX16_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX16_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX16_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX16_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX16_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX16_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX16_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX16_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX16_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX16_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX16_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX16_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX16_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX16_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX16_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX16_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX16_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX16_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX16_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX16_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX16_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX16_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX16_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX16_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX16_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX16_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX16_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX16_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX16_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX16_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX16_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX16_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX16_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX16_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX16_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX16_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX17_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX17_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX17_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX17_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX17_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX17_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX17_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX17_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX17_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX17_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX17_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX17_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX17_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX17_REC_MISC_CONFIG - Context 17 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX17_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX17_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX17_REC_SCD_PIDS_AB - Context 17 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_CD - Context 17 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_EF - Context 17 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX17_REC_SCD_PIDS_GH - Context 17 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX17_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX17_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX17_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX17_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX17_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX17_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX17_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX17_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX17_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX17_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX17_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX17_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX17_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX17_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX17_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX17_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX17_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX17_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX17_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX17_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX17_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX17_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX17_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX17_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX17_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX17_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX17_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX17_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX17_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX17_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX17_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX17_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX17_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX17_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX17_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX17_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX17_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX17_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX17_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX17_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX17_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX17_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX17_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX17_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX17_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX17_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX17_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX17_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX17_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX17_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX17_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX17_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX17_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX17_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX17_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX17_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX17_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX17_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX17_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX17_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX17_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX17_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX17_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX17_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX17_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX17_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX17_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX17_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX17_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX17_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX17_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX17_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX17_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX17_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX17_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX17_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX17_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX17_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX17_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX17_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX17_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX17_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX17_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX17_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX17_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX17_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX17_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX17_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX17_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX17_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX17_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX17_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX17_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX17_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX17_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX17_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX17_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX17_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX17_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX17_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX17_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX18_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX18_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX18_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX18_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX18_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX18_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX18_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX18_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX18_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX18_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX18_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX18_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX18_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX18_REC_MISC_CONFIG - Context 18 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX18_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX18_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX18_REC_SCD_PIDS_AB - Context 18 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_CD - Context 18 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_EF - Context 18 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX18_REC_SCD_PIDS_GH - Context 18 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX18_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX18_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX18_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX18_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX18_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX18_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX18_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX18_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX18_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX18_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX18_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX18_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX18_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX18_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX18_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX18_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX18_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX18_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX18_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX18_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX18_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX18_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX18_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX18_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX18_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX18_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX18_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX18_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX18_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX18_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX18_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX18_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX18_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX18_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX18_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX18_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX18_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX18_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX18_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX18_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX18_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX18_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX18_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX18_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX18_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX18_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX18_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX18_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX18_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX18_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX18_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX18_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX18_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX18_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX18_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX18_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX18_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX18_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX18_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX18_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX18_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX18_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX18_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX18_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX18_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX18_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX18_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX18_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX18_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX18_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX18_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX18_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX18_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX18_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX18_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX18_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX18_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX18_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX18_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX18_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX18_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX18_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX18_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX18_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX18_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX18_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX18_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX18_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX18_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX18_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX18_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX18_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX18_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX18_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX18_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX18_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX18_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX18_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX18_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX18_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX18_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX19_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX19_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX19_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX19_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX19_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX19_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX19_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX19_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX19_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX19_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX19_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX19_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX19_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX19_REC_MISC_CONFIG - Context 19 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX19_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX19_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX19_REC_SCD_PIDS_AB - Context 19 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_CD - Context 19 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_EF - Context 19 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX19_REC_SCD_PIDS_GH - Context 19 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX19_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX19_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX19_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX19_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX19_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX19_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX19_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX19_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX19_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX19_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX19_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX19_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX19_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX19_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX19_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX19_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX19_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX19_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX19_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX19_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX19_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX19_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX19_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX19_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX19_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX19_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX19_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX19_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX19_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX19_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX19_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX19_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX19_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX19_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX19_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX19_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX19_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX19_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX19_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX19_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX19_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX19_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX19_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX19_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX19_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX19_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX19_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX19_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX19_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX19_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX19_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX19_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX19_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX19_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX19_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX19_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX19_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX19_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX19_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX19_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX19_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX19_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX19_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX19_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX19_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX19_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX19_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX19_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX19_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX19_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX19_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX19_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX19_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX19_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX19_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX19_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX19_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX19_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX19_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX19_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX19_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX19_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX19_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX19_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX19_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX19_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX19_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX19_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX19_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX19_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX19_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX19_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX19_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX19_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX19_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX19_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX19_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX19_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX19_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX19_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX19_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX20_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX20_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX20_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX20_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX20_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX20_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX20_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX20_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX20_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX20_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX20_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX20_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX20_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX20_REC_MISC_CONFIG - Context 20 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX20_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX20_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX20_REC_SCD_PIDS_AB - Context 20 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_CD - Context 20 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_EF - Context 20 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX20_REC_SCD_PIDS_GH - Context 20 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX20_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX20_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX20_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX20_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX20_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX20_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX20_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX20_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX20_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX20_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX20_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX20_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX20_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX20_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX20_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX20_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX20_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX20_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX20_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX20_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX20_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX20_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX20_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX20_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX20_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX20_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX20_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX20_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX20_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX20_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX20_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX20_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX20_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX20_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX20_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX20_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX20_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX20_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX20_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX20_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX20_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX20_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX20_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX20_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX20_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX20_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX20_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX20_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX20_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX20_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX20_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX20_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX20_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX20_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX20_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX20_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX20_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX20_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX20_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX20_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX20_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX20_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX20_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX20_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX20_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX20_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX20_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX20_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX20_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX20_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX20_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX20_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX20_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX20_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX20_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX20_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX20_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX20_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX20_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX20_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX20_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX20_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX20_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX20_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX20_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX20_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX20_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX20_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX20_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX20_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX20_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX20_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX20_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX20_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX20_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX20_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX20_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX20_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX20_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX20_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX20_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX21_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX21_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX21_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX21_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX21_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX21_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX21_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX21_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX21_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX21_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX21_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX21_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX21_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX21_REC_MISC_CONFIG - Context 21 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX21_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX21_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX21_REC_SCD_PIDS_AB - Context 21 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_CD - Context 21 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_EF - Context 21 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX21_REC_SCD_PIDS_GH - Context 21 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX21_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX21_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX21_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX21_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX21_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX21_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX21_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX21_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX21_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX21_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX21_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX21_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX21_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX21_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX21_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX21_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX21_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX21_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX21_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX21_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX21_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX21_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX21_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX21_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX21_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX21_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX21_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX21_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX21_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX21_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX21_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX21_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX21_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX21_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX21_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX21_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX21_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX21_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX21_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX21_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX21_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX21_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX21_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX21_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX21_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX21_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX21_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX21_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX21_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX21_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX21_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX21_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX21_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX21_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX21_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX21_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX21_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX21_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX21_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX21_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX21_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX21_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX21_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX21_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX21_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX21_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX21_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX21_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX21_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX21_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX21_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX21_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX21_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX21_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX21_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX21_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX21_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX21_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX21_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX21_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX21_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX21_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX21_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX21_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX21_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX21_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX21_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX21_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX21_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX21_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX21_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX21_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX21_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX21_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX21_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX21_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX21_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX21_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX21_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX21_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX21_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX22_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX22_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX22_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX22_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX22_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX22_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX22_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX22_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX22_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX22_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX22_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX22_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX22_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX22_REC_MISC_CONFIG - Context 22 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX22_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX22_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX22_REC_SCD_PIDS_AB - Context 22 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_CD - Context 22 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_EF - Context 22 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX22_REC_SCD_PIDS_GH - Context 22 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX22_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX22_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX22_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX22_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX22_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX22_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX22_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX22_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX22_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX22_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX22_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX22_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX22_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX22_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX22_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX22_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX22_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX22_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX22_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX22_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX22_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX22_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX22_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX22_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX22_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX22_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX22_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX22_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX22_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX22_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX22_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX22_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX22_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX22_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX22_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX22_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX22_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX22_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX22_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX22_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX22_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX22_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX22_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX22_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX22_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX22_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX22_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX22_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX22_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX22_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX22_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX22_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX22_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX22_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX22_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX22_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX22_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX22_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX22_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX22_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX22_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX22_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX22_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX22_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX22_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX22_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX22_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX22_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX22_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX22_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX22_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX22_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX22_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX22_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX22_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX22_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX22_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX22_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX22_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX22_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX22_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX22_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX22_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX22_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX22_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX22_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX22_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX22_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX22_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX22_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX22_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX22_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX22_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX22_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX22_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX22_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX22_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX22_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX22_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX22_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX22_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *CX23_AV_CDB_WRITE_PTR - Context CDB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_WRITE_PTR :: CDB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRITE_PTR_CDB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_CDB_READ_PTR - Context CDB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_READ_PTR :: CDB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR_CDB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_READ_PTR_CDB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_BASE_PTR - Context CDB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_BASE_PTR :: CDB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR_CDB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_BASE_PTR_CDB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_CDB_END_PTR - Context CDB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_END_PTR :: CDB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR_CDB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_END_PTR_CDB_END_PTR_SHIFT        0

/***************************************************************************
 *CX23_AV_CDB_VALID_PTR - Context CDB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_VALID_PTR :: CDB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR_CDB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_VALID_PTR_CDB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_CDB_WRAPAROUND_PTR - Context CDB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_WRAPAROUND_PTR :: CDB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_WRAPAROUND_PTR_CDB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX23_AV_CDB_THRESHOLD_LEVEL - Context CDB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_THRESHOLD_LEVEL :: CDB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_CDB_THRESHOLD_LEVEL :: CDB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_THRESHOLD_LEVEL_CDB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_CDB_DEPTH - Context CDB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX23_AV_CDB_DEPTH :: CDB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX23_AV_CDB_DEPTH_CDB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX23_AV_THRESHOLDS - Context Thresholds
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_THRESHOLDS :: CONTEXT_OVERFLOW_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_OVERFLOW_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_THRESHOLDS :: CONTEXT_WRAPAROUND_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_THRESHOLDS_CONTEXT_WRAPAROUND_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_WRITE_PTR - Context ITB Write Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_WRITE_PTR :: ITB_WRITE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRITE_PTR_ITB_WRITE_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_ITB_READ_PTR - Context ITB Read Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_READ_PTR :: ITB_READ_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR_ITB_READ_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_READ_PTR_ITB_READ_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_ITB_BASE_PTR - Context ITB Base Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_BASE_PTR :: ITB_BASE_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR_ITB_BASE_PTR_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_BASE_PTR_ITB_BASE_PTR_SHIFT      0

/***************************************************************************
 *CX23_AV_ITB_END_PTR - Context ITB End Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_END_PTR :: ITB_END_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR_ITB_END_PTR_MASK         0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_END_PTR_ITB_END_PTR_SHIFT        0

/***************************************************************************
 *CX23_AV_ITB_VALID_PTR - Context ITB Valid Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_VALID_PTR :: ITB_VALID_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR_ITB_VALID_PTR_MASK     0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_VALID_PTR_ITB_VALID_PTR_SHIFT    0

/***************************************************************************
 *CX23_AV_ITB_WRAPAROUND_PTR - Context ITB Wraparound Pointer
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_WRAPAROUND_PTR :: ITB_WRAPAROUND_PTR [31:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_WRAPAROUND_PTR_ITB_WRAPAROUND_PTR_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_THRESHOLD_LEVEL - Context ITB Watermark Level
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_THRESHOLD_LEVEL :: ITB_UPPER_THRESHOLD [31:16] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_MASK 0xffff0000
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_UPPER_THRESHOLD_SHIFT 16

/* XPT_RAVE :: CX23_AV_ITB_THRESHOLD_LEVEL :: ITB_LOWER_THRESHOLD [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_THRESHOLD_LEVEL_ITB_LOWER_THRESHOLD_SHIFT 0

/***************************************************************************
 *CX23_AV_ITB_DEPTH - Context ITB Depth
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_WRAPAROUND [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WRAPAROUND_MASK        0x80000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WRAPAROUND_SHIFT       31

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_OVERFLOW [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_OVERFLOW_MASK          0x40000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_OVERFLOW_SHIFT         30

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_WMARK_INDICATOR [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_MASK   0x30000000
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_WMARK_INDICATOR_SHIFT  28

/* XPT_RAVE :: CX23_AV_ITB_DEPTH :: ITB_BUFFER_DEPTH [27:00] */
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_MASK      0x0fffffff
#define BCHP_XPT_RAVE_CX23_AV_ITB_DEPTH_ITB_BUFFER_DEPTH_SHIFT     0

/***************************************************************************
 *CX23_REC_MISC_CONFIG - Context 23 Miscellaneous Config
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco0_MASK  0xfffc0000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco0_SHIFT 18

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: EMM_EN [17:17] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_EMM_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_EMM_EN_SHIFT            17

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: IGNORE_CLEAR_SC_EVENT [16:16] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_MASK 0x00010000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_IGNORE_CLEAR_SC_EVENT_SHIFT 16

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: SC_DETECT_FOR_ALL [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_MASK  0x00008000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SC_DETECT_FOR_ALL_SHIFT 15

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: REC_AVN [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_REC_AVN_MASK            0x00004000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_REC_AVN_SHIFT           14

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: TPIT_ENABLE [13:13] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_ENABLE_MASK        0x00002000
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_ENABLE_SHIFT       13

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: TPIT_CHANNEL [12:08] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_CHANNEL_MASK       0x00001f00
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_TPIT_CHANNEL_SHIFT      8

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: reserved_for_eco1 [07:02] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco1_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: CX23_REC_MISC_CONFIG :: SCD_MAP_MODE [01:00] */
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SCD_MAP_MODE_MASK       0x00000003
#define BCHP_XPT_RAVE_CX23_REC_MISC_CONFIG_SCD_MAP_MODE_SHIFT      0

/***************************************************************************
 *CX23_REC_SCD_PIDS_AB - Context 23 SCD map PIDS A and B
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDB_VALID [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDB_VALID_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_B [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_B_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMB [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMB_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDB [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDB_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_A [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_A_SHIFT 14

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_NUMA [13:08] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_NUMA_SHIFT 8

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_PID_channels :: SCD_PIDA [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_PID_channels_SCD_PIDA_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_A [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_A_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_NUMA [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_NUMA_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: PIDA_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_PIDA_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_AB :: Mapped_SCD_via_stream_PID_values :: SCD_PIDA [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_AB_Mapped_SCD_via_stream_PID_values_SCD_PIDA_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_CD - Context 23 SCD map PIDS C and D
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDD_VALID [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDD_VALID_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_D [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_D_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMD [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMD_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDD [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDD_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_C [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_C_SHIFT 14

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_NUMC [13:08] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_NUMC_SHIFT 8

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_PID_channels :: SCD_PIDC [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_PID_channels_SCD_PIDC_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_C [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_C_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_NUMC [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_NUMC_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: PIDC_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_PIDC_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_CD :: Mapped_SCD_via_stream_PID_values :: SCD_PIDC [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_CD_Mapped_SCD_via_stream_PID_values_SCD_PIDC_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_EF - Context 23 SCD map PIDS E and F
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDF_VALID [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDF_VALID_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_F [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_F_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUMF [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUMF_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDF [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDF_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_E [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_E_SHIFT 14

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_NUME [13:08] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_NUME_SHIFT 8

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_PID_channels :: SCD_PIDE [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_PID_channels_SCD_PIDE_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_E [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_E_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_NUME [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_NUME_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: PIDE_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_PIDE_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_EF :: Mapped_SCD_via_stream_PID_values :: SCD_PIDE [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_EF_Mapped_SCD_via_stream_PID_values_SCD_PIDE_SHIFT 0

/***************************************************************************
 *CX23_REC_SCD_PIDS_GH - Context 23 SCD map PIDS G and H
 ***************************************************************************/
/* union - case Mapped_SCD_via_PID_channels [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDH_VALID [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDH_VALID_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_H [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_H_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMH [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMH_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDH [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDH_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PTS_MODE_PIDCH_G [14:14] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PTS_MODE_PIDCH_G_SHIFT 14

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_NUMG [13:08] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_MASK 0x00003f00
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_NUMG_SHIFT 8

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_PID_channels :: SCD_PIDG [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_PID_channels_SCD_PIDG_SHIFT 0

/* union - case Mapped_SCD_via_stream_PID_values [31:00] */
/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco0 [31:31] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco0_SHIFT 31

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PTS_MODE_PID_G [30:30] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PTS_MODE_PID_G_SHIFT 30

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_NUMG [29:24] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_MASK 0x3f000000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_NUMG_SHIFT 24

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco1 [23:16] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco1_SHIFT 16

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: PIDG_VALID [15:15] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_MASK 0x00008000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_PIDG_VALID_SHIFT 15

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: reserved_for_eco2 [14:13] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_MASK 0x00006000
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_reserved_for_eco2_SHIFT 13

/* XPT_RAVE :: CX23_REC_SCD_PIDS_GH :: Mapped_SCD_via_stream_PID_values :: SCD_PIDG [12:00] */
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_MASK 0x00001fff
#define BCHP_XPT_RAVE_CX23_REC_SCD_PIDS_GH_Mapped_SCD_via_stream_PID_values_SCD_PIDG_SHIFT 0

/***************************************************************************
 *CX23_AV_MISC_CONFIG1 - Context Miscellaneous Config 1 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: BAND_HOLD_EN [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_BAND_HOLD_EN_MASK       0x80000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_BAND_HOLD_EN_SHIFT      31

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: EMU_PREV_BYTE_REMOVE [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_MASK 0x40000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_BYTE_REMOVE_SHIFT 30

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: SHIFT_PTS [29:29] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_SHIFT_PTS_MASK          0x20000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_SHIFT_PTS_SHIFT         29

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: CONVERT_PTS [28:28] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONVERT_PTS_MASK        0x10000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONVERT_PTS_SHIFT       28

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: PES_SYNC_MODE [27:26] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_SYNC_MODE_MASK      0x0c000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_SYNC_MODE_SHIFT     26

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: PES_TYPE_MODE [25:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_TYPE_MODE_MASK      0x03000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_PES_TYPE_MODE_SHIFT     24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: EMU_PREV_MODE [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_MODE_MASK      0x00800000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_EMU_PREV_MODE_SHIFT     23

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: OUTPUT_FORMAT [22:21] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_OUTPUT_FORMAT_MASK      0x00600000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_OUTPUT_FORMAT_SHIFT     21

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: CONTEXT_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONTEXT_ENABLE_MASK     0x00100000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_CONTEXT_ENABLE_SHIFT    20

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: INPUT_ES_FORMAT [19:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_INPUT_ES_FORMAT_MASK    0x000f0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_INPUT_ES_FORMAT_SHIFT   16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: STREAM_ID_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_HI_MASK       0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_HI_SHIFT      8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG1 :: STREAM_ID_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_LO_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG1_STREAM_ID_LO_SHIFT      0

/***************************************************************************
 *CX23_AV_MISC_CONFIG2 - Context Miscellaneous Config 2 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: DISABLE_BEFORE_PES [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_MASK 0x80000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_DISABLE_BEFORE_PES_SHIFT 31

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: reserved_for_eco0 [30:22] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco0_MASK  0x7fc00000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco0_SHIFT 22

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: ITB_ENDIAN_CTRL [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_MASK    0x00200000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_ITB_ENDIAN_CTRL_SHIFT   21

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: CDB_ENDIAN_CTRL [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_MASK    0x00100000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CDB_ENDIAN_CTRL_SHIFT   20

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: reserved_for_eco1 [19:12] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco1_MASK  0x000ff000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_reserved_for_eco1_SHIFT 12

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: IP_MODE_EN [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_IP_MODE_EN_MASK         0x00000800
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_IP_MODE_EN_SHIFT        11

/* XPT_RAVE :: CX23_AV_MISC_CONFIG2 :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG2_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *CX23_AV_MISC_CONFIG3 - Context Miscellaneous Config 3 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_HI_SHIFT 24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_SID_EXCLUDE_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_SID_EXCLUDE_LO_SHIFT 16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PCR_RTS_EN [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PCR_RTS_EN_MASK         0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PCR_RTS_EN_SHIFT        15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_PRV_HDR_DMEM [14:14] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_MASK 0x00004000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PRV_HDR_DMEM_SHIFT 14

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: ENABLE_BPP_SEARCH [13:13] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_MASK  0x00002000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_ENABLE_BPP_SEARCH_SHIFT 13

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CHK_PACK_HDR_IN_AF [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_MASK 0x00001000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CHK_PACK_HDR_IN_AF_SHIFT 12

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CP_PERM_CHANGE_DETECT [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_MASK 0x00000800
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CP_PERM_CHANGE_DETECT_SHIFT 11

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: PES_EXT_SEARCH_MODE [10:09] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_MASK 0x00000600
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_PES_EXT_SEARCH_MODE_SHIFT 9

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: CDB_ITB_DEPTH_MODE [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_MASK 0x00000100
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_CDB_ITB_DEPTH_MODE_SHIFT 8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_PKT_ERRORS [07:07] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_MASK 0x00000080
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_PKT_ERRORS_SHIFT 7

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: DISABLE_CC_CHECK [06:06] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_CC_CHECK_MASK   0x00000040
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_DISABLE_CC_CHECK_SHIFT  6

/* XPT_RAVE :: CX23_AV_MISC_CONFIG3 :: MAX_COMPARE_PATTERNS [05:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_MASK 0x0000003f
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG3_MAX_COMPARE_PATTERNS_SHIFT 0

/***************************************************************************
 *CX23_AV_INTERRUPT_ENABLES - Context Interrupt Enables
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_reserved0_MASK     0xfffff000
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_reserved0_SHIFT    12

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_UPPER_THRESH_INT_EN [11:11] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_MASK 0x00000800
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_UPPER_THRESH_INT_EN_SHIFT 11

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_LOWER_THRESH_INT_EN [10:10] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_MASK 0x00000400
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_LOWER_THRESH_INT_EN_SHIFT 10

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_UPPER_THRESH_INT_EN [09:09] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_MASK 0x00000200
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_UPPER_THRESH_INT_EN_SHIFT 9

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_LOWER_THRESH_INT_EN [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_MASK 0x00000100
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_LOWER_THRESH_INT_EN_SHIFT 8

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: LAST_CMD_INT_EN [07:07] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_MASK 0x00000080
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_LAST_CMD_INT_EN_SHIFT 7

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: SPLICE_INT_EN [06:06] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_MASK 0x00000040
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_SPLICE_INT_EN_SHIFT 6

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: ITB_OVERFLOW_INT_EN [05:05] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_MASK 0x00000020
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_ITB_OVERFLOW_INT_EN_SHIFT 5

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CDB_OVERFLOW_INT_EN [04:04] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_MASK 0x00000010
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CDB_OVERFLOW_INT_EN_SHIFT 4

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: CC_ERROR_INT_EN [03:03] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_MASK 0x00000008
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_CC_ERROR_INT_EN_SHIFT 3

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: TEI_ERROR_INT_EN [02:02] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_MASK 0x00000004
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_TEI_ERROR_INT_EN_SHIFT 2

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: PUSI_ERROR_INT_EN [01:01] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_MASK 0x00000002
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_PUSI_ERROR_INT_EN_SHIFT 1

/* XPT_RAVE :: CX23_AV_INTERRUPT_ENABLES :: EMU_ERROR_INT_EN [00:00] */
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX23_AV_INTERRUPT_ENABLES_EMU_ERROR_INT_EN_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_CONTROL - Context Comparator 1 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: CASCADE_ENABLE [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_CASCADE_ENABLE_MASK    0x00200000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_CASCADE_ENABLE_SHIFT   21

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: NUM_COMPARE_BYTES [19:17] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_MASK 0x000e0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX23_AV_COMP1_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX23_AV_COMP1_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_COMPARE_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP1_COMPARE_VAL :: COMP1_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_COMPARE_VAL_COMP1_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP1_MASK_VAL :: COMP1_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_MASK_VAL_COMP1_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_FILTER_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_D :: COMP1_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_D_COMP1_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_D :: COMP1_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_D_COMP1_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_C :: COMP1_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_C_COMP1_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_C :: COMP1_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_C_COMP1_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_B :: COMP1_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_B_COMP1_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_B :: COMP1_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_B_COMP1_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Exclusion_Value_A :: COMP1_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Exclusion_Value_A_COMP1_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_VAL :: Inclusion_Range_A :: COMP1_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_VAL_Inclusion_Range_A_COMP1_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP1_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP1_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_D_COMP1_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP1_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_D_COMP1_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP1_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_C_COMP1_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP1_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_C_COMP1_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP1_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_B_COMP1_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP1_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_B_COMP1_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP1_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Exclusion_Mask_A_COMP1_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP1_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP1_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP1_FILTER_MASK_VAL_Inclusion_Range_A_COMP1_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_CONTROL - Context Comparator 2 Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco0 [31:27] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco0_MASK 0xf8000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco0_SHIFT 27

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: ALIGNMENT_EN [26:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_ALIGNMENT_EN_MASK      0x04000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_ALIGNMENT_EN_SHIFT     26

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ES_DATA [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ES_DATA_MASK   0x02000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ES_DATA_SHIFT  25

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_PES_HDR_DATA [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_PES_HDR_DATA_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ADAPTATION_FIELD [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_MASK 0x00800000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ADAPTATION_FIELD_SHIFT 23

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMPARE_ALL_DATA [22:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ALL_DATA_MASK  0x00400000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMPARE_ALL_DATA_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco1 [21:21] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco1_MASK 0x00200000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco1_SHIFT 21

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: VALID_BYTE_ENABLE [20:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_MASK 0x00100000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_VALID_BYTE_ENABLE_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: reserved_for_eco2 [19:19] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco2_MASK 0x00080000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_reserved_for_eco2_SHIFT 19

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: NUM_COMPARE_BYTES [18:17] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_MASK 0x00060000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_NUM_COMPARE_BYTES_SHIFT 17

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: REPEAT_BYTE [16:13] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_REPEAT_BYTE_MASK       0x0001e000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_REPEAT_BYTE_SHIFT      13

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: COMP_ENABLE [12:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMP_ENABLE_MASK       0x00001000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_COMP_ENABLE_SHIFT      12

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BYTE [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BYTE_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_START_BIT [09:07] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_MASK 0x00000380
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_START_BIT_SHIFT 7

/* XPT_RAVE :: CX23_AV_COMP2_CONTROL :: DATA_EXTRACT_NUM_BITS [06:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_MASK 0x0000007f
#define BCHP_XPT_RAVE_CX23_AV_COMP2_CONTROL_DATA_EXTRACT_NUM_BITS_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_COMPARE_VAL - Context Comparator 2 32-bit compare value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP2_COMPARE_VAL :: COMP2_COMPARE_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_COMPARE_VAL_COMP2_COMPARE_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_MASK_VAL - Context Comparator 2 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_0 [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_0_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_1 [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_1_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_2 [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_2_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP2_MASK_VAL :: COMP2_MASK_VAL_3 [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_MASK_VAL_COMP2_MASK_VAL_3_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_FILTER_VAL - Context Comparator 1 32-bit compare value
 ***************************************************************************/
/* union - case Exclusion_Value_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_D :: COMP2_EXCLUSION_VAL_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_D_COMP2_EXCLUSION_VAL_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_D :: COMP2_RANGED_HI [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_D_COMP2_RANGED_HI_SHIFT 24

/* union - case Exclusion_Value_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_C :: COMP2_EXCLUSION_VAL_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_C_COMP2_EXCLUSION_VAL_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_C :: COMP2_RANGEC_HI [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_C_COMP2_RANGEC_HI_SHIFT 16

/* union - case Exclusion_Value_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_B :: COMP2_EXCLUSION_VAL_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_B_COMP2_EXCLUSION_VAL_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_B :: COMP2_RANGEB_HI [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_B_COMP2_RANGEB_HI_SHIFT 8

/* union - case Exclusion_Value_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Exclusion_Value_A :: COMP2_EXCLUSION_VAL_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Exclusion_Value_A_COMP2_EXCLUSION_VAL_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_VAL :: Inclusion_Range_A :: COMP2_RANGEA_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_VAL_Inclusion_Range_A_COMP2_RANGEA_HI_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP2_FILTER_MASK_VAL - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* union - case Exclusion_Mask_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_D :: COMP2_EXCLUSION_MASK_D [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_D_COMP2_EXCLUSION_MASK_D_SHIFT 24

/* union - case Inclusion_Range_D [31:24] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_D :: COMP2_RANGED_LO [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_MASK 0xff000000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_D_COMP2_RANGED_LO_SHIFT 24

/* union - case Exclusion_Mask_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_C :: COMP2_EXCLUSION_MASK_C [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_C_COMP2_EXCLUSION_MASK_C_SHIFT 16

/* union - case Inclusion_Range_C [23:16] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_C :: COMP2_RANGEC_LO [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_MASK 0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_C_COMP2_RANGEC_LO_SHIFT 16

/* union - case Exclusion_Mask_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_B :: COMP2_EXCLUSION_MASK_B [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_B_COMP2_EXCLUSION_MASK_B_SHIFT 8

/* union - case Inclusion_Range_B [15:08] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_B :: COMP2_RANGEB_LO [15:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_MASK 0x0000ff00
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_B_COMP2_RANGEB_LO_SHIFT 8

/* union - case Exclusion_Mask_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Exclusion_Mask_A :: COMP2_EXCLUSION_MASK_A [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Exclusion_Mask_A_COMP2_EXCLUSION_MASK_A_SHIFT 0

/* union - case Inclusion_Range_A [07:00] */
/* XPT_RAVE :: CX23_AV_COMP2_FILTER_MASK_VAL :: Inclusion_Range_A :: COMP2_RANGEA_LO [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_MASK 0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_COMP2_FILTER_MASK_VAL_Inclusion_Range_A_COMP2_RANGEA_LO_SHIFT 0

/***************************************************************************
 *CX23_AV_COMP12_FILTER_MODE - Context Comparator 1 32-bit mask value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_D [31:30] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_MASK 0xc0000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_D_SHIFT 30

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_D [29:28] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_MASK 0x30000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_D_SHIFT 28

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_C [27:26] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_MASK 0x0c000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_C_SHIFT 26

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_C [25:24] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_MASK 0x03000000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_C_SHIFT 24

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_B [23:22] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_MASK 0x00c00000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_B_SHIFT 22

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_B [21:20] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_MASK 0x00300000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_B_SHIFT 20

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_FUNC_A [19:18] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_MASK 0x000c0000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_FUNC_A_SHIFT 18

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP1_FILT_OFFSET_A [17:16] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_MASK 0x00030000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP1_FILT_OFFSET_A_SHIFT 16

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_D [15:14] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_MASK 0x0000c000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_D_SHIFT 14

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_D [13:12] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_MASK 0x00003000
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_D_SHIFT 12

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_C [11:10] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_MASK 0x00000c00
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_C_SHIFT 10

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_C [09:08] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_MASK 0x00000300
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_C_SHIFT 8

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_B [07:06] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_MASK 0x000000c0
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_B_SHIFT 6

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_B [05:04] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_MASK 0x00000030
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_B_SHIFT 4

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_FUNC_A [03:02] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_FUNC_A_SHIFT 2

/* XPT_RAVE :: CX23_AV_COMP12_FILTER_MODE :: COMP2_FILT_OFFSET_A [01:00] */
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_MASK 0x00000003
#define BCHP_XPT_RAVE_CX23_AV_COMP12_FILTER_MODE_COMP2_FILT_OFFSET_A_SHIFT 0

/***************************************************************************
 *CX23_AV_PID_STREAM_ID - Context PID and Stream ID Filter Value
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: PRV_HDR_ITB_EN [31:31] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_MASK    0x80000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PRV_HDR_ITB_EN_SHIFT   31

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: PID_VALID [30:30] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PID_VALID_MASK         0x40000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_PID_VALID_SHIFT        30

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: AUD_FRAME_INFO [29:26] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_AUD_FRAME_INFO_MASK    0x3c000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_AUD_FRAME_INFO_SHIFT   26

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: SSID_ENABLE [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SSID_ENABLE_MASK       0x02000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SSID_ENABLE_SHIFT      25

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: SPLICE_EN [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SPLICE_EN_MASK         0x01000000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_SPLICE_EN_SHIFT        24

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: reserved_for_eco0 [23:21] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_reserved_for_eco0_MASK 0x00e00000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_reserved_for_eco0_SHIFT 21

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: BAND_NUM [20:16] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_BAND_NUM_MASK          0x001f0000
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_BAND_NUM_SHIFT         16

/* XPT_RAVE :: CX23_AV_PID_STREAM_ID :: FILTER_PID_STREAM_ID [15:00] */
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_MASK 0x0000ffff
#define BCHP_XPT_RAVE_CX23_AV_PID_STREAM_ID_FILTER_PID_STREAM_ID_SHIFT 0

/***************************************************************************
 *CX23_REC_CTRL1 - Record Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_CTRL1 :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco0_MASK        0xffff0000
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco0_SHIFT       16

/* XPT_RAVE :: CX23_REC_CTRL1 :: DTV2MPEG_PADNUM [15:08] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV2MPEG_PADNUM_MASK          0x0000ff00
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV2MPEG_PADNUM_SHIFT         8

/* XPT_RAVE :: CX23_REC_CTRL1 :: reserved_for_eco1 [07:06] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco1_MASK        0x000000c0
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_reserved_for_eco1_SHIFT       6

/* XPT_RAVE :: CX23_REC_CTRL1 :: ATSC_SCRAM_CTRL [05:05] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_ATSC_SCRAM_CTRL_MASK          0x00000020
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_ATSC_SCRAM_CTRL_SHIFT         5

/* XPT_RAVE :: CX23_REC_CTRL1 :: PARSE_SC [04:04] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_PARSE_SC_MASK                 0x00000010
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_PARSE_SC_SHIFT                4

/* XPT_RAVE :: CX23_REC_CTRL1 :: SEAMLESS_PAUSE_MODE [03:03] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_SEAMLESS_PAUSE_MODE_MASK      0x00000008
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_SEAMLESS_PAUSE_MODE_SHIFT     3

/* XPT_RAVE :: CX23_REC_CTRL1 :: DTV_PF_TOGGLE_DIS [02:02] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV_PF_TOGGLE_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_DTV_PF_TOGGLE_DIS_SHIFT       2

/* XPT_RAVE :: CX23_REC_CTRL1 :: REC_DTV2MPG_EN [01:01] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_DTV2MPG_EN_MASK           0x00000002
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_DTV2MPG_EN_SHIFT          1

/* XPT_RAVE :: CX23_REC_CTRL1 :: REC_TIMESTAMP_ENABLE [00:00] */
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_TIMESTAMP_ENABLE_MASK     0x00000001
#define BCHP_XPT_RAVE_CX23_REC_CTRL1_REC_TIMESTAMP_ENABLE_SHIFT    0

/***************************************************************************
 *CX23_REC_INIT_TS - Record Initial Timestamp Value Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_INIT_TS :: INIT_TS [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS_INIT_TS_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_INIT_TS_INIT_TS_SHIFT               0

/***************************************************************************
 *CX23_REC_TS_CTRL - Record Timestamp Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TS_CTRL :: reserved_for_eco0 [31:06] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_reserved_for_eco0_MASK      0xffffffc0
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_reserved_for_eco0_SHIFT     6

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_CHECK_DIS [05:05] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_CHECK_DIS_MASK           0x00000020
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_CHECK_DIS_SHIFT          5

/* XPT_RAVE :: CX23_REC_TS_CTRL :: REC_TIMESTAMP_MODE [04:03] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_REC_TIMESTAMP_MODE_MASK     0x00000018
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_REC_TIMESTAMP_MODE_SHIFT    3

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_INIT_EN [02:02] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_INIT_EN_MASK             0x00000004
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_INIT_EN_SHIFT            2

/* XPT_RAVE :: CX23_REC_TS_CTRL :: TS_USER_BITS [01:00] */
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_USER_BITS_MASK           0x00000003
#define BCHP_XPT_RAVE_CX23_REC_TS_CTRL_TS_USER_BITS_SHIFT          0

/***************************************************************************
 *CX23_REC_TIME_CONFIG - Record Time Configuration Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: reserved_for_eco0 [31:25] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_reserved_for_eco0_MASK  0xfe000000
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_reserved_for_eco0_SHIFT 25

/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: REC_COUNT_MODE [24:24] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_COUNT_MODE_MASK     0x01000000
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_COUNT_MODE_SHIFT    24

/* XPT_RAVE :: CX23_REC_TIME_CONFIG :: REC_TIMEOUT_VAL [23:00] */
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_TIMEOUT_VAL_MASK    0x00ffffff
#define BCHP_XPT_RAVE_CX23_REC_TIME_CONFIG_REC_TIMEOUT_VAL_SHIFT   0

/***************************************************************************
 *CX23_AV_MISC_CONFIG4 - Context Miscellaneous Config 4 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: RESERVED_CONFIG [31:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_RESERVED_CONFIG_MASK    0xff000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_RESERVED_CONFIG_SHIFT   24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco0 [23:23] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco0_MASK  0x00800000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco0_SHIFT 23

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_DEP [22:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_DEP_MASK    0x007f0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_DEP_SHIFT   16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco1_MASK  0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco1_SHIFT 15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_IND [14:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_IND_MASK    0x00007f00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_IND_SHIFT   8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: reserved_for_eco2 [07:02] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco2_MASK  0x000000fc
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_reserved_for_eco2_SHIFT 2

/* XPT_RAVE :: CX23_AV_MISC_CONFIG4 :: PES_SID_EXT_MODE [01:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_MODE_MASK   0x00000003
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG4_PES_SID_EXT_MODE_SHIFT  0

/***************************************************************************
 *CX23_PIC_CTR - Picture Counter register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_CTR :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_reserved0_SHIFT                 16

/* XPT_RAVE :: CX23_PIC_CTR :: VALUE [15:00] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_VALUE_MASK                      0x0000ffff
#define BCHP_XPT_RAVE_CX23_PIC_CTR_VALUE_SHIFT                     0

/***************************************************************************
 *CX23_PIC_CTR_MODE - Picture Counter Mode Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_CTR_MODE :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved0_MASK             0x80000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved0_SHIFT            31

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: Valid_PIC_CTR_VALUE [30:28] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_MASK   0x70000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_Valid_PIC_CTR_VALUE_SHIFT  28

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: PIC_CTR_EN [27:27] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_EN_MASK            0x08000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_EN_SHIFT           27

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: reserved1 [26:26] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved1_MASK             0x04000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_reserved1_SHIFT            26

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: PIC_CTR_MODE [25:24] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_MODE_MASK          0x03000000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_PIC_CTR_MODE_SHIFT         24

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV0 [23:16] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV0_MASK                  0x00ff0000
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV0_SHIFT                 16

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV1 [15:08] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV1_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV1_SHIFT                 8

/* XPT_RAVE :: CX23_PIC_CTR_MODE :: SCV2 [07:00] */
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV2_MASK                  0x000000ff
#define BCHP_XPT_RAVE_CX23_PIC_CTR_MODE_SCV2_SHIFT                 0

/***************************************************************************
 *CX23_REC_TIMER - Record Timer Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_TIMER :: REC_TIMER [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_TIMER_REC_TIMER_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_TIMER_REC_TIMER_SHIFT               0

/***************************************************************************
 *CX23_REC_STATE0 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE0 :: reserved_for_eco0 [31:18] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco0_MASK       0xfffc0000
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco0_SHIFT      18

/* XPT_RAVE :: CX23_REC_STATE0 :: REC_INIT_TIME_LO [17:08] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INIT_TIME_LO_MASK        0x0003ff00
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INIT_TIME_LO_SHIFT       8

/* XPT_RAVE :: CX23_REC_STATE0 :: reserved_for_eco1 [07:04] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco1_MASK       0x000000f0
#define BCHP_XPT_RAVE_CX23_REC_STATE0_reserved_for_eco1_SHIFT      4

/* XPT_RAVE :: CX23_REC_STATE0 :: LAST_CONV_TIME_STAMP_HI [03:02] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_LAST_CONV_TIME_STAMP_HI_MASK 0x0000000c
#define BCHP_XPT_RAVE_CX23_REC_STATE0_LAST_CONV_TIME_STAMP_HI_SHIFT 2

/* XPT_RAVE :: CX23_REC_STATE0 :: TS_INITIALIZED [01:01] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_TS_INITIALIZED_MASK          0x00000002
#define BCHP_XPT_RAVE_CX23_REC_STATE0_TS_INITIALIZED_SHIFT         1

/* XPT_RAVE :: CX23_REC_STATE0 :: REC_INITIALIZED [00:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INITIALIZED_MASK         0x00000001
#define BCHP_XPT_RAVE_CX23_REC_STATE0_REC_INITIALIZED_SHIFT        0

/***************************************************************************
 *CX23_REC_STATE1 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE1 :: REC_INIT_TIME_HI [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE1_REC_INIT_TIME_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE1_REC_INIT_TIME_HI_SHIFT       0

/***************************************************************************
 *CX23_REC_STATE2 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE2 :: INT_TIME_STAMP [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE2_INT_TIME_STAMP_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE2_INT_TIME_STAMP_SHIFT         0

/***************************************************************************
 *CX23_REC_STATE2b - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE2b :: LAST_CONV_TIME_STAMP_LO [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_STATE2b_LAST_CONV_TIME_STAMP_LO_SHIFT 0

/***************************************************************************
 *CX23_REC_STATE3 - Record State Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_STATE3 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_reserved_for_eco0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_CX23_REC_STATE3_reserved_for_eco0_SHIFT      9

/* XPT_RAVE :: CX23_REC_STATE3 :: REC_DSS_PARITY [08:08] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_DSS_PARITY_MASK          0x00000100
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_DSS_PARITY_SHIFT         8

/* XPT_RAVE :: CX23_REC_STATE3 :: REC_COUNT_HI [07:00] */
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_COUNT_HI_MASK            0x000000ff
#define BCHP_XPT_RAVE_CX23_REC_STATE3_REC_COUNT_HI_SHIFT           0

/***************************************************************************
 *CX23_REC_COUNT - Record Packet Count Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_REC_COUNT :: REC_COUNT [31:00] */
#define BCHP_XPT_RAVE_CX23_REC_COUNT_REC_COUNT_MASK                0xffffffff
#define BCHP_XPT_RAVE_CX23_REC_COUNT_REC_COUNT_SHIFT               0

/***************************************************************************
 *CX23_PIC_INC_DEC_CTRL - Picture Counter Increment/Decrement/Reset Control Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: reserved0 [31:18] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_reserved0_MASK         0xfffc0000
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_reserved0_SHIFT        18

/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: INC_DEC_MODE [17:16] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_MODE_MASK      0x00030000
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_MODE_SHIFT     16

/* XPT_RAVE :: CX23_PIC_INC_DEC_CTRL :: INC_DEC_VALUE [15:00] */
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_VALUE_MASK     0x0000ffff
#define BCHP_XPT_RAVE_CX23_PIC_INC_DEC_CTRL_INC_DEC_VALUE_SHIFT    0

/***************************************************************************
 *CX23_SC - Scrambling Control Monitor Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_SC :: RESERVED_FOR_FW_0 [31:08] */
#define BCHP_XPT_RAVE_CX23_SC_RESERVED_FOR_FW_0_MASK               0xffffff00
#define BCHP_XPT_RAVE_CX23_SC_RESERVED_FOR_FW_0_SHIFT              8

/* XPT_RAVE :: CX23_SC :: SC_ENABLE [07:07] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ENABLE_MASK                       0x00000080
#define BCHP_XPT_RAVE_CX23_SC_SC_ENABLE_SHIFT                      7

/* XPT_RAVE :: CX23_SC :: SC_PUSI_VALID [06:06] */
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_VALID_MASK                   0x00000040
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_VALID_SHIFT                  6

/* XPT_RAVE :: CX23_SC :: SC_PUSI [05:04] */
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_MASK                         0x00000030
#define BCHP_XPT_RAVE_CX23_SC_SC_PUSI_SHIFT                        4

/* XPT_RAVE :: CX23_SC :: SC_OR_MODE [03:03] */
#define BCHP_XPT_RAVE_CX23_SC_SC_OR_MODE_MASK                      0x00000008
#define BCHP_XPT_RAVE_CX23_SC_SC_OR_MODE_SHIFT                     3

/* XPT_RAVE :: CX23_SC :: SC_ALL_VALID [02:02] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_VALID_MASK                    0x00000004
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_VALID_SHIFT                   2

/* XPT_RAVE :: CX23_SC :: SC_ALL [01:00] */
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_MASK                          0x00000003
#define BCHP_XPT_RAVE_CX23_SC_SC_ALL_SHIFT                         0

/***************************************************************************
 *CX23_AV_MISC_CONFIG5 - Context Miscellaneous Config 5 Register
 ***************************************************************************/
/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_1 [31:26] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_MASK  0xfc000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_1_SHIFT 26

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ITB_OVFL_INT_STATUS [25:25] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_MASK 0x02000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ITB_OVFL_INT_STATUS_SHIFT 25

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: CDB_OVFL_INT_STATUS [24:24] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_MASK 0x01000000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_CDB_OVFL_INT_STATUS_SHIFT 24

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ASF_HEADER_LENGTH [23:16] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_MASK  0x00ff0000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_HEADER_LENGTH_SHIFT 16

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ASF_ENABLE [15:15] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_ENABLE_MASK         0x00008000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_ENABLE_SHIFT        15

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: ASF_AV_MODE [14:14] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_AV_MODE_MASK        0x00004000
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_ASF_AV_MODE_SHIFT       14

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: RESERVED_FOR_FW_2 [13:09] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_MASK  0x00003e00
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_RESERVED_FOR_FW_2_SHIFT 9

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: VCT_PID_EN [08:08] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_PID_EN_MASK         0x00000100
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_PID_EN_SHIFT        8

/* XPT_RAVE :: CX23_AV_MISC_CONFIG5 :: VCT_TABLE_ID [07:00] */
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_TABLE_ID_MASK       0x000000ff
#define BCHP_XPT_RAVE_CX23_AV_MISC_CONFIG5_VCT_TABLE_ID_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_1 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_1_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_2 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_2_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_RAVE_Reg_3 - Reserved Rave Register for future use
 ***************************************************************************/
/* XPT_RAVE :: CX23_RAVE_Reg_3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3_reserved_for_eco0_MASK       0xffffffff
#define BCHP_XPT_RAVE_CX23_RAVE_Reg_3_reserved_for_eco0_SHIFT      0

/***************************************************************************
 *CX23_ATSOFFSET_CONFIG - Config register for ATS OFFSET feature
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: SW_ATSOFFSET_ENABLE [10:10] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_MASK 0x00000400
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_SW_ATSOFFSET_ENABLE_SHIFT 10

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: PCR_PID_CH_CHANGED [09:09] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_MASK 0x00000200
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_CHANGED_SHIFT 9

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: ATSOFFSET_ENABLE [08:08] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_MASK  0x00000100
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_ATSOFFSET_ENABLE_SHIFT 8

/* XPT_RAVE :: CX23_ATSOFFSET_CONFIG :: PCR_PID_CH [07:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_MASK        0x000000ff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_CONFIG_PCR_PID_CH_SHIFT       0

/***************************************************************************
 *CX23_ATSOFFSET_OFFSET_MAGNITUDE - 32 bit magnitude of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_OFFSET_MAGNITUDE :: ATS_OFFSET_MAGNITUDE [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_MASK 0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_MAGNITUDE_ATS_OFFSET_MAGNITUDE_SHIFT 0

/***************************************************************************
 *CX23_ATSOFFSET_OFFSET_SIGN_BIT - Sign bit of the 33 bit signed ATS offset
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_OFFSET_SIGN_BIT :: reserved_for_eco0 [31:01] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_reserved_for_eco0_SHIFT 1

/* XPT_RAVE :: CX23_ATSOFFSET_OFFSET_SIGN_BIT :: ATS_OFSET_SIGN [00:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_MASK 0x00000001
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_OFFSET_SIGN_BIT_ATS_OFSET_SIGN_SHIFT 0

/***************************************************************************
 *CX23_ATSOFFSET_PCR - PCR value of the last PCR packet
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_PCR :: PCR [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PCR_PCR_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_PCR_PCR_SHIFT                 0

/***************************************************************************
 *CX23_ATSOFFSET_ATS - ATS of the last packet carrying PCR
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_ATS :: ATS [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ATS_ATS_MASK                  0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ATS_ATS_SHIFT                 0

/***************************************************************************
 *CX23_ATSOFFSET_ADJ_ATS - Adjusted ATS of the last packet
 ***************************************************************************/
/* XPT_RAVE :: CX23_ATSOFFSET_ADJ_ATS :: ADJ_ATS [31:00] */
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ADJ_ATS_ADJ_ATS_MASK          0xffffffff
#define BCHP_XPT_RAVE_CX23_ATSOFFSET_ADJ_ATS_ADJ_ATS_SHIFT         0

/***************************************************************************
 *SCD0_SCD_MISC_CONFIG - SCD 0 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD0_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD0_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD0_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD0_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD0_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD0_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD0_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD0_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD0_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD0_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD0_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD0_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_MISC_CONFIG - SCD 1 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD1_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD1_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD1_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD1_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD1_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD1_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD1_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD1_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD1_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD1_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD1_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD1_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_MISC_CONFIG - SCD 2 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD2_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD2_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD2_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD2_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD2_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD2_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD2_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD2_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD2_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD2_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD2_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD2_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_MISC_CONFIG - SCD 3 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD3_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD3_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD3_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD3_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD3_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD3_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD3_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD3_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD3_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD3_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD3_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD3_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_MISC_CONFIG - SCD 4 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD4_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD4_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD4_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD4_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD4_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD4_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD4_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD4_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD4_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD4_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD4_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD4_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_MISC_CONFIG - SCD 5 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD5_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD5_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD5_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD5_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD5_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD5_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD5_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD5_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD5_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD5_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD5_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD5_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_MISC_CONFIG - SCD 6 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD6_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD6_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD6_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD6_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD6_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD6_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD6_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD6_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD6_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD6_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD6_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD6_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_MISC_CONFIG - SCD 7 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD7_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD7_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD7_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD7_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD7_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD7_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD7_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD7_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD7_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD7_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD7_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD7_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_MISC_CONFIG - SCD 8 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD8_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD8_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD8_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD8_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD8_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD8_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD8_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD8_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD8_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD8_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD8_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD8_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_MISC_CONFIG - SCD 9 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_reserved_for_eco0_MASK  0xfffff800
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD9_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK  0x000007ff
#define BCHP_XPT_RAVE_SCD9_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE0_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE1_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE2_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3_reserved_for_eco0_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PES_STATE3_reserved_for_eco0_SHIFT  0

/***************************************************************************
 *SCD9_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK   0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT  0

/***************************************************************************
 *SCD9_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0_COUNT_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE0_COUNT_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1_COUNT_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE1_COUNT_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD9_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE2_COUNT_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3_MATCH_STACK1_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE3_MATCH_STACK1_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4_MATCH_STACK0_HI_MASK         0xffffffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE4_MATCH_STACK0_HI_SHIFT        0

/***************************************************************************
 *SCD9_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK1_LO_MASK         0xffff0000
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK1_LO_SHIFT        16

/* XPT_RAVE :: SCD9_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK0_LO_MASK         0x0000ffff
#define BCHP_XPT_RAVE_SCD9_SCD_STATE5_MATCH_STACK0_LO_SHIFT        0

/***************************************************************************
 *SCD9_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD9_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD9_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD9_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_MISC_CONFIG - SCD 10 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD10_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD10_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD10_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD10_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD10_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD10_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD10_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD10_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD10_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD10_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_MISC_CONFIG - SCD 11 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD11_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD11_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD11_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD11_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD11_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD11_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD11_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD11_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD11_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD11_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_MISC_CONFIG - SCD 12 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD12_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD12_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD12_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD12_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD12_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD12_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD12_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD12_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD12_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD12_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_MISC_CONFIG - SCD 13 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD13_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD13_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD13_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD13_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD13_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD13_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD13_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD13_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD13_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD13_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_MISC_CONFIG - SCD 14 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD14_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD14_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD14_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD14_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD14_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD14_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD14_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD14_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD14_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD14_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_MISC_CONFIG - SCD 15 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD15_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD15_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD15_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD15_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD15_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD15_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD15_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD15_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD15_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD15_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_MISC_CONFIG - SCD 16 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD16_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD16_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD16_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD16_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD16_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD16_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD16_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD16_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD16_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD16_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_MISC_CONFIG - SCD 17 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD17_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD17_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD17_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD17_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD17_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD17_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD17_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD17_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD17_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD17_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_MISC_CONFIG - SCD 18 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD18_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD18_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD18_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD18_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD18_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD18_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD18_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD18_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD18_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD18_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_MISC_CONFIG - SCD 19 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD19_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD19_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD19_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD19_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD19_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD19_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD19_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD19_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD19_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD19_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_MISC_CONFIG - SCD 20 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD20_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD20_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD20_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD20_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD20_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD20_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD20_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD20_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD20_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD20_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_MISC_CONFIG - SCD 21 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD21_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD21_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD21_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD21_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD21_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD21_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD21_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD21_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD21_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD21_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_MISC_CONFIG - SCD 22 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD22_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD22_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD22_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD22_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD22_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD22_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD22_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD22_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD22_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD22_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_MISC_CONFIG - SCD 23 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD23_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD23_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD23_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD23_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD23_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD23_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD23_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD23_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD23_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD23_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_MISC_CONFIG - SCD 24 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD24_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD24_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD24_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD24_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD24_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD24_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD24_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD24_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD24_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD24_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_MISC_CONFIG - SCD 25 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD25_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD25_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD25_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD25_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD25_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD25_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD25_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD25_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD25_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD25_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_MISC_CONFIG - SCD 26 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD26_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD26_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD26_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD26_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD26_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD26_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD26_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD26_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD26_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD26_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_MISC_CONFIG - SCD 27 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD27_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD27_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD27_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD27_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD27_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD27_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD27_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD27_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD27_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD27_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_MISC_CONFIG - SCD 28 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD28_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD28_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD28_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD28_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD28_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD28_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD28_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD28_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD28_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD28_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_MISC_CONFIG - SCD 29 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD29_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD29_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD29_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD29_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD29_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD29_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD29_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD29_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD29_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD29_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_MISC_CONFIG - SCD 30 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD30_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD30_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD30_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD30_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD30_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD30_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD30_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD30_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD30_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD30_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_MISC_CONFIG - SCD 31 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD31_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD31_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD31_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD31_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD31_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD31_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD31_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD31_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD31_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD31_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_MISC_CONFIG - SCD 32 Misc Config Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_MISC_CONFIG :: reserved_for_eco0 [31:11] */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_reserved_for_eco0_MASK 0xfffff800
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_reserved_for_eco0_SHIFT 11

/* XPT_RAVE :: SCD32_SCD_MISC_CONFIG :: CONTEXT_DMEM_BASE [10:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_MASK 0x000007ff
#define BCHP_XPT_RAVE_SCD32_SCD_MISC_CONFIG_CONTEXT_DMEM_BASE_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE4 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE4_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE5 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE5_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE6 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE6 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE6_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE7 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE7 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE7_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE8 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE8 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE8_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE9 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE9 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE9_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE10 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE10 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE10_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_COMP_STATE11 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_COMP_STATE11 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_COMP_STATE11_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_COMP_STATE0 - Reserved Comparator State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_COMP_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_COMP_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PES_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PES_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3_reserved_for_eco0_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PES_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_PACKET_COUNT - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_PACKET_COUNT :: CX_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT_CX_PACKET_COUNT_MASK  0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_PACKET_COUNT_CX_PACKET_COUNT_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_PES_STATE0 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_PES_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVE_PES_STATE1 - Reserved PES State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVE_PES_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVE_PES_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_SCD_STATE0 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE0 :: COUNT_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0_COUNT_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE0_COUNT_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE1 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE1 :: COUNT_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1_COUNT_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE1_COUNT_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE2 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE2 :: COUNT_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD32_SCD_STATE2 :: COUNT_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE2_COUNT_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE3 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE3 :: MATCH_STACK1_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3_MATCH_STACK1_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE3_MATCH_STACK1_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE4 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE4 :: MATCH_STACK0_HI [31:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4_MATCH_STACK0_HI_MASK        0xffffffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE4_MATCH_STACK0_HI_SHIFT       0

/***************************************************************************
 *SCD32_SCD_STATE5 - SCD State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_SCD_STATE5 :: MATCH_STACK1_LO [31:16] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK1_LO_MASK        0xffff0000
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK1_LO_SHIFT       16

/* XPT_RAVE :: SCD32_SCD_STATE5 :: MATCH_STACK0_LO [15:00] */
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK0_LO_MASK        0x0000ffff
#define BCHP_XPT_RAVE_SCD32_SCD_STATE5_MATCH_STACK0_LO_SHIFT       0

/***************************************************************************
 *SCD32_RESERVED_STATE0 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE0 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE0_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE1 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE1 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE1_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE2 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE2 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE2_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *SCD32_RESERVED_STATE3 - SCD Reserved State Register
 ***************************************************************************/
/* XPT_RAVE :: SCD32_RESERVED_STATE3 :: reserved_for_eco0 [31:00] */
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3_reserved_for_eco0_MASK 0xffffffff
#define BCHP_XPT_RAVE_SCD32_RESERVED_STATE3_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *XPU_CONFIG - XPU TEST ENABLE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_CONFIG :: reserved0 [31:01] */
#define BCHP_XPT_RAVE_XPU_CONFIG_reserved0_MASK                    0xfffffffe
#define BCHP_XPT_RAVE_XPU_CONFIG_reserved0_SHIFT                   1

/* XPT_RAVE :: XPU_CONFIG :: TEST_ENABLE [00:00] */
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_MASK                  0x00000001
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_SHIFT                 0
#define BCHP_XPT_RAVE_XPU_CONFIG_TEST_ENABLE_DEFAULT               0

/***************************************************************************
 *XPU_TEST_CONTROL - XPU TEST CONTROL REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_CONTROL :: reserved0 [31:04] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_reserved0_MASK              0xfffffff0
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_reserved0_SHIFT             4

/* XPT_RAVE :: XPU_TEST_CONTROL :: EXT_IN [03:02] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_MASK                 0x0000000c
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_SHIFT                2
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IN_DEFAULT              0

/* XPT_RAVE :: XPU_TEST_CONTROL :: WAKE [01:01] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_MASK                   0x00000002
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_SHIFT                  1
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_WAKE_DEFAULT                0

/* XPT_RAVE :: XPU_TEST_CONTROL :: INTR [00:00] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_MASK                   0x00000001
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_SHIFT                  0
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_INTR_DEFAULT                0

/***************************************************************************
 *XPU_TEST_CONTROL_EXT_IO - XPU TEST CONTROL EXT IO
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: reserved0 [31:09] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_reserved0_MASK       0xfffffe00
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_reserved0_SHIFT      9

/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: WAIT [08:08] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_MASK            0x00000100
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_SHIFT           8
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_WAIT_DEFAULT         0

/* XPT_RAVE :: XPU_TEST_CONTROL_EXT_IO :: RD_DATA [07:00] */
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_MASK         0x000000ff
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_SHIFT        0
#define BCHP_XPT_RAVE_XPU_TEST_CONTROL_EXT_IO_RD_DATA_DEFAULT      0

/***************************************************************************
 *XPU_TEST_OBSERVE_0 - XPU TEST OBSERVE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_0 :: reserved0 [31:02] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_reserved0_MASK            0xfffffffc
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_reserved0_SHIFT           2

/* XPT_RAVE :: XPU_TEST_OBSERVE_0 :: P_BITS [01:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_P_BITS_MASK               0x00000003
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0_P_BITS_SHIFT              0

/***************************************************************************
 *XPU_TEST_OBSERVE_1 - XPU TEST OBSERVE REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: reserved0 [31:31] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_reserved0_MASK            0x80000000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_reserved0_SHIFT           31

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_PSW [30:20] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PSW_MASK            0x7ff00000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PSW_SHIFT           20

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_PC [19:08] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PC_MASK             0x000fff00
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_PC_SHIFT            8

/* XPT_RAVE :: XPU_TEST_OBSERVE_1 :: DEBUG_DATA [07:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_DATA_MASK           0x000000ff
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1_DEBUG_DATA_SHIFT          0

/***************************************************************************
 *XPU_TEST_OBSERVE_EXT_IO - XPU TEST OBSERVE EXT IO REGISTER
 ***************************************************************************/
/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: reserved0 [31:22] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_reserved0_MASK       0xffc00000
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_reserved0_SHIFT      22

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: ADDR [21:10] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_MASK            0x003ffc00
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_SHIFT           10
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_ADDR_DEFAULT         0

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: WR_DATA [09:02] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_MASK         0x000003fc
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_SHIFT        2
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_DATA_DEFAULT      0

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: RD_STROBE [01:01] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_MASK       0x00000002
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_SHIFT      1
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_RD_STROBE_DEFAULT    0

/* XPT_RAVE :: XPU_TEST_OBSERVE_EXT_IO :: WR_STROBE [00:00] */
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_MASK       0x00000001
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_SHIFT      0
#define BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO_WR_STROBE_DEFAULT    0

/***************************************************************************
 *RAVE_DIAGNOSTICS_CONTROL - RAVE Diagnostics Control Register
 ***************************************************************************/
/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: reserved0 [31:14] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved0_MASK      0xffffc000
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved0_SHIFT     14

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: UPPER_TESTBUS_SEL [13:09] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_MASK 0x00003e00
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_SHIFT 9
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_UPPER_TESTBUS_SEL_DEFAULT 0

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: LOWER_TESTBUS_SEL [08:04] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_MASK 0x000001f0
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_SHIFT 4
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_LOWER_TESTBUS_SEL_DEFAULT 0

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: reserved_for_eco1 [03:03] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_MASK 0x00000008
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_SHIFT 3
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_reserved_for_eco1_DEFAULT 0

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: NEXT_BREAKPOINT [02:02] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_MASK 0x00000004
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_SHIFT 2
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_NEXT_BREAKPOINT_DEFAULT 0

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: BREAKPOINT_EN [01:01] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_MASK  0x00000002
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_SHIFT 1
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_BREAKPOINT_EN_DEFAULT 0

/* XPT_RAVE :: RAVE_DIAGNOSTICS_CONTROL :: DIAG_EN [00:00] */
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_SHIFT       0
#define BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_CONTROL_DIAG_EN_DEFAULT     0

/***************************************************************************
 *STOP_PACKET_COUNT_VALUE - Stop Packet Count Value
 ***************************************************************************/
/* XPT_RAVE :: STOP_PACKET_COUNT_VALUE :: STOP_PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_MASK 0xffffffff
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_SHIFT 0
#define BCHP_XPT_RAVE_STOP_PACKET_COUNT_VALUE_STOP_PACKET_COUNT_DEFAULT 0

/***************************************************************************
 *AVS_SCV_FILTER_MODE_CONTROL - AVS SCV Filter mode
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_MODE_CONTROL :: reserved0 [31:02] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_reserved0_MASK   0xfffffffc
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_reserved0_SHIFT  2

/* XPT_RAVE :: AVS_SCV_FILTER_MODE_CONTROL :: AVS_SCV_FILTER_MODE [01:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_MASK 0x00000003
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_SHIFT 0
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_MODE_CONTROL_AVS_SCV_FILTER_MODE_DEFAULT 0

/***************************************************************************
 *AVS_SCV_FILTER_VALUE_0_TO_3 - AVS SCV Filter value 0 to 3
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_3 [31:24] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_MASK   0xff000000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_SHIFT  24
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_3_DEFAULT 0

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_2 [23:16] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_MASK   0x00ff0000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_SHIFT  16
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_2_DEFAULT 0

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_1 [15:08] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_MASK   0x0000ff00
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_SHIFT  8
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_1_DEFAULT 0

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_0_TO_3 :: AVS_SCV_0 [07:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_MASK   0x000000ff
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_SHIFT  0
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_0_TO_3_AVS_SCV_0_DEFAULT 0

/***************************************************************************
 *AVS_SCV_FILTER_VALUE_4_TO_7 - AVS SCV Filter value 4 to 7
 ***************************************************************************/
/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_7 [31:24] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_MASK   0xff000000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_SHIFT  24
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_7_DEFAULT 0

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_6 [23:16] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_MASK   0x00ff0000
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_SHIFT  16
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_6_DEFAULT 0

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_5 [15:08] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_MASK   0x0000ff00
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_SHIFT  8
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_5_DEFAULT 0

/* XPT_RAVE :: AVS_SCV_FILTER_VALUE_4_TO_7 :: AVS_SCV_4 [07:00] */
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_MASK   0x000000ff
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_SHIFT  0
#define BCHP_XPT_RAVE_AVS_SCV_FILTER_VALUE_4_TO_7_AVS_SCV_4_DEFAULT 0

/***************************************************************************
 *AV_STATUS - RAVE Status
 ***************************************************************************/
/* XPT_RAVE :: AV_STATUS :: reserved0 [31:26] */
#define BCHP_XPT_RAVE_AV_STATUS_reserved0_MASK                     0xfc000000
#define BCHP_XPT_RAVE_AV_STATUS_reserved0_SHIFT                    26

/* XPT_RAVE :: AV_STATUS :: XPU_RDY [25:25] */
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_MASK                       0x02000000
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_SHIFT                      25
#define BCHP_XPT_RAVE_AV_STATUS_XPU_RDY_DEFAULT                    0

/* XPT_RAVE :: AV_STATUS :: ITB_MEM_STATE_IDLE [24:24] */
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_MASK            0x01000000
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_SHIFT           24
#define BCHP_XPT_RAVE_AV_STATUS_ITB_MEM_STATE_IDLE_DEFAULT         1

/* XPT_RAVE :: AV_STATUS :: CDB_MEM_STATE_IDLE [23:23] */
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_MASK            0x00800000
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_SHIFT           23
#define BCHP_XPT_RAVE_AV_STATUS_CDB_MEM_STATE_IDLE_DEFAULT         1

/* XPT_RAVE :: AV_STATUS :: HWA_PKT_ACTIVE [22:22] */
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_MASK                0x00400000
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_SHIFT               22
#define BCHP_XPT_RAVE_AV_STATUS_HWA_PKT_ACTIVE_DEFAULT             0

/* XPT_RAVE :: AV_STATUS :: DMA_BUSY [21:21] */
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_MASK                      0x00200000
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_SHIFT                     21
#define BCHP_XPT_RAVE_AV_STATUS_DMA_BUSY_DEFAULT                   0

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUF_OVERFLOW [20:20] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_MASK           0x00100000
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_SHIFT          20
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUF_OVERFLOW_DEFAULT        0

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUFFER_WATERMARK [19:10] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_MASK       0x000ffc00
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_SHIFT      10
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_WATERMARK_DEFAULT    0

/* XPT_RAVE :: AV_STATUS :: AV_MUX_BUFFER_DEPTH [09:00] */
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_MASK           0x000003ff
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_SHIFT          0
#define BCHP_XPT_RAVE_AV_STATUS_AV_MUX_BUFFER_DEPTH_DEFAULT        0

/***************************************************************************
 *PACKET_COUNT - RAVE input packet counter
 ***************************************************************************/
/* XPT_RAVE :: PACKET_COUNT :: PACKET_COUNT [31:00] */
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_MASK               0xffffffff
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_SHIFT              0
#define BCHP_XPT_RAVE_PACKET_COUNT_PACKET_COUNT_DEFAULT            0

/***************************************************************************
 *DATA_START_ADDR_A - Pkt and HWA data buffer A base addresses
 ***************************************************************************/
/* XPT_RAVE :: DATA_START_ADDR_A :: reserved0 [31:27] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved0_MASK             0xf8000000
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved0_SHIFT            27

/* XPT_RAVE :: DATA_START_ADDR_A :: HWA_START [26:16] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_MASK             0x07ff0000
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_SHIFT            16
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_HWA_START_DEFAULT          192

/* XPT_RAVE :: DATA_START_ADDR_A :: reserved1 [15:11] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved1_MASK             0x0000f800
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_reserved1_SHIFT            11

/* XPT_RAVE :: DATA_START_ADDR_A :: PKT_START [10:00] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_MASK             0x000007ff
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_SHIFT            0
#define BCHP_XPT_RAVE_DATA_START_ADDR_A_PKT_START_DEFAULT          0

/***************************************************************************
 *DATA_START_ADDR_B - Pkt and HWA data buffer B base addresses
 ***************************************************************************/
/* XPT_RAVE :: DATA_START_ADDR_B :: reserved0 [31:27] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved0_MASK             0xf8000000
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved0_SHIFT            27

/* XPT_RAVE :: DATA_START_ADDR_B :: HWA_START [26:16] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_MASK             0x07ff0000
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_SHIFT            16
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_HWA_START_DEFAULT          576

/* XPT_RAVE :: DATA_START_ADDR_B :: reserved1 [15:11] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved1_MASK             0x0000f800
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_reserved1_SHIFT            11

/* XPT_RAVE :: DATA_START_ADDR_B :: PKT_START [10:00] */
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_MASK             0x000007ff
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_SHIFT            0
#define BCHP_XPT_RAVE_DATA_START_ADDR_B_PKT_START_DEFAULT          384

/***************************************************************************
 *WATCHDOG_TIMER_VALUE - Watchdog Timer Timeout Value
 ***************************************************************************/
/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: reserved0 [31:17] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_reserved0_MASK          0xfffe0000
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_reserved0_SHIFT         17

/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: WATCHDOG_TIMER_ENABLE [16:16] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_MASK 0x00010000
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_SHIFT 16
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_ENABLE_DEFAULT 0

/* XPT_RAVE :: WATCHDOG_TIMER_VALUE :: WATCHDOG_TIMER_LOAD_VALUE [15:00] */
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_MASK 0x0000ffff
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_SHIFT 0
#define BCHP_XPT_RAVE_WATCHDOG_TIMER_VALUE_WATCHDOG_TIMER_LOAD_VALUE_DEFAULT 0

/***************************************************************************
 *MISC_CONTROL - Miscellaneous Control
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL :: PACKET_CNT_CLR [31:31] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_MASK             0x80000000
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_SHIFT            31
#define BCHP_XPT_RAVE_MISC_CONTROL_PACKET_CNT_CLR_DEFAULT          0

/* XPT_RAVE :: MISC_CONTROL :: WMARK_GRANULARITY [30:28] */
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_MASK          0x70000000
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_SHIFT         28
#define BCHP_XPT_RAVE_MISC_CONTROL_WMARK_GRANULARITY_DEFAULT       3

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco0 [27:26] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_MASK          0x0c000000
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_SHIFT         26
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco0_DEFAULT       0

/* XPT_RAVE :: MISC_CONTROL :: NUM_CONTEXTS [25:20] */
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_MASK               0x03f00000
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_SHIFT              20
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_CONTEXTS_DEFAULT            24

/* XPT_RAVE :: MISC_CONTROL :: EMU_STATE_CLEAR [19:19] */
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_MASK            0x00080000
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_SHIFT           19
#define BCHP_XPT_RAVE_MISC_CONTROL_EMU_STATE_CLEAR_DEFAULT         0

/* XPT_RAVE :: MISC_CONTROL :: AV_WMARK_CLEAR [18:18] */
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_MASK             0x00040000
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_SHIFT            18
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_WMARK_CLEAR_DEFAULT          0

/* XPT_RAVE :: MISC_CONTROL :: DMA_SPEEDUP_EN [17:17] */
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_MASK             0x00020000
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_SHIFT            17
#define BCHP_XPT_RAVE_MISC_CONTROL_DMA_SPEEDUP_EN_DEFAULT          0

/* XPT_RAVE :: MISC_CONTROL :: MUX_BUFFER_SLOT_SIZE [16:16] */
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_MASK       0x00010000
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_SHIFT      16
#define BCHP_XPT_RAVE_MISC_CONTROL_MUX_BUFFER_SLOT_SIZE_DEFAULT    0

/* XPT_RAVE :: MISC_CONTROL :: INPUT_READ_RATE [15:12] */
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_MASK            0x0000f000
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_SHIFT           12
#define BCHP_XPT_RAVE_MISC_CONTROL_INPUT_READ_RATE_DEFAULT         2

/* XPT_RAVE :: MISC_CONTROL :: PES_COMPARATOR_RESET [11:11] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_MASK       0x00000800
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_SHIFT      11
#define BCHP_XPT_RAVE_MISC_CONTROL_PES_COMPARATOR_RESET_DEFAULT    0

/* XPT_RAVE :: MISC_CONTROL :: FORCE_SWITCH [10:10] */
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_MASK               0x00000400
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_SHIFT              10
#define BCHP_XPT_RAVE_MISC_CONTROL_FORCE_SWITCH_DEFAULT            0

/* XPT_RAVE :: MISC_CONTROL :: HW_FORCE_SWITCH_EN [09:09] */
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_MASK         0x00000200
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_SHIFT        9
#define BCHP_XPT_RAVE_MISC_CONTROL_HW_FORCE_SWITCH_EN_DEFAULT      0

/* XPT_RAVE :: MISC_CONTROL :: COUNTER_MODE [08:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_MASK               0x00000100
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_SHIFT              8
#define BCHP_XPT_RAVE_MISC_CONTROL_COUNTER_MODE_DEFAULT            0

/* XPT_RAVE :: MISC_CONTROL :: NUM_DMA_CYCLES [07:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_MASK             0x000000f0
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_SHIFT            4
#define BCHP_XPT_RAVE_MISC_CONTROL_NUM_DMA_CYCLES_DEFAULT          3

/* XPT_RAVE :: MISC_CONTROL :: AV_ENABLE [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_MASK                  0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_SHIFT                 3
#define BCHP_XPT_RAVE_MISC_CONTROL_AV_ENABLE_DEFAULT               0

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_MASK          0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_SHIFT         2
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco1_DEFAULT       0

/* XPT_RAVE :: MISC_CONTROL :: PS_WAKE [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_MASK                    0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_SHIFT                   1
#define BCHP_XPT_RAVE_MISC_CONTROL_PS_WAKE_DEFAULT                 0

/* XPT_RAVE :: MISC_CONTROL :: reserved_for_eco2 [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_MASK          0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_SHIFT         0
#define BCHP_XPT_RAVE_MISC_CONTROL_reserved_for_eco2_DEFAULT       0

/***************************************************************************
 *BASE_ADDRESSES - Record and SCD Base Addresses
 ***************************************************************************/
/* XPT_RAVE :: BASE_ADDRESSES :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_BASE_ADDRESSES_reserved0_MASK                0xfffff000
#define BCHP_XPT_RAVE_BASE_ADDRESSES_reserved0_SHIFT               12

/* XPT_RAVE :: BASE_ADDRESSES :: SCD_BASE_ADDR [11:00] */
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_MASK            0x00000fff
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_SHIFT           0
#define BCHP_XPT_RAVE_BASE_ADDRESSES_SCD_BASE_ADDR_DEFAULT         1536

/***************************************************************************
 *CX_HOLD_CLR_STATUS - Context Hold Status and Clear
 ***************************************************************************/
/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_reserved0_MASK            0xff000000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_reserved0_SHIFT           24

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX23_HOLD [23:23] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX23_HOLD_MASK            0x00800000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX23_HOLD_SHIFT           23

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX22_HOLD [22:22] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX22_HOLD_MASK            0x00400000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX22_HOLD_SHIFT           22

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX21_HOLD [21:21] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX21_HOLD_MASK            0x00200000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX21_HOLD_SHIFT           21

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX20_HOLD [20:20] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX20_HOLD_MASK            0x00100000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX20_HOLD_SHIFT           20

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX19_HOLD [19:19] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX19_HOLD_MASK            0x00080000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX19_HOLD_SHIFT           19

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX18_HOLD [18:18] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX18_HOLD_MASK            0x00040000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX18_HOLD_SHIFT           18

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX17_HOLD [17:17] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX17_HOLD_MASK            0x00020000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX17_HOLD_SHIFT           17

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX16_HOLD [16:16] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX16_HOLD_MASK            0x00010000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX16_HOLD_SHIFT           16

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX15_HOLD [15:15] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX15_HOLD_MASK            0x00008000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX15_HOLD_SHIFT           15

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX14_HOLD [14:14] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX14_HOLD_MASK            0x00004000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX14_HOLD_SHIFT           14

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX13_HOLD [13:13] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX13_HOLD_MASK            0x00002000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX13_HOLD_SHIFT           13

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX12_HOLD [12:12] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX12_HOLD_MASK            0x00001000
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX12_HOLD_SHIFT           12

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX11_HOLD [11:11] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX11_HOLD_MASK            0x00000800
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX11_HOLD_SHIFT           11

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX10_HOLD [10:10] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX10_HOLD_MASK            0x00000400
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX10_HOLD_SHIFT           10

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX9_HOLD [09:09] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX9_HOLD_MASK             0x00000200
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX9_HOLD_SHIFT            9

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX8_HOLD [08:08] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX8_HOLD_MASK             0x00000100
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX8_HOLD_SHIFT            8

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX7_HOLD [07:07] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX7_HOLD_MASK             0x00000080
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX7_HOLD_SHIFT            7

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX6_HOLD [06:06] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX6_HOLD_MASK             0x00000040
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX6_HOLD_SHIFT            6

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX5_HOLD [05:05] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX5_HOLD_MASK             0x00000020
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX5_HOLD_SHIFT            5

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX4_HOLD [04:04] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX4_HOLD_MASK             0x00000010
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX4_HOLD_SHIFT            4

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX3_HOLD [03:03] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX3_HOLD_MASK             0x00000008
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX3_HOLD_SHIFT            3

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX2_HOLD [02:02] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX2_HOLD_MASK             0x00000004
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX2_HOLD_SHIFT            2

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX1_HOLD [01:01] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX1_HOLD_MASK             0x00000002
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX1_HOLD_SHIFT            1

/* XPT_RAVE :: CX_HOLD_CLR_STATUS :: CX0_HOLD [00:00] */
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX0_HOLD_MASK             0x00000001
#define BCHP_XPT_RAVE_CX_HOLD_CLR_STATUS_CX0_HOLD_SHIFT            0

/***************************************************************************
 *PB_BAND_HOLD_CLR_STATUS - Playback Band Hold Status and Clear
 ***************************************************************************/
/* XPT_RAVE :: PB_BAND_HOLD_CLR_STATUS :: PLAYBACK_BAND_HOLD [31:00] */
#define BCHP_XPT_RAVE_PB_BAND_HOLD_CLR_STATUS_PLAYBACK_BAND_HOLD_MASK 0xffffffff
#define BCHP_XPT_RAVE_PB_BAND_HOLD_CLR_STATUS_PLAYBACK_BAND_HOLD_SHIFT 0

/***************************************************************************
 *FE_BAND_HOLD_CLR_STATUS - FE parser Band Hold Status and Clear
 ***************************************************************************/
/* XPT_RAVE :: FE_BAND_HOLD_CLR_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_reserved0_MASK       0xffff0000
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_reserved0_SHIFT      16

/* XPT_RAVE :: FE_BAND_HOLD_CLR_STATUS :: FE_BAND_HOLD [15:00] */
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_FE_BAND_HOLD_MASK    0x0000ffff
#define BCHP_XPT_RAVE_FE_BAND_HOLD_CLR_STATUS_FE_BAND_HOLD_SHIFT   0

/***************************************************************************
 *FW_WATERMARK - Firmware throughput watermark
 ***************************************************************************/
/* XPT_RAVE :: FW_WATERMARK :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_FW_WATERMARK_reserved0_MASK                  0xffff0000
#define BCHP_XPT_RAVE_FW_WATERMARK_reserved0_SHIFT                 16

/* XPT_RAVE :: FW_WATERMARK :: FIRMWARE_WMARK [15:00] */
#define BCHP_XPT_RAVE_FW_WATERMARK_FIRMWARE_WMARK_MASK             0x0000ffff
#define BCHP_XPT_RAVE_FW_WATERMARK_FIRMWARE_WMARK_SHIFT            0

/***************************************************************************
 *HW_WATCHDOG - Hardware Watchdog Counter
 ***************************************************************************/
/* XPT_RAVE :: HW_WATCHDOG :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_HW_WATCHDOG_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_HW_WATCHDOG_reserved0_SHIFT                  16

/* XPT_RAVE :: HW_WATCHDOG :: HW_WATCHDOG_COUNT [15:00] */
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_MASK           0x0000ffff
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_SHIFT          0
#define BCHP_XPT_RAVE_HW_WATCHDOG_HW_WATCHDOG_COUNT_DEFAULT        0

/***************************************************************************
 *MISC_CONTROL2 - Miscellaneous Control 2
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL2 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_reserved0_MASK                 0xffffff00
#define BCHP_XPT_RAVE_MISC_CONTROL2_reserved0_SHIFT                8

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN7 [07:07] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_MASK              0x00000080
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_SHIFT             7
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN7_DEFAULT           0

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN6 [06:06] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_MASK              0x00000040
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_SHIFT             6
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN6_DEFAULT           0

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN5 [05:05] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_MASK              0x00000020
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_SHIFT             5
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN5_DEFAULT           0

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN4 [04:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_MASK              0x00000010
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_SHIFT             4
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN4_DEFAULT           0

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN3 [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_MASK              0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_SHIFT             3
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN3_DEFAULT           0

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN2 [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_MASK              0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_SHIFT             2
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN2_DEFAULT           0

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN1 [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_MASK              0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_SHIFT             1
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN1_DEFAULT           0

/* XPT_RAVE :: MISC_CONTROL2 :: MISC_INT_EN0 [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_MASK              0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_SHIFT             0
#define BCHP_XPT_RAVE_MISC_CONTROL2_MISC_INT_EN0_DEFAULT           0

/***************************************************************************
 *MISC_CONTROL3 - Miscellaneous Control 3
 ***************************************************************************/
/* XPT_RAVE :: MISC_CONTROL3 :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved0_MASK                 0xff000000
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved0_SHIFT                24

/* XPT_RAVE :: MISC_CONTROL3 :: SPARE_FUNC [23:16] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SPARE_FUNC_MASK                0x00ff0000
#define BCHP_XPT_RAVE_MISC_CONTROL3_SPARE_FUNC_SHIFT               16
#define BCHP_XPT_RAVE_MISC_CONTROL3_SPARE_FUNC_DEFAULT             0

/* XPT_RAVE :: MISC_CONTROL3 :: reserved1 [15:14] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved1_MASK                 0x0000c000
#define BCHP_XPT_RAVE_MISC_CONTROL3_reserved1_SHIFT                14

/* XPT_RAVE :: MISC_CONTROL3 :: SINGLE_DMEM_MODE [13:13] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SINGLE_DMEM_MODE_MASK          0x00002000
#define BCHP_XPT_RAVE_MISC_CONTROL3_SINGLE_DMEM_MODE_SHIFT         13
#define BCHP_XPT_RAVE_MISC_CONTROL3_SINGLE_DMEM_MODE_DEFAULT       0

/* XPT_RAVE :: MISC_CONTROL3 :: CXMEM_CS_FALLBACK [12:12] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_CXMEM_CS_FALLBACK_MASK         0x00001000
#define BCHP_XPT_RAVE_MISC_CONTROL3_CXMEM_CS_FALLBACK_SHIFT        12
#define BCHP_XPT_RAVE_MISC_CONTROL3_CXMEM_CS_FALLBACK_DEFAULT      0

/* XPT_RAVE :: MISC_CONTROL3 :: DTS_PTS_REPORTING_IN_DMEM_FALLBACK [11:11] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_MASK 0x00000800
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_SHIFT 11
#define BCHP_XPT_RAVE_MISC_CONTROL3_DTS_PTS_REPORTING_IN_DMEM_FALLBACK_DEFAULT 0

/* XPT_RAVE :: MISC_CONTROL3 :: SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK [10:10] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_MASK 0x00000400
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_SHIFT 10
#define BCHP_XPT_RAVE_MISC_CONTROL3_SMEM_GRANT_FOR_TPIT_PID_TABLE_DATA_FALLBACK_DEFAULT 0

/* XPT_RAVE :: MISC_CONTROL3 :: MPEG_STYLE_SCD_GEN_FALLBACK [09:09] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_MASK 0x00000200
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_SHIFT 9
#define BCHP_XPT_RAVE_MISC_CONTROL3_MPEG_STYLE_SCD_GEN_FALLBACK_DEFAULT 0

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_PTS_EXT_BTP_TRIMMED [08:08] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_MASK   0x00000100
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_SHIFT  8
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_PTS_EXT_BTP_TRIMMED_DEFAULT 0

/* XPT_RAVE :: MISC_CONTROL3 :: SC_PTS_SPLIT_FALLBACK [07:07] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_MASK     0x00000080
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_SHIFT    7
#define BCHP_XPT_RAVE_MISC_CONTROL3_SC_PTS_SPLIT_FALLBACK_DEFAULT  0

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_SMEM_CS [06:06] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_MASK             0x00000040
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_SHIFT            6
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_SMEM_CS_DEFAULT          0

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_PMEM_CS [05:05] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_MASK             0x00000020
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_SHIFT            5
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_PMEM_CS_DEFAULT          0

/* XPT_RAVE :: MISC_CONTROL3 :: FORCE_DMEM_CS [04:04] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_MASK             0x00000010
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_SHIFT            4
#define BCHP_XPT_RAVE_MISC_CONTROL3_FORCE_DMEM_CS_DEFAULT          0

/* XPT_RAVE :: MISC_CONTROL3 :: AUTO_CLEAR_CONTEXT_EN_DIS [03:03] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_MASK 0x00000008
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_SHIFT 3
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_CONTEXT_EN_DIS_DEFAULT 0

/* XPT_RAVE :: MISC_CONTROL3 :: AUTO_CLEAR_ITB_DIS [02:02] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_MASK        0x00000004
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_SHIFT       2
#define BCHP_XPT_RAVE_MISC_CONTROL3_AUTO_CLEAR_ITB_DIS_DEFAULT     0

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_ITB_CDB_LTH_INT_FIX [01:01] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_MASK   0x00000002
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_SHIFT  1
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_LTH_INT_FIX_DEFAULT 0

/* XPT_RAVE :: MISC_CONTROL3 :: DIS_ITB_CDB_UTH_INT_FIX [00:00] */
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_MASK   0x00000001
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_SHIFT  0
#define BCHP_XPT_RAVE_MISC_CONTROL3_DIS_ITB_CDB_UTH_INT_FIX_DEFAULT 0

/***************************************************************************
 *RC0_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC0_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0

/* XPT_RAVE :: RC0_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC0_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC0_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC0_SP_CONTROL_CXX_MASK_DEFAULT              0

/***************************************************************************
 *RC1_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC1_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0

/* XPT_RAVE :: RC1_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC1_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC1_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC1_SP_CONTROL_CXX_MASK_DEFAULT              0

/***************************************************************************
 *RC2_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC2_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0

/* XPT_RAVE :: RC2_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC2_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC2_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC2_SP_CONTROL_CXX_MASK_DEFAULT              0

/***************************************************************************
 *RC3_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC3_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0

/* XPT_RAVE :: RC3_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC3_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC3_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC3_SP_CONTROL_CXX_MASK_DEFAULT              0

/***************************************************************************
 *RC4_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC4_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0

/* XPT_RAVE :: RC4_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC4_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC4_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC4_SP_CONTROL_CXX_MASK_DEFAULT              0

/***************************************************************************
 *RC5_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC5_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0

/* XPT_RAVE :: RC5_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC5_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC5_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC5_SP_CONTROL_CXX_MASK_DEFAULT              0

/***************************************************************************
 *RC6_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC6_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0

/* XPT_RAVE :: RC6_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC6_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC6_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC6_SP_CONTROL_CXX_MASK_DEFAULT              0

/***************************************************************************
 *RC7_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC7_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0

/* XPT_RAVE :: RC7_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC7_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC7_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC7_SP_CONTROL_CXX_MASK_DEFAULT              0

/***************************************************************************
 *RC8_SP_CONTROL - Seamless Pause Control
 ***************************************************************************/
/* XPT_RAVE :: RC8_SP_CONTROL :: SEAMLESS_PAUSE_EN [31:31] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_MASK        0x80000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_SHIFT       31
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_SEAMLESS_PAUSE_EN_DEFAULT     0

/* XPT_RAVE :: RC8_SP_CONTROL :: reserved0 [30:30] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_reserved0_MASK                0x40000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_reserved0_SHIFT               30

/* XPT_RAVE :: RC8_SP_CONTROL :: REC_CX_NUM [29:24] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_REC_CX_NUM_MASK               0x3f000000
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_REC_CX_NUM_SHIFT              24

/* XPT_RAVE :: RC8_SP_CONTROL :: CXX_MASK [23:00] */
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_MASK                 0x00ffffff
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_SHIFT                0
#define BCHP_XPT_RAVE_RC8_SP_CONTROL_CXX_MASK_DEFAULT              0

/***************************************************************************
 *AV_STATUS2 - RAVE Status
 ***************************************************************************/
/* XPT_RAVE :: AV_STATUS2 :: reserved0 [31:20] */
#define BCHP_XPT_RAVE_AV_STATUS2_reserved0_MASK                    0xfff00000
#define BCHP_XPT_RAVE_AV_STATUS2_reserved0_SHIFT                   20

/* XPT_RAVE :: AV_STATUS2 :: PONG_SCD_NUM [19:14] */
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_MASK                 0x000fc000
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_SHIFT                14
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_SCD_NUM_DEFAULT              0

/* XPT_RAVE :: AV_STATUS2 :: PING_SCD_NUM [13:08] */
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_MASK                 0x00003f00
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_SHIFT                8
#define BCHP_XPT_RAVE_AV_STATUS2_PING_SCD_NUM_DEFAULT              63

/* XPT_RAVE :: AV_STATUS2 :: PONG_CONTEXT_NUM [07:04] */
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_MASK             0x000000f0
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_SHIFT            4
#define BCHP_XPT_RAVE_AV_STATUS2_PONG_CONTEXT_NUM_DEFAULT          15

/* XPT_RAVE :: AV_STATUS2 :: PING_CONTEXT_NUM [03:00] */
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_MASK             0x0000000f
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_SHIFT            0
#define BCHP_XPT_RAVE_AV_STATUS2_PING_CONTEXT_NUM_DEFAULT          15

/***************************************************************************
 *ATSOFFSET_MAX_ERROR - Max error for ATS offset
 ***************************************************************************/
/* XPT_RAVE :: ATSOFFSET_MAX_ERROR :: MAX_ERROR [31:00] */
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR_MAX_ERROR_MASK           0xffffffff
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR_MAX_ERROR_SHIFT          0
#define BCHP_XPT_RAVE_ATSOFFSET_MAX_ERROR_MAX_ERROR_DEFAULT        4294967295

/***************************************************************************
 *INT_CX0 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX0 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX0_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX0_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX0 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX0_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX0_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX0 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX0_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX0 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX0_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX0 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX0_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX0 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX0_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX0 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX0_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX0_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX0 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX0_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX0_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX0 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX0_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX0_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX0 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX0_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX0_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX0 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX0_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX0_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX0 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX0_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX0_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX0 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX0_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX0_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX0 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX0_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX0_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX1 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX1 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX1_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX1_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX1 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX1_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX1_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX1 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX1_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX1 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX1_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX1 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX1_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX1 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX1_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX1 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX1_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX1_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX1 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX1_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX1_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX1 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX1_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX1_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX1 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX1_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX1_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX1 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX1_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX1_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX1 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX1_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX1_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX1 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX1_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX1_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX1 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX1_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX1_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX2 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX2 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX2_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX2_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX2 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX2_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX2_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX2 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX2_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX2 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX2_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX2 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX2_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX2 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX2_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX2 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX2_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX2_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX2 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX2_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX2_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX2 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX2_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX2_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX2 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX2_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX2_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX2 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX2_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX2_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX2 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX2_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX2_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX2 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX2_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX2_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX2 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX2_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX2_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX3 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX3 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX3_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX3_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX3 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX3_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX3_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX3 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX3_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX3 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX3_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX3 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX3_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX3 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX3_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX3 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX3_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX3_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX3 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX3_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX3_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX3 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX3_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX3_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX3 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX3_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX3_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX3 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX3_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX3_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX3 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX3_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX3_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX3 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX3_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX3_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX3 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX3_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX3_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX4 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX4 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX4_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX4_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX4 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX4_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX4_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX4 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX4_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX4 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX4_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX4 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX4_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX4 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX4_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX4 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX4_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX4_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX4 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX4_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX4_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX4 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX4_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX4_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX4 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX4_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX4_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX4 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX4_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX4_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX4 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX4_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX4_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX4 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX4_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX4_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX4 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX4_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX4_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX5 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX5 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX5_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX5_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX5 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX5_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX5_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX5 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX5_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX5 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX5_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX5 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX5_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX5 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX5_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX5 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX5_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX5_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX5 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX5_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX5_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX5 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX5_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX5_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX5 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX5_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX5_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX5 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX5_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX5_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX5 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX5_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX5_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX5 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX5_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX5_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX5 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX5_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX5_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX6 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX6 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX6_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX6_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX6 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX6_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX6_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX6 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX6_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX6 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX6_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX6 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX6_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX6 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX6_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX6 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX6_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX6_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX6 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX6_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX6_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX6 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX6_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX6_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX6 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX6_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX6_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX6 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX6_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX6_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX6 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX6_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX6_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX6 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX6_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX6_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX6 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX6_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX6_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX7 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX7 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX7_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX7_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX7 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX7_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX7_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX7 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX7_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX7 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX7_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX7 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX7_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX7 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX7_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX7 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX7_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX7_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX7 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX7_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX7_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX7 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX7_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX7_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX7 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX7_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX7_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX7 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX7_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX7_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX7 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX7_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX7_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX7 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX7_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX7_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX7 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX7_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX7_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX8 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX8 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX8_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX8_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX8 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX8_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX8_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX8 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX8_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX8 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX8_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX8 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX8_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX8 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX8_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX8 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX8_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX8_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX8 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX8_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX8_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX8 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX8_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX8_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX8 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX8_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX8_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX8 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX8_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX8_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX8 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX8_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX8_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX8 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX8_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX8_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX8 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX8_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX8_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX9 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX9 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX9_reserved0_MASK                       0xffff8000
#define BCHP_XPT_RAVE_INT_CX9_reserved0_SHIFT                      15

/* XPT_RAVE :: INT_CX9 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX9_SCD_INDEX_MASK                       0x00007000
#define BCHP_XPT_RAVE_INT_CX9_SCD_INDEX_SHIFT                      12

/* XPT_RAVE :: INT_CX9 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_UPPER_THRESH_INT_MASK            0x00000800
#define BCHP_XPT_RAVE_INT_CX9_ITB_UPPER_THRESH_INT_SHIFT           11

/* XPT_RAVE :: INT_CX9 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_LOWER_THRESH_INT_MASK            0x00000400
#define BCHP_XPT_RAVE_INT_CX9_ITB_LOWER_THRESH_INT_SHIFT           10

/* XPT_RAVE :: INT_CX9 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_UPPER_THRESH_INT_MASK            0x00000200
#define BCHP_XPT_RAVE_INT_CX9_CDB_UPPER_THRESH_INT_SHIFT           9

/* XPT_RAVE :: INT_CX9 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_LOWER_THRESH_INT_MASK            0x00000100
#define BCHP_XPT_RAVE_INT_CX9_CDB_LOWER_THRESH_INT_SHIFT           8

/* XPT_RAVE :: INT_CX9 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX9_LAST_CMD_INT_MASK                    0x00000080
#define BCHP_XPT_RAVE_INT_CX9_LAST_CMD_INT_SHIFT                   7

/* XPT_RAVE :: INT_CX9 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX9_SPLICE_INT_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_CX9_SPLICE_INT_SHIFT                     6

/* XPT_RAVE :: INT_CX9 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX9_ITB_OVERFLOW_INT_MASK                0x00000020
#define BCHP_XPT_RAVE_INT_CX9_ITB_OVERFLOW_INT_SHIFT               5

/* XPT_RAVE :: INT_CX9 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX9_CDB_OVERFLOW_INT_MASK                0x00000010
#define BCHP_XPT_RAVE_INT_CX9_CDB_OVERFLOW_INT_SHIFT               4

/* XPT_RAVE :: INT_CX9 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX9_CC_ERROR_INT_MASK                    0x00000008
#define BCHP_XPT_RAVE_INT_CX9_CC_ERROR_INT_SHIFT                   3

/* XPT_RAVE :: INT_CX9 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX9_TEI_ERROR_INT_MASK                   0x00000004
#define BCHP_XPT_RAVE_INT_CX9_TEI_ERROR_INT_SHIFT                  2

/* XPT_RAVE :: INT_CX9 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX9_PUSI_ERROR_INT_MASK                  0x00000002
#define BCHP_XPT_RAVE_INT_CX9_PUSI_ERROR_INT_SHIFT                 1

/* XPT_RAVE :: INT_CX9 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX9_EMU_ERROR_INT_MASK                   0x00000001
#define BCHP_XPT_RAVE_INT_CX9_EMU_ERROR_INT_SHIFT                  0

/***************************************************************************
 *INT_CX10 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX10 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX10_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX10_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX10 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX10_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX10_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX10 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX10_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX10 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX10_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX10 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX10_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX10 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX10_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX10 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX10_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX10_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX10 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX10_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX10_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX10 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX10_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX10_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX10 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX10_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX10_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX10 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX10_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX10_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX10 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX10_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX10_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX10 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX10_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX10_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX10 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX10_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX10_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX11 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX11 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX11_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX11_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX11 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX11_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX11_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX11 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX11_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX11 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX11_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX11 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX11_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX11 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX11_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX11 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX11_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX11_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX11 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX11_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX11_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX11 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX11_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX11_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX11 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX11_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX11_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX11 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX11_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX11_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX11 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX11_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX11_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX11 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX11_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX11_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX11 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX11_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX11_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX12 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX12 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX12_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX12_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX12 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX12_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX12_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX12 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX12_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX12 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX12_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX12 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX12_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX12 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX12_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX12 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX12_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX12_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX12 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX12_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX12_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX12 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX12_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX12_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX12 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX12_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX12_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX12 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX12_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX12_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX12 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX12_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX12_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX12 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX12_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX12_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX12 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX12_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX12_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX13 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX13 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX13_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX13_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX13 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX13_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX13_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX13 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX13_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX13 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX13_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX13 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX13_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX13 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX13_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX13 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX13_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX13_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX13 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX13_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX13_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX13 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX13_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX13_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX13 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX13_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX13_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX13 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX13_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX13_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX13 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX13_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX13_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX13 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX13_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX13_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX13 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX13_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX13_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX14 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX14 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX14_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX14_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX14 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX14_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX14_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX14 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX14_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX14 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX14_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX14 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX14_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX14 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX14_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX14 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX14_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX14_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX14 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX14_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX14_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX14 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX14_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX14_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX14 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX14_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX14_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX14 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX14_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX14_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX14 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX14_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX14_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX14 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX14_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX14_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX14 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX14_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX14_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX15 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX15 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX15_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX15_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX15 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX15_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX15_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX15 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX15_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX15 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX15_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX15 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX15_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX15 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX15_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX15 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX15_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX15_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX15 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX15_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX15_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX15 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX15_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX15_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX15 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX15_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX15_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX15 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX15_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX15_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX15 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX15_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX15_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX15 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX15_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX15_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX15 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX15_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX15_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX16 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX16 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX16_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX16_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX16 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX16_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX16_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX16 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX16_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX16 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX16_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX16 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX16_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX16 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX16_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX16 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX16_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX16_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX16 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX16_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX16_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX16 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX16_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX16_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX16 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX16_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX16_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX16 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX16_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX16_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX16 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX16_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX16_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX16 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX16_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX16_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX16 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX16_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX16_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX17 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX17 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX17_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX17_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX17 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX17_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX17_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX17 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX17_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX17 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX17_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX17 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX17_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX17 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX17_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX17 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX17_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX17_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX17 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX17_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX17_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX17 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX17_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX17_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX17 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX17_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX17_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX17 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX17_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX17_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX17 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX17_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX17_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX17 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX17_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX17_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX17 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX17_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX17_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX18 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX18 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX18_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX18_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX18 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX18_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX18_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX18 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX18_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX18 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX18_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX18 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX18_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX18 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX18_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX18 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX18_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX18_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX18 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX18_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX18_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX18 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX18_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX18_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX18 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX18_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX18_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX18 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX18_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX18_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX18 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX18_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX18_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX18 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX18_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX18_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX18 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX18_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX18_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX19 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX19 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX19_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX19_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX19 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX19_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX19_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX19 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX19_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX19 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX19_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX19 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX19_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX19 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX19_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX19 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX19_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX19_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX19 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX19_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX19_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX19 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX19_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX19_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX19 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX19_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX19_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX19 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX19_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX19_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX19 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX19_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX19_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX19 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX19_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX19_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX19 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX19_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX19_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX20 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX20 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX20_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX20_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX20 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX20_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX20_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX20 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX20_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX20 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX20_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX20 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX20_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX20 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX20_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX20 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX20_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX20_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX20 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX20_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX20_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX20 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX20_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX20_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX20 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX20_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX20_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX20 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX20_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX20_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX20 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX20_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX20_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX20 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX20_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX20_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX20 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX20_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX20_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX21 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX21 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX21_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX21_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX21 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX21_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX21_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX21 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX21_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX21 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX21_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX21 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX21_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX21 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX21_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX21 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX21_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX21_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX21 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX21_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX21_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX21 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX21_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX21_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX21 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX21_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX21_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX21 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX21_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX21_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX21 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX21_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX21_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX21 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX21_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX21_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX21 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX21_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX21_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX22 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX22 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX22_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX22_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX22 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX22_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX22_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX22 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX22_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX22 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX22_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX22 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX22_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX22 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX22_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX22 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX22_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX22_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX22 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX22_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX22_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX22 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX22_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX22_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX22 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX22_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX22_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX22 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX22_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX22_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX22 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX22_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX22_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX22 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX22_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX22_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX22 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX22_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX22_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_CX23 - Context Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_CX23 :: reserved0 [31:15] */
#define BCHP_XPT_RAVE_INT_CX23_reserved0_MASK                      0xffff8000
#define BCHP_XPT_RAVE_INT_CX23_reserved0_SHIFT                     15

/* XPT_RAVE :: INT_CX23 :: SCD_INDEX [14:12] */
#define BCHP_XPT_RAVE_INT_CX23_SCD_INDEX_MASK                      0x00007000
#define BCHP_XPT_RAVE_INT_CX23_SCD_INDEX_SHIFT                     12

/* XPT_RAVE :: INT_CX23 :: ITB_UPPER_THRESH_INT [11:11] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_UPPER_THRESH_INT_MASK           0x00000800
#define BCHP_XPT_RAVE_INT_CX23_ITB_UPPER_THRESH_INT_SHIFT          11

/* XPT_RAVE :: INT_CX23 :: ITB_LOWER_THRESH_INT [10:10] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_LOWER_THRESH_INT_MASK           0x00000400
#define BCHP_XPT_RAVE_INT_CX23_ITB_LOWER_THRESH_INT_SHIFT          10

/* XPT_RAVE :: INT_CX23 :: CDB_UPPER_THRESH_INT [09:09] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_UPPER_THRESH_INT_MASK           0x00000200
#define BCHP_XPT_RAVE_INT_CX23_CDB_UPPER_THRESH_INT_SHIFT          9

/* XPT_RAVE :: INT_CX23 :: CDB_LOWER_THRESH_INT [08:08] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_LOWER_THRESH_INT_MASK           0x00000100
#define BCHP_XPT_RAVE_INT_CX23_CDB_LOWER_THRESH_INT_SHIFT          8

/* XPT_RAVE :: INT_CX23 :: LAST_CMD_INT [07:07] */
#define BCHP_XPT_RAVE_INT_CX23_LAST_CMD_INT_MASK                   0x00000080
#define BCHP_XPT_RAVE_INT_CX23_LAST_CMD_INT_SHIFT                  7

/* XPT_RAVE :: INT_CX23 :: SPLICE_INT [06:06] */
#define BCHP_XPT_RAVE_INT_CX23_SPLICE_INT_MASK                     0x00000040
#define BCHP_XPT_RAVE_INT_CX23_SPLICE_INT_SHIFT                    6

/* XPT_RAVE :: INT_CX23 :: ITB_OVERFLOW_INT [05:05] */
#define BCHP_XPT_RAVE_INT_CX23_ITB_OVERFLOW_INT_MASK               0x00000020
#define BCHP_XPT_RAVE_INT_CX23_ITB_OVERFLOW_INT_SHIFT              5

/* XPT_RAVE :: INT_CX23 :: CDB_OVERFLOW_INT [04:04] */
#define BCHP_XPT_RAVE_INT_CX23_CDB_OVERFLOW_INT_MASK               0x00000010
#define BCHP_XPT_RAVE_INT_CX23_CDB_OVERFLOW_INT_SHIFT              4

/* XPT_RAVE :: INT_CX23 :: CC_ERROR_INT [03:03] */
#define BCHP_XPT_RAVE_INT_CX23_CC_ERROR_INT_MASK                   0x00000008
#define BCHP_XPT_RAVE_INT_CX23_CC_ERROR_INT_SHIFT                  3

/* XPT_RAVE :: INT_CX23 :: TEI_ERROR_INT [02:02] */
#define BCHP_XPT_RAVE_INT_CX23_TEI_ERROR_INT_MASK                  0x00000004
#define BCHP_XPT_RAVE_INT_CX23_TEI_ERROR_INT_SHIFT                 2

/* XPT_RAVE :: INT_CX23 :: PUSI_ERROR_INT [01:01] */
#define BCHP_XPT_RAVE_INT_CX23_PUSI_ERROR_INT_MASK                 0x00000002
#define BCHP_XPT_RAVE_INT_CX23_PUSI_ERROR_INT_SHIFT                1

/* XPT_RAVE :: INT_CX23 :: EMU_ERROR_INT [00:00] */
#define BCHP_XPT_RAVE_INT_CX23_EMU_ERROR_INT_MASK                  0x00000001
#define BCHP_XPT_RAVE_INT_CX23_EMU_ERROR_INT_SHIFT                 0

/***************************************************************************
 *INT_MISC - Miscellaneous Interrupts
 ***************************************************************************/
/* XPT_RAVE :: INT_MISC :: reserved0 [31:12] */
#define BCHP_XPT_RAVE_INT_MISC_reserved0_MASK                      0xfffff000
#define BCHP_XPT_RAVE_INT_MISC_reserved0_SHIFT                     12

/* XPT_RAVE :: INT_MISC :: reserved_for_eco1 [11:08] */
#define BCHP_XPT_RAVE_INT_MISC_reserved_for_eco1_MASK              0x00000f00
#define BCHP_XPT_RAVE_INT_MISC_reserved_for_eco1_SHIFT             8

/* XPT_RAVE :: INT_MISC :: MISC_INT7 [07:07] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT7_MASK                      0x00000080
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT7_SHIFT                     7

/* XPT_RAVE :: INT_MISC :: MISC_INT6 [06:06] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT6_MASK                      0x00000040
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT6_SHIFT                     6

/* XPT_RAVE :: INT_MISC :: MISC_INT5 [05:05] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT5_MASK                      0x00000020
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT5_SHIFT                     5

/* XPT_RAVE :: INT_MISC :: MISC_INT4 [04:04] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT4_MASK                      0x00000010
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT4_SHIFT                     4

/* XPT_RAVE :: INT_MISC :: MISC_INT3 [03:03] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT3_MASK                      0x00000008
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT3_SHIFT                     3

/* XPT_RAVE :: INT_MISC :: MISC_INT2 [02:02] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT2_MASK                      0x00000004
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT2_SHIFT                     2

/* XPT_RAVE :: INT_MISC :: MISC_INT1 [01:01] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT1_MASK                      0x00000002
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT1_SHIFT                     1

/* XPT_RAVE :: INT_MISC :: MISC_INT0 [00:00] */
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT0_MASK                      0x00000001
#define BCHP_XPT_RAVE_INT_MISC_MISC_INT0_SHIFT                     0

/***************************************************************************
 *CXMEM_LO%i - Context Table 0 (for contexts 0 - 15) 0..287
 ***************************************************************************/
#define BCHP_XPT_RAVE_CXMEM_LOi_ARRAY_BASE                         0x00393200
#define BCHP_XPT_RAVE_CXMEM_LOi_ARRAY_START                        0
#define BCHP_XPT_RAVE_CXMEM_LOi_ARRAY_END                          287
#define BCHP_XPT_RAVE_CXMEM_LOi_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *CXMEM_LO%i - Context Table 0 (for contexts 0 - 15) 0..287
 ***************************************************************************/
/* XPT_RAVE :: CXMEM_LOi :: CX15_MAP_G [31:31] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX15_MAP_G_MASK                    0x80000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX15_MAP_G_SHIFT                   31

/* XPT_RAVE :: CXMEM_LOi :: CX15_MAP_R [30:30] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX15_MAP_R_MASK                    0x40000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX15_MAP_R_SHIFT                   30

/* XPT_RAVE :: CXMEM_LOi :: CX14_MAP_G [29:29] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX14_MAP_G_MASK                    0x20000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX14_MAP_G_SHIFT                   29

/* XPT_RAVE :: CXMEM_LOi :: CX14_MAP_R [28:28] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX14_MAP_R_MASK                    0x10000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX14_MAP_R_SHIFT                   28

/* XPT_RAVE :: CXMEM_LOi :: CX13_MAP_G [27:27] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX13_MAP_G_MASK                    0x08000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX13_MAP_G_SHIFT                   27

/* XPT_RAVE :: CXMEM_LOi :: CX13_MAP_R [26:26] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX13_MAP_R_MASK                    0x04000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX13_MAP_R_SHIFT                   26

/* XPT_RAVE :: CXMEM_LOi :: CX12_MAP_G [25:25] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX12_MAP_G_MASK                    0x02000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX12_MAP_G_SHIFT                   25

/* XPT_RAVE :: CXMEM_LOi :: CX12_MAP_R [24:24] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX12_MAP_R_MASK                    0x01000000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX12_MAP_R_SHIFT                   24

/* XPT_RAVE :: CXMEM_LOi :: CX11_MAP_G [23:23] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX11_MAP_G_MASK                    0x00800000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX11_MAP_G_SHIFT                   23

/* XPT_RAVE :: CXMEM_LOi :: CX11_MAP_R [22:22] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX11_MAP_R_MASK                    0x00400000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX11_MAP_R_SHIFT                   22

/* XPT_RAVE :: CXMEM_LOi :: CX10_MAP_G [21:21] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX10_MAP_G_MASK                    0x00200000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX10_MAP_G_SHIFT                   21

/* XPT_RAVE :: CXMEM_LOi :: CX10_MAP_R [20:20] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX10_MAP_R_MASK                    0x00100000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX10_MAP_R_SHIFT                   20

/* XPT_RAVE :: CXMEM_LOi :: CX9_MAP_G [19:19] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX9_MAP_G_MASK                     0x00080000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX9_MAP_G_SHIFT                    19

/* XPT_RAVE :: CXMEM_LOi :: CX9_MAP_R [18:18] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX9_MAP_R_MASK                     0x00040000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX9_MAP_R_SHIFT                    18

/* XPT_RAVE :: CXMEM_LOi :: CX8_MAP_G [17:17] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX8_MAP_G_MASK                     0x00020000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX8_MAP_G_SHIFT                    17

/* XPT_RAVE :: CXMEM_LOi :: CX8_MAP_R [16:16] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX8_MAP_R_MASK                     0x00010000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX8_MAP_R_SHIFT                    16

/* XPT_RAVE :: CXMEM_LOi :: CX7_MAP_G [15:15] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX7_MAP_G_MASK                     0x00008000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX7_MAP_G_SHIFT                    15

/* XPT_RAVE :: CXMEM_LOi :: CX7_MAP_R [14:14] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX7_MAP_R_MASK                     0x00004000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX7_MAP_R_SHIFT                    14

/* XPT_RAVE :: CXMEM_LOi :: CX6_MAP_G [13:13] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX6_MAP_G_MASK                     0x00002000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX6_MAP_G_SHIFT                    13

/* XPT_RAVE :: CXMEM_LOi :: CX6_MAP_R [12:12] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX6_MAP_R_MASK                     0x00001000
#define BCHP_XPT_RAVE_CXMEM_LOi_CX6_MAP_R_SHIFT                    12

/* XPT_RAVE :: CXMEM_LOi :: CX5_MAP_G [11:11] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX5_MAP_G_MASK                     0x00000800
#define BCHP_XPT_RAVE_CXMEM_LOi_CX5_MAP_G_SHIFT                    11

/* XPT_RAVE :: CXMEM_LOi :: CX5_MAP_R [10:10] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX5_MAP_R_MASK                     0x00000400
#define BCHP_XPT_RAVE_CXMEM_LOi_CX5_MAP_R_SHIFT                    10

/* XPT_RAVE :: CXMEM_LOi :: CX4_MAP_G [09:09] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX4_MAP_G_MASK                     0x00000200
#define BCHP_XPT_RAVE_CXMEM_LOi_CX4_MAP_G_SHIFT                    9

/* XPT_RAVE :: CXMEM_LOi :: CX4_MAP_R [08:08] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX4_MAP_R_MASK                     0x00000100
#define BCHP_XPT_RAVE_CXMEM_LOi_CX4_MAP_R_SHIFT                    8

/* XPT_RAVE :: CXMEM_LOi :: CX3_MAP_G [07:07] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX3_MAP_G_MASK                     0x00000080
#define BCHP_XPT_RAVE_CXMEM_LOi_CX3_MAP_G_SHIFT                    7

/* XPT_RAVE :: CXMEM_LOi :: CX3_MAP_R [06:06] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX3_MAP_R_MASK                     0x00000040
#define BCHP_XPT_RAVE_CXMEM_LOi_CX3_MAP_R_SHIFT                    6

/* XPT_RAVE :: CXMEM_LOi :: CX2_MAP_G [05:05] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX2_MAP_G_MASK                     0x00000020
#define BCHP_XPT_RAVE_CXMEM_LOi_CX2_MAP_G_SHIFT                    5

/* XPT_RAVE :: CXMEM_LOi :: CX2_MAP_R [04:04] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX2_MAP_R_MASK                     0x00000010
#define BCHP_XPT_RAVE_CXMEM_LOi_CX2_MAP_R_SHIFT                    4

/* XPT_RAVE :: CXMEM_LOi :: CX1_MAP_G [03:03] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX1_MAP_G_MASK                     0x00000008
#define BCHP_XPT_RAVE_CXMEM_LOi_CX1_MAP_G_SHIFT                    3

/* XPT_RAVE :: CXMEM_LOi :: CX1_MAP_R [02:02] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX1_MAP_R_MASK                     0x00000004
#define BCHP_XPT_RAVE_CXMEM_LOi_CX1_MAP_R_SHIFT                    2

/* XPT_RAVE :: CXMEM_LOi :: CX0_MAP_G [01:01] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX0_MAP_G_MASK                     0x00000002
#define BCHP_XPT_RAVE_CXMEM_LOi_CX0_MAP_G_SHIFT                    1

/* XPT_RAVE :: CXMEM_LOi :: CX0_MAP_R [00:00] */
#define BCHP_XPT_RAVE_CXMEM_LOi_CX0_MAP_R_MASK                     0x00000001
#define BCHP_XPT_RAVE_CXMEM_LOi_CX0_MAP_R_SHIFT                    0


/***************************************************************************
 *CXMEM_HI%i - Context Table 1 (for contexts 16 - 23) 0..287
 ***************************************************************************/
#define BCHP_XPT_RAVE_CXMEM_HIi_ARRAY_BASE                         0x00393800
#define BCHP_XPT_RAVE_CXMEM_HIi_ARRAY_START                        0
#define BCHP_XPT_RAVE_CXMEM_HIi_ARRAY_END                          287
#define BCHP_XPT_RAVE_CXMEM_HIi_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *CXMEM_HI%i - Context Table 1 (for contexts 16 - 23) 0..287
 ***************************************************************************/
/* XPT_RAVE :: CXMEM_HIi :: reserved_for_eco0 [31:16] */
#define BCHP_XPT_RAVE_CXMEM_HIi_reserved_for_eco0_MASK             0xffff0000
#define BCHP_XPT_RAVE_CXMEM_HIi_reserved_for_eco0_SHIFT            16

/* XPT_RAVE :: CXMEM_HIi :: CX23_MAP_G [15:15] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX23_MAP_G_MASK                    0x00008000
#define BCHP_XPT_RAVE_CXMEM_HIi_CX23_MAP_G_SHIFT                   15

/* XPT_RAVE :: CXMEM_HIi :: CX23_MAP_R [14:14] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX23_MAP_R_MASK                    0x00004000
#define BCHP_XPT_RAVE_CXMEM_HIi_CX23_MAP_R_SHIFT                   14

/* XPT_RAVE :: CXMEM_HIi :: CX22_MAP_G [13:13] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX22_MAP_G_MASK                    0x00002000
#define BCHP_XPT_RAVE_CXMEM_HIi_CX22_MAP_G_SHIFT                   13

/* XPT_RAVE :: CXMEM_HIi :: CX22_MAP_R [12:12] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX22_MAP_R_MASK                    0x00001000
#define BCHP_XPT_RAVE_CXMEM_HIi_CX22_MAP_R_SHIFT                   12

/* XPT_RAVE :: CXMEM_HIi :: CX21_MAP_G [11:11] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX21_MAP_G_MASK                    0x00000800
#define BCHP_XPT_RAVE_CXMEM_HIi_CX21_MAP_G_SHIFT                   11

/* XPT_RAVE :: CXMEM_HIi :: CX21_MAP_R [10:10] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX21_MAP_R_MASK                    0x00000400
#define BCHP_XPT_RAVE_CXMEM_HIi_CX21_MAP_R_SHIFT                   10

/* XPT_RAVE :: CXMEM_HIi :: CX20_MAP_G [09:09] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX20_MAP_G_MASK                    0x00000200
#define BCHP_XPT_RAVE_CXMEM_HIi_CX20_MAP_G_SHIFT                   9

/* XPT_RAVE :: CXMEM_HIi :: CX20_MAP_R [08:08] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX20_MAP_R_MASK                    0x00000100
#define BCHP_XPT_RAVE_CXMEM_HIi_CX20_MAP_R_SHIFT                   8

/* XPT_RAVE :: CXMEM_HIi :: CX19_MAP_G [07:07] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX19_MAP_G_MASK                    0x00000080
#define BCHP_XPT_RAVE_CXMEM_HIi_CX19_MAP_G_SHIFT                   7

/* XPT_RAVE :: CXMEM_HIi :: CX19_MAP_R [06:06] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX19_MAP_R_MASK                    0x00000040
#define BCHP_XPT_RAVE_CXMEM_HIi_CX19_MAP_R_SHIFT                   6

/* XPT_RAVE :: CXMEM_HIi :: CX18_MAP_G [05:05] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX18_MAP_G_MASK                    0x00000020
#define BCHP_XPT_RAVE_CXMEM_HIi_CX18_MAP_G_SHIFT                   5

/* XPT_RAVE :: CXMEM_HIi :: CX18_MAP_R [04:04] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX18_MAP_R_MASK                    0x00000010
#define BCHP_XPT_RAVE_CXMEM_HIi_CX18_MAP_R_SHIFT                   4

/* XPT_RAVE :: CXMEM_HIi :: CX17_MAP_G [03:03] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX17_MAP_G_MASK                    0x00000008
#define BCHP_XPT_RAVE_CXMEM_HIi_CX17_MAP_G_SHIFT                   3

/* XPT_RAVE :: CXMEM_HIi :: CX17_MAP_R [02:02] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX17_MAP_R_MASK                    0x00000004
#define BCHP_XPT_RAVE_CXMEM_HIi_CX17_MAP_R_SHIFT                   2

/* XPT_RAVE :: CXMEM_HIi :: CX16_MAP_G [01:01] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX16_MAP_G_MASK                    0x00000002
#define BCHP_XPT_RAVE_CXMEM_HIi_CX16_MAP_G_SHIFT                   1

/* XPT_RAVE :: CXMEM_HIi :: CX16_MAP_R [00:00] */
#define BCHP_XPT_RAVE_CXMEM_HIi_CX16_MAP_R_MASK                    0x00000001
#define BCHP_XPT_RAVE_CXMEM_HIi_CX16_MAP_R_SHIFT                   0


/***************************************************************************
 *DMEM%i - Data Memory Address 0..2047
 ***************************************************************************/
#define BCHP_XPT_RAVE_DMEMi_ARRAY_BASE                             0x00394000
#define BCHP_XPT_RAVE_DMEMi_ARRAY_START                            0
#define BCHP_XPT_RAVE_DMEMi_ARRAY_END                              2047
#define BCHP_XPT_RAVE_DMEMi_ARRAY_ELEMENT_SIZE                     32

/***************************************************************************
 *DMEM%i - Data Memory Address 0..2047
 ***************************************************************************/
/* XPT_RAVE :: DMEMi :: reserved_for_eco0 [31:08] */
#define BCHP_XPT_RAVE_DMEMi_reserved_for_eco0_MASK                 0xffffff00
#define BCHP_XPT_RAVE_DMEMi_reserved_for_eco0_SHIFT                8

/* XPT_RAVE :: DMEMi :: DATA [07:00] */
#define BCHP_XPT_RAVE_DMEMi_DATA_MASK                              0x000000ff
#define BCHP_XPT_RAVE_DMEMi_DATA_SHIFT                             0


/***************************************************************************
 *TPIT_TIME_TICK - TPIT Time Tick Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_TIME_TICK :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_reserved0_MASK                0xff000000
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_reserved0_SHIFT               24

/* XPT_RAVE :: TPIT_TIME_TICK :: TPIT_TIME_TICK [23:00] */
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_MASK           0x00ffffff
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_SHIFT          0
#define BCHP_XPT_RAVE_TPIT_TIME_TICK_TPIT_TIME_TICK_DEFAULT        0

/***************************************************************************
 *TPIT_PKT_TIMEOUT - TPIT Time Packet Timeout Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_PKT_TIMEOUT :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_reserved0_MASK              0xff000000
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_reserved0_SHIFT             24

/* XPT_RAVE :: TPIT_PKT_TIMEOUT :: TPIT_PKT_TIMEOUT [23:00] */
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_MASK       0x00ffffff
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_SHIFT      0
#define BCHP_XPT_RAVE_TPIT_PKT_TIMEOUT_TPIT_PKT_TIMEOUT_DEFAULT    0

/***************************************************************************
 *TPIT_EVE_TIMEOUT - TPIT Time Event Timeout Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT_EVE_TIMEOUT :: reserved0 [31:24] */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_reserved0_MASK              0xff000000
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_reserved0_SHIFT             24

/* XPT_RAVE :: TPIT_EVE_TIMEOUT :: TPIT_EVE_TIMEOUT [23:00] */
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_MASK       0x00ffffff
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_SHIFT      0
#define BCHP_XPT_RAVE_TPIT_EVE_TIMEOUT_TPIT_EVE_TIMEOUT_DEFAULT    0

/***************************************************************************
 *EMM_TID_MODE - TPIT EMM_TID_MODE Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_F [31:30] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_MASK             0xc0000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_SHIFT            30
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_F_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_E [29:28] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_MASK             0x30000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_SHIFT            28
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_E_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_D [27:26] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_MASK             0x0c000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_SHIFT            26
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_D_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_C [25:24] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_MASK             0x03000000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_SHIFT            24
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_C_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_B [23:22] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_MASK             0x00c00000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_SHIFT            22
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_B_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_A [21:20] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_MASK             0x00300000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_SHIFT            20
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_A_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_9 [19:18] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_MASK             0x000c0000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_SHIFT            18
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_9_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_8 [17:16] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_MASK             0x00030000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_SHIFT            16
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_8_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_7 [15:14] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_MASK             0x0000c000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_SHIFT            14
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_7_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_6 [13:12] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_MASK             0x00003000
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_SHIFT            12
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_6_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_5 [11:10] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_MASK             0x00000c00
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_SHIFT            10
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_5_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_4 [09:08] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_MASK             0x00000300
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_SHIFT            8
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_4_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_3 [07:06] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_MASK             0x000000c0
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_SHIFT            6
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_3_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_2 [05:04] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_MASK             0x00000030
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_SHIFT            4
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_2_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_1 [03:02] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_MASK             0x0000000c
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_SHIFT            2
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_1_DEFAULT          0

/* XPT_RAVE :: EMM_TID_MODE :: EMM_TID_RULE_0 [01:00] */
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_MASK             0x00000003
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_SHIFT            0
#define BCHP_XPT_RAVE_EMM_TID_MODE_EMM_TID_RULE_0_DEFAULT          0

/***************************************************************************
 *EMM_TID - TPIT EMM_TID Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_TID :: reserved0 [31:09] */
#define BCHP_XPT_RAVE_EMM_TID_reserved0_MASK                       0xfffffe00
#define BCHP_XPT_RAVE_EMM_TID_reserved0_SHIFT                      9

/* XPT_RAVE :: EMM_TID :: EMM_TID_EN [08:08] */
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_EN_MASK                      0x00000100
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_EN_SHIFT                     8
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_EN_DEFAULT                   0

/* XPT_RAVE :: EMM_TID :: EMM_TID [07:04] */
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_MASK                         0x000000f0
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_SHIFT                        4
#define BCHP_XPT_RAVE_EMM_TID_EMM_TID_DEFAULT                      0

/* XPT_RAVE :: EMM_TID :: reserved1 [03:00] */
#define BCHP_XPT_RAVE_EMM_TID_reserved1_MASK                       0x0000000f
#define BCHP_XPT_RAVE_EMM_TID_reserved1_SHIFT                      0

/***************************************************************************
 *EMM_CTRL_ID - TPIT EMM_CTRL_ID Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_CTRL_ID :: reserved0 [31:16] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_reserved0_MASK                   0xffff0000
#define BCHP_XPT_RAVE_EMM_CTRL_ID_reserved0_SHIFT                  16

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_8 [15:14] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_8_MASK         0x0000c000
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_8_SHIFT        14
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_8_DEFAULT      0

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_7 [13:12] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_7_MASK         0x00003000
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_7_SHIFT        12
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_7_DEFAULT      0

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_6 [11:10] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_6_MASK         0x00000c00
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_6_SHIFT        10
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_6_DEFAULT      0

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_5 [09:08] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_5_MASK         0x00000300
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_5_SHIFT        8
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_5_DEFAULT      0

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_4 [07:06] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_4_MASK         0x000000c0
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_4_SHIFT        6
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_4_DEFAULT      0

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_3 [05:04] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_3_MASK         0x00000030
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_3_SHIFT        4
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_3_DEFAULT      3

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_2 [03:02] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_2_MASK         0x0000000c
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_2_SHIFT        2
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_2_DEFAULT      2

/* XPT_RAVE :: EMM_CTRL_ID :: EMM_IRD_NUM_LABEL_1 [01:00] */
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_1_MASK         0x00000003
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_1_SHIFT        0
#define BCHP_XPT_RAVE_EMM_CTRL_ID_EMM_IRD_NUM_LABEL_1_DEFAULT      1

/***************************************************************************
 *EMM_DATA_ID_1 - TPIT EMM_DATA_ID_1 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_1 :: EMM_DATA_ID_1 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_1_EMM_DATA_ID_1_DEFAULT          0

/***************************************************************************
 *EMM_DATA_ID_2 - TPIT EMM_DATA_ID_2 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_2 :: EMM_DATA_ID_2 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_2_EMM_DATA_ID_2_DEFAULT          0

/***************************************************************************
 *EMM_DATA_ID_3 - TPIT EMM_DATA_ID_3 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_3 :: EMM_DATA_ID_3 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_3_EMM_DATA_ID_3_DEFAULT          0

/***************************************************************************
 *EMM_DATA_ID_4 - TPIT EMM_DATA_ID_4 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_4 :: EMM_DATA_ID_4 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_4_EMM_DATA_ID_4_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_4_EMM_DATA_ID_4_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_4_EMM_DATA_ID_4_DEFAULT          0

/***************************************************************************
 *EMM_DATA_ID_5 - TPIT EMM_DATA_ID_5 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_5 :: EMM_DATA_ID_5 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_5_EMM_DATA_ID_5_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_5_EMM_DATA_ID_5_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_5_EMM_DATA_ID_5_DEFAULT          0

/***************************************************************************
 *EMM_DATA_ID_6 - TPIT EMM_DATA_ID_6 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_6 :: EMM_DATA_ID_6 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_6_EMM_DATA_ID_6_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_6_EMM_DATA_ID_6_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_6_EMM_DATA_ID_6_DEFAULT          0

/***************************************************************************
 *EMM_DATA_ID_7 - TPIT EMM_DATA_ID_7 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_7 :: EMM_DATA_ID_7 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_7_EMM_DATA_ID_7_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_7_EMM_DATA_ID_7_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_7_EMM_DATA_ID_7_DEFAULT          0

/***************************************************************************
 *EMM_DATA_ID_8 - TPIT EMM_DATA_ID_8 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_DATA_ID_8 :: EMM_DATA_ID_8 [31:00] */
#define BCHP_XPT_RAVE_EMM_DATA_ID_8_EMM_DATA_ID_8_MASK             0xffffffff
#define BCHP_XPT_RAVE_EMM_DATA_ID_8_EMM_DATA_ID_8_SHIFT            0
#define BCHP_XPT_RAVE_EMM_DATA_ID_8_EMM_DATA_ID_8_DEFAULT          0

/***************************************************************************
 *EMM_MASK_ID_1 - TPIT EMM_MASK_ID_1 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_1 :: EMM_DATA_MASK_ID_1 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_1_EMM_DATA_MASK_ID_1_DEFAULT     0

/***************************************************************************
 *EMM_MASK_ID_2 - TPIT EMM_MASK_ID_2 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_2 :: EMM_DATA_MASK_ID_2 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_2_EMM_DATA_MASK_ID_2_DEFAULT     0

/***************************************************************************
 *EMM_MASK_ID_3 - TPIT EMM_MASK_ID_3 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_3 :: EMM_DATA_MASK_ID_3 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_3_EMM_DATA_MASK_ID_3_DEFAULT     0

/***************************************************************************
 *EMM_MASK_ID_4 - TPIT EMM_MASK_ID_4 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_4 :: EMM_DATA_MASK_ID_4 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_4_EMM_DATA_MASK_ID_4_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_4_EMM_DATA_MASK_ID_4_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_4_EMM_DATA_MASK_ID_4_DEFAULT     0

/***************************************************************************
 *EMM_MASK_ID_5 - TPIT EMM_MASK_ID_5 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_5 :: EMM_DATA_MASK_ID_5 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_5_EMM_DATA_MASK_ID_5_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_5_EMM_DATA_MASK_ID_5_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_5_EMM_DATA_MASK_ID_5_DEFAULT     0

/***************************************************************************
 *EMM_MASK_ID_6 - TPIT EMM_MASK_ID_6 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_6 :: EMM_DATA_MASK_ID_6 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_6_EMM_DATA_MASK_ID_6_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_6_EMM_DATA_MASK_ID_6_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_6_EMM_DATA_MASK_ID_6_DEFAULT     0

/***************************************************************************
 *EMM_MASK_ID_7 - TPIT EMM_MASK_ID_7 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_7 :: EMM_DATA_MASK_ID_7 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_7_EMM_DATA_MASK_ID_7_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_7_EMM_DATA_MASK_ID_7_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_7_EMM_DATA_MASK_ID_7_DEFAULT     0

/***************************************************************************
 *EMM_MASK_ID_8 - TPIT EMM_MASK_ID_8 Register (NDS only)
 ***************************************************************************/
/* XPT_RAVE :: EMM_MASK_ID_8 :: EMM_DATA_MASK_ID_8 [31:00] */
#define BCHP_XPT_RAVE_EMM_MASK_ID_8_EMM_DATA_MASK_ID_8_MASK        0xffffffff
#define BCHP_XPT_RAVE_EMM_MASK_ID_8_EMM_DATA_MASK_ID_8_SHIFT       0
#define BCHP_XPT_RAVE_EMM_MASK_ID_8_EMM_DATA_MASK_ID_8_DEFAULT     0

/***************************************************************************
 *TPIT0_PID_TABLE%i - TPIT0 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_BASE                  0x0039a000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT0_PID_TABLE%i - TPIT0 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT0_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT0_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT0_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT0_PAR_TABLE%i - TPIT0 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_BASE                  0x0039a040
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT0_PAR_TABLE%i - TPIT0 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT0_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT0_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT1_PID_TABLE%i - TPIT1 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_BASE                  0x0039a080
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT1_PID_TABLE%i - TPIT1 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT1_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT1_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT1_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT1_PAR_TABLE%i - TPIT1 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_BASE                  0x0039a0c0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT1_PAR_TABLE%i - TPIT1 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT1_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT1_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT2_PID_TABLE%i - TPIT2 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_BASE                  0x0039a100
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT2_PID_TABLE%i - TPIT2 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT2_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT2_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT2_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT2_PAR_TABLE%i - TPIT2 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_BASE                  0x0039a140
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT2_PAR_TABLE%i - TPIT2 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT2_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT2_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT3_PID_TABLE%i - TPIT3 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_BASE                  0x0039a180
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT3_PID_TABLE%i - TPIT3 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT3_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT3_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT3_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT3_PAR_TABLE%i - TPIT3 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_BASE                  0x0039a1c0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT3_PAR_TABLE%i - TPIT3 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT3_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT3_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT4_PID_TABLE%i - TPIT4 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_BASE                  0x0039a200
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT4_PID_TABLE%i - TPIT4 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT4_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT4_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT4_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT4_PAR_TABLE%i - TPIT4 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_BASE                  0x0039a240
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT4_PAR_TABLE%i - TPIT4 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT4_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT4_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT5_PID_TABLE%i - TPIT5 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_BASE                  0x0039a280
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT5_PID_TABLE%i - TPIT5 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT5_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT5_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT5_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT5_PAR_TABLE%i - TPIT5 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_BASE                  0x0039a2c0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT5_PAR_TABLE%i - TPIT5 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT5_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT5_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT6_PID_TABLE%i - TPIT6 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_BASE                  0x0039a300
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT6_PID_TABLE%i - TPIT6 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT6_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT6_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT6_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT6_PAR_TABLE%i - TPIT6 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_BASE                  0x0039a340
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT6_PAR_TABLE%i - TPIT6 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT6_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT6_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT7_PID_TABLE%i - TPIT7 PID Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_BASE                  0x0039a380
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT7_PID_TABLE%i - TPIT7 PID Table 0..15
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_PID_TABLEi :: reserved_for_eco0 [31:21] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco0_MASK      0xffe00000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco0_SHIFT     21

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_HD [20:17] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_MASK                 0x001e0000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_SHIFT                17

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_HD_FILT_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_FILT_EN_MASK         0x00010000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_HD_FILT_EN_SHIFT        16

/* XPT_RAVE :: TPIT7_PID_TABLEi :: reserved_for_eco1 [15:15] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco1_MASK      0x00008000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_reserved_for_eco1_SHIFT     15

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_CORRUPT_ENABLE [14:14] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_CORRUPT_ENABLE_MASK     0x00004000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_CORRUPT_ENABLE_SHIFT    14

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_PARSE_ENABLE [13:13] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PARSE_ENABLE_MASK       0x00002000
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PARSE_ENABLE_SHIFT      13

/* XPT_RAVE :: TPIT7_PID_TABLEi :: REC_PID [12:00] */
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PID_MASK                0x00001fff
#define BCHP_XPT_RAVE_TPIT7_PID_TABLEi_REC_PID_SHIFT               0


/***************************************************************************
 *TPIT7_PAR_TABLE%i - TPIT7 Parse Table 0..15
 ***************************************************************************/
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_BASE                  0x0039a3c0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_START                 0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_END                   15
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *TPIT7_PAR_TABLE%i - TPIT7 Parse Table 0..15
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN3 [31:31] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_MASK 0x80000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN3_SHIFT 31

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN2 [30:30] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_MASK 0x40000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN2_SHIFT 30

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ECM_POLARITY_CHANGE_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_MASK 0x20000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ECM_POLARITY_CHANGE_EN_SHIFT 29

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SECTION_FILTER_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_MASK 0x10000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SECTION_FILTER_EN_SHIFT 28

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_MASK 0x08000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_EN_SHIFT 27

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_MASK 0x04000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_EN_SHIFT 26

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_MASK 0x02000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_EN_SHIFT 25

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_MASK   0x01000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_EN_SHIFT  24

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_EN [23:23] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_MASK    0x00800000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_EN_SHIFT   23

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_EN [22:22] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_MASK 0x00400000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_EN_SHIFT 22

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_EN [21:21] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_MASK 0x00200000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_EN_SHIFT 21

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_EN [20:20] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_MASK 0x00100000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_EN_SHIFT 20

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_AFC_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_MASK  0x00080000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_AFC_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TSC_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_MASK  0x00040000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TSC_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_EN_SHIFT 17

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PUSI_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_EN_MASK        0x00010000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_EN_SHIFT       16

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: reserved_for_eco0 [15:13] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco0_MASK 0x0000e000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco0_SHIFT 13

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PACKET_PRESENT [12:12] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_MASK 0x00001000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PACKET_PRESENT_SHIFT 12

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ADAPT_FIELD_EXT_FLAG_COMP [11:11] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_MASK 0x00000800
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ADAPT_FIELD_EXT_FLAG_COMP_SHIFT 11

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PRIVATE_DATA_FLAG_COMP [10:10] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_MASK 0x00000400
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PRIVATE_DATA_FLAG_COMP_SHIFT 10

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_SPLICING_POINT_FLAG_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_MASK 0x00000200
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_SPLICING_POINT_FLAG_COMP_SHIFT 9

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_OPCR_FLAG_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_MASK 0x00000100
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_OPCR_FLAG_COMP_SHIFT 8

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PCR_FLAG_COMP [07:07] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_MASK  0x00000080
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PCR_FLAG_COMP_SHIFT 7

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_ES_PRIORITY_IND_COMP [06:06] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_MASK 0x00000040
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_ES_PRIORITY_IND_COMP_SHIFT 6

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_RANDOM_ACCESS_IND_COMP [05:05] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_MASK 0x00000020
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_RANDOM_ACCESS_IND_COMP_SHIFT 5

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_DISCONTINUITY_IND_COMP [04:04] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_MASK 0x00000010
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_DISCONTINUITY_IND_COMP_SHIFT 4

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco1_MASK 0x0000000c
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_reserved_for_eco1_SHIFT 2

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_TRANSPORT_PRIORITY_COMP [01:01] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_MASK 0x00000002
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_TRANSPORT_PRIORITY_COMP_SHIFT 1

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: MPEG :: RP_PUSI_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_COMP_MASK      0x00000001
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_MPEG_RP_PUSI_COMP_SHIFT     0

/* union - case DIRECTV [31:00] */
/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved_for_eco0 [31:30] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco0_MASK 0xc0000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco0_SHIFT 30

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_AUX_DET_EN [29:29] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_MASK  0x20000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_AUX_DET_EN_SHIFT 29

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_TC_DET_EN [28:28] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_MASK   0x10000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_TC_DET_EN_SHIFT  28

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CWP_DET_EN [27:27] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_MASK  0x08000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CWP_DET_EN_SHIFT 27

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_RTS_DET_EN [26:26] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_MASK  0x04000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_RTS_DET_EN_SHIFT 26

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CFF_EN [25:25] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_EN_MASK      0x02000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_EN_SHIFT     25

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_MF_EN [24:24] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_EN_MASK       0x01000000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_EN_SHIFT      24

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_HD_EN [23:20] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_EN_MASK       0x00f00000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_EN_SHIFT      20

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CSAUX_CHANGE_EN [19:19] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_MASK 0x00080000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CSAUX_CHANGE_EN_SHIFT 19

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CS_CHANGE_EN [18:18] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_MASK 0x00040000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CS_CHANGE_EN_SHIFT 18

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CF_CHANGE_EN [17:17] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_MASK 0x00020000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CF_CHANGE_EN_SHIFT 17

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_BB_EN [16:16] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_EN_MASK       0x00010000
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_EN_SHIFT      16

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco1_SHIFT 10

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_CFF_COMP [09:09] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_COMP_MASK    0x00000200
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_CFF_COMP_SHIFT   9

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_MF_COMP [08:08] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_COMP_MASK     0x00000100
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_MF_COMP_SHIFT    8

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_HD_MASK [07:04] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_MASK_MASK     0x000000f0
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_HD_MASK_SHIFT    4

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: reserved_for_eco2 [03:01] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco2_MASK 0x0000000e
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_reserved_for_eco2_SHIFT 1

/* XPT_RAVE :: TPIT7_PAR_TABLEi :: DIRECTV :: RP_BB_COMP [00:00] */
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_COMP_MASK     0x00000001
#define BCHP_XPT_RAVE_TPIT7_PAR_TABLEi_DIRECTV_RP_BB_COMP_SHIFT    0


/***************************************************************************
 *TPIT0_CTRL1 - TPIT 0 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT0_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT0_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT0_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT0_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT0_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT0_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT0_COR1 - TPIT 0 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT0_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT0_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT0_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT0_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT0_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT0_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT0_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT0_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT0_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT0_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT0_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT0_STATE0 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT0_STATE1 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT0_STATE2 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT0_STATE2a - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2b - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2c - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT0_STATE2d - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT0_STATE3 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT0_STATE4 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT0_STATE5 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT0_STATE6 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT0_STATE7 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT0_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT0_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT0_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT0_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT0_STATE8 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT0_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT0_STATE9 - TPIT 0 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT0_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT0_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT0_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT0_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT0_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT0_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT1_CTRL1 - TPIT 1 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT1_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT1_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT1_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT1_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT1_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT1_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT1_COR1 - TPIT 1 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT1_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT1_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT1_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT1_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT1_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT1_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT1_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT1_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT1_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT1_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT1_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT1_STATE0 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT1_STATE1 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT1_STATE2 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT1_STATE2a - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2b - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2c - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT1_STATE2d - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT1_STATE3 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT1_STATE4 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT1_STATE5 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT1_STATE6 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT1_STATE7 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT1_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT1_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT1_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT1_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT1_STATE8 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT1_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT1_STATE9 - TPIT 1 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT1_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT1_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT1_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT1_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT1_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT1_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT2_CTRL1 - TPIT 2 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT2_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT2_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT2_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT2_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT2_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT2_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT2_COR1 - TPIT 2 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT2_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT2_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT2_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT2_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT2_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT2_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT2_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT2_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT2_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT2_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT2_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT2_STATE0 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT2_STATE1 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT2_STATE2 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT2_STATE2a - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2b - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2c - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT2_STATE2d - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT2_STATE3 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT2_STATE4 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT2_STATE5 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT2_STATE6 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT2_STATE7 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT2_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT2_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT2_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT2_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT2_STATE8 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT2_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT2_STATE9 - TPIT 2 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT2_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT2_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT2_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT2_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT2_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT2_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT3_CTRL1 - TPIT 3 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT3_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT3_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT3_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT3_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT3_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT3_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT3_COR1 - TPIT 3 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT3_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT3_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT3_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT3_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT3_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT3_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT3_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT3_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT3_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT3_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT3_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT3_STATE0 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT3_STATE1 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT3_STATE2 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT3_STATE2a - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2b - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2c - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT3_STATE2d - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT3_STATE3 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT3_STATE4 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT3_STATE5 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT3_STATE6 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT3_STATE7 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT3_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT3_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT3_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT3_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT3_STATE8 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT3_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT3_STATE9 - TPIT 3 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT3_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT3_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT3_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT3_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT3_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT3_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT4_CTRL1 - TPIT 4 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT4_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT4_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT4_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT4_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT4_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT4_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT4_COR1 - TPIT 4 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT4_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT4_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT4_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT4_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT4_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT4_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT4_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT4_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT4_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT4_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT4_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT4_STATE0 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT4_STATE1 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT4_STATE2 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT4_STATE2a - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2b - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2c - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT4_STATE2d - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT4_STATE3 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT4_STATE4 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT4_STATE5 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT4_STATE6 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT4_STATE7 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT4_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT4_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT4_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT4_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT4_STATE8 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT4_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT4_STATE9 - TPIT 4 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT4_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT4_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT4_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT4_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT4_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT4_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT5_CTRL1 - TPIT 5 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT5_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT5_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT5_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT5_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT5_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT5_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT5_COR1 - TPIT 5 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT5_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT5_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT5_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT5_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT5_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT5_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT5_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT5_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT5_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT5_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT5_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT5_STATE0 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT5_STATE1 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT5_STATE2 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT5_STATE2a - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2b - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2c - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT5_STATE2d - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT5_STATE3 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT5_STATE4 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT5_STATE5 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT5_STATE6 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT5_STATE7 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT5_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT5_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT5_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT5_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT5_STATE8 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT5_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT5_STATE9 - TPIT 5 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT5_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT5_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT5_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT5_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT5_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT5_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT6_CTRL1 - TPIT 6 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT6_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT6_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT6_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT6_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT6_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT6_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT6_COR1 - TPIT 6 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT6_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT6_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT6_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT6_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT6_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT6_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT6_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT6_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT6_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT6_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT6_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT6_STATE0 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT6_STATE1 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT6_STATE2 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT6_STATE2a - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2b - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2c - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT6_STATE2d - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT6_STATE3 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT6_STATE4 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT6_STATE5 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT6_STATE6 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT6_STATE7 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT6_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT6_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT6_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT6_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT6_STATE8 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT6_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT6_STATE9 - TPIT 6 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT6_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT6_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT6_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT6_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT6_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT6_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT7_CTRL1 - TPIT 7 Control Register 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_CTRL1 :: reserved_for_eco0 [31:09] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco0_MASK           0xfffffe00
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco0_SHIFT          9

/* XPT_RAVE :: TPIT7_CTRL1 :: SC_CHANGE_ADAP_IGNORE [08:08] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_SC_CHANGE_ADAP_IGNORE_MASK       0x00000100
#define BCHP_XPT_RAVE_TPIT7_CTRL1_SC_CHANGE_ADAP_IGNORE_SHIFT      8

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_TIME_TICK_EN [07:07] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_TIME_TICK_EN_MASK           0x00000080
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_TIME_TICK_EN_SHIFT          7

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_SPAN_SECTION_EN [06:05] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_SPAN_SECTION_EN_MASK        0x00000060
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_SPAN_SECTION_EN_SHIFT       5

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_PCR_MODE [04:04] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_PCR_MODE_MASK               0x00000010
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_PCR_MODE_SHIFT              4

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_EVENT_IDLE_EN [03:03] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_EVENT_IDLE_EN_MASK          0x00000008
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_EVENT_IDLE_EN_SHIFT         3

/* XPT_RAVE :: TPIT7_CTRL1 :: reserved_for_eco1 [02:02] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco1_MASK           0x00000004
#define BCHP_XPT_RAVE_TPIT7_CTRL1_reserved_for_eco1_SHIFT          2

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_RECORD_IDLE_EN [01:01] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_RECORD_IDLE_EN_MASK         0x00000002
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_RECORD_IDLE_EN_SHIFT        1

/* XPT_RAVE :: TPIT7_CTRL1 :: TPIT_FIRST_PACKET_EN [00:00] */
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_FIRST_PACKET_EN_MASK        0x00000001
#define BCHP_XPT_RAVE_TPIT7_CTRL1_TPIT_FIRST_PACKET_EN_SHIFT       0

/***************************************************************************
 *TPIT7_COR1 - TPIT 7 Corrupt Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_COR1 :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_COR1_reserved_for_eco0_MASK            0xff000000
#define BCHP_XPT_RAVE_TPIT7_COR1_reserved_for_eco0_SHIFT           24

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_BYTE [23:16] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_BYTE_MASK             0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_BYTE_SHIFT            16

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_START [15:08] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_START_MASK            0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_START_SHIFT           8

/* XPT_RAVE :: TPIT7_COR1 :: REC_CORRUPT_END [07:00] */
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_END_MASK              0x000000ff
#define BCHP_XPT_RAVE_TPIT7_COR1_REC_CORRUPT_END_SHIFT             0

/***************************************************************************
 *TPIT7_TID - TPIT TID Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_TID :: reserved_for_eco0 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco0_MASK             0xff000000
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco0_SHIFT            24

/* XPT_RAVE :: TPIT7_TID :: ECM_TID_ODD [23:16] */
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_ODD_MASK                   0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_ODD_SHIFT                  16

/* XPT_RAVE :: TPIT7_TID :: ECM_TID_EVEN [15:08] */
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_EVEN_MASK                  0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_TID_ECM_TID_EVEN_SHIFT                 8

/* XPT_RAVE :: TPIT7_TID :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco1_MASK             0x000000ff
#define BCHP_XPT_RAVE_TPIT7_TID_reserved_for_eco1_SHIFT            0

/***************************************************************************
 *TPIT7_TID2 - TPIT TID Register 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_ODD3 [31:24] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD3_MASK                 0xff000000
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD3_SHIFT                24

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_EVEN3 [23:16] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN3_MASK                0x00ff0000
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN3_SHIFT               16

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_ODD2 [15:08] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD2_MASK                 0x0000ff00
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_ODD2_SHIFT                8

/* XPT_RAVE :: TPIT7_TID2 :: ECM_TID_EVEN2 [07:00] */
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN2_MASK                0x000000ff
#define BCHP_XPT_RAVE_TPIT7_TID2_ECM_TID_EVEN2_SHIFT               0

/***************************************************************************
 *TPIT7_STATE0 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE0 :: TPIT_TRACK_STATE0 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE0_TPIT_TRACK_STATE0_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE0_TPIT_TRACK_STATE0_SHIFT         0

/***************************************************************************
 *TPIT7_STATE1 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE1 :: TPIT_TRACK_STATE1 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE1_TPIT_TRACK_STATE1_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE1_TPIT_TRACK_STATE1_SHIFT         0

/***************************************************************************
 *TPIT7_STATE2 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2 :: TPIT_TRACK_STATE2 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2_TPIT_TRACK_STATE2_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2_TPIT_TRACK_STATE2_SHIFT         0

/***************************************************************************
 *TPIT7_STATE2a - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2a :: TPIT_TRACK_STATE2a [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2a_TPIT_TRACK_STATE2a_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2a_TPIT_TRACK_STATE2a_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2b - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2b :: TPIT_TRACK_STATE2b [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2b_TPIT_TRACK_STATE2b_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2b_TPIT_TRACK_STATE2b_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2c - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2c :: TPIT_TRACK_STATE2c [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2c_TPIT_TRACK_STATE2c_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2c_TPIT_TRACK_STATE2c_SHIFT       0

/***************************************************************************
 *TPIT7_STATE2d - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE2d :: TPIT_TRACK_STATE2d [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE2d_TPIT_TRACK_STATE2d_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE2d_TPIT_TRACK_STATE2d_SHIFT       0

/***************************************************************************
 *TPIT7_STATE3 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE3 :: TPIT_TRACK_STATE3 [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE3_TPIT_TRACK_STATE3_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE3_TPIT_TRACK_STATE3_SHIFT         0

/***************************************************************************
 *TPIT7_STATE4 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE4 :: TPIT_CUR_PCR [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE4_TPIT_CUR_PCR_MASK               0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE4_TPIT_CUR_PCR_SHIFT              0

/***************************************************************************
 *TPIT7_STATE5 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE5 :: TPIT_LAST_PACKET_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE5_TPIT_LAST_PACKET_LO_MASK        0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE5_TPIT_LAST_PACKET_LO_SHIFT       0

/***************************************************************************
 *TPIT7_STATE6 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE6 :: TPIT_LAST_EVENT_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE6_TPIT_LAST_EVENT_LO_MASK         0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE6_TPIT_LAST_EVENT_LO_SHIFT        0

/***************************************************************************
 *TPIT7_STATE7 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE7 :: reserved_for_eco0 [31:20] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_reserved_for_eco0_MASK          0xfff00000
#define BCHP_XPT_RAVE_TPIT7_STATE7_reserved_for_eco0_SHIFT         20

/* XPT_RAVE :: TPIT7_STATE7 :: TPIT_LAST_EVENT_HI [19:10] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_EVENT_HI_MASK         0x000ffc00
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_EVENT_HI_SHIFT        10

/* XPT_RAVE :: TPIT7_STATE7 :: TPIT_LAST_PACKET_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_PACKET_HI_MASK        0x000003ff
#define BCHP_XPT_RAVE_TPIT7_STATE7_TPIT_LAST_PACKET_HI_SHIFT       0

/***************************************************************************
 *TPIT7_STATE8 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE8 :: TPIT_LAST_TICK_LO [31:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE8_TPIT_LAST_TICK_LO_MASK          0xffffffff
#define BCHP_XPT_RAVE_TPIT7_STATE8_TPIT_LAST_TICK_LO_SHIFT         0

/***************************************************************************
 *TPIT7_STATE9 - TPIT 7 State Register
 ***************************************************************************/
/* XPT_RAVE :: TPIT7_STATE9 :: reserved_for_eco0 [31:10] */
#define BCHP_XPT_RAVE_TPIT7_STATE9_reserved_for_eco0_MASK          0xfffffc00
#define BCHP_XPT_RAVE_TPIT7_STATE9_reserved_for_eco0_SHIFT         10

/* XPT_RAVE :: TPIT7_STATE9 :: TPIT_LAST_TICK_HI [09:00] */
#define BCHP_XPT_RAVE_TPIT7_STATE9_TPIT_LAST_TICK_HI_MASK          0x000003ff
#define BCHP_XPT_RAVE_TPIT7_STATE9_TPIT_LAST_TICK_HI_SHIFT         0

/***************************************************************************
 *TPIT_STATE_CONTEXT0 - TPIT State Register for Context 0
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT0 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT0 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT0_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT1 - TPIT State Register for Context 1
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT1 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT1 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT1_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT2 - TPIT State Register for Context 2
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT2 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT2 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT2_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT3 - TPIT State Register for Context 3
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT3 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT3 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT3_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT4 - TPIT State Register for Context 4
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT4 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT4 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT4_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT5 - TPIT State Register for Context 5
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT5 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT5 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT5_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT6 - TPIT State Register for Context 6
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT6 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT6 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT6_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT7 - TPIT State Register for Context 7
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT7 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT7 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT7_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT8 - TPIT State Register for Context 8
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT8 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT8 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT8_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT9 - TPIT State Register for Context 9
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT9 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_reserved0_MASK           0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_reserved0_SHIFT          8

/* XPT_RAVE :: TPIT_STATE_CONTEXT9 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT9_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT10 - TPIT State Register for Context 10
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT10 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT10 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT10_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT11 - TPIT State Register for Context 11
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT11 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT11 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT11_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT12 - TPIT State Register for Context 12
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT12 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT12 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT12_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT13 - TPIT State Register for Context 13
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT13 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT13 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT13_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT14 - TPIT State Register for Context 14
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT14 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT14 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT14_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT15 - TPIT State Register for Context 15
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT15 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT15 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT15_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT16 - TPIT State Register for Context 16
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT16 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT16 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT16_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT17 - TPIT State Register for Context 17
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT17 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT17 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT17_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT18 - TPIT State Register for Context 18
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT18 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT18 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT18_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT19 - TPIT State Register for Context 19
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT19 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT19 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT19_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT20 - TPIT State Register for Context 20
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT20 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT20 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT20_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT21 - TPIT State Register for Context 21
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT21 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT21 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT21_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT22 - TPIT State Register for Context 22
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT22 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT22 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT22_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

/***************************************************************************
 *TPIT_STATE_CONTEXT23 - TPIT State Register for Context 23
 ***************************************************************************/
/* XPT_RAVE :: TPIT_STATE_CONTEXT23 :: reserved0 [31:08] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_reserved0_MASK          0xffffff00
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_reserved0_SHIFT         8

/* XPT_RAVE :: TPIT_STATE_CONTEXT23 :: TPIT_CONTEXT_SPECIFIC_STATE [07:00] */
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_TPIT_CONTEXT_SPECIFIC_STATE_MASK 0x000000ff
#define BCHP_XPT_RAVE_TPIT_STATE_CONTEXT23_TPIT_CONTEXT_SPECIFIC_STATE_SHIFT 0

#endif /* #ifndef BCHP_XPT_RAVE_H__ */

/* End of File */
