Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
E. Bozorgzadeh , R. Kastner , M. Sarrafzadeh, Creating and exploiting flexibility in rectilinear Steiner trees, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.5, p.605-615, November 2006[doi>10.1109/TCAD.2003.810747]
Yen-Jung Chang , Yu-Ting Lee , Jhih-Rong Gao , Pei-Ci Wu , Ting-Chi Wang, NTHU-route 2.0: a robust global router for modern designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.12, p.1931-1944, December 2010[doi>10.1109/TCAD.2010.2061590]
Yao-Wen Chang , D. F. Wong , C. K. Wong, Universal switch-module design for symmetric-array-based FPGAs, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.80-86, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228382]
Deming Chen , Jason Cong , Peichen Pan, FPGA Design Automation: A Survey, Foundations and Trends in Electronic Design Automation, v.1 n.3, p.139-169, January 2006[doi>10.1561/1000000003]
Minsik Cho , D. Z. Pan, BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.12, p.2130-2143, December 2007[doi>10.1109/TCAD.2007.907003]
C. Chu , Yiu-Chung Wong, FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.1, p.70-83, January 2008[doi>10.1109/TCAD.2007.907068]
Hongbing Fan , Jiping Liu , Yu-Liang Wu , Chak-Chung Cheung, On optimal hyperuniversal and rearrangeable switch box designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.12, p.1637-1649, November 2006[doi>10.1109/TCAD.2003.819430]
Hongbing Fan , Jiping Liu , Yu-Liang Wu , C. K. Wong, Reduction design for generic universal switch blocks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.4, p.526-546, October 2002[doi>10.1145/605440.605443]
Gulati, K., Jayakumar, N., and Khatri, S. P. 2007. A structured ASIC design approach using pass transistor logic. In Proceedings of the International Symposium on Circuits and Systems. IEEE, 1787--1790.
Bo Hu , Hailin Jiang , Qinghua Liu , Malgorzata Marek-Sadowska, Synthesis and placement flow for gain-based programmable regular fabrics, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640041]
IBM. 2011. IBM ILOG CPLEX Optimizer. http://www-01.ibm.com/software/integration/optimization/cplex-optimizer/.
N. Jayakumar , S. P. Khatri, A metal and via maskset programmable VLSI design methodology using PLAs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.590-594, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382645]
V. Kheterpal , A. J. Strojwas , L. Pileggi, Routing architecture exploration for regular fabrics, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996625]
Mei-Chen Li , Hui-Hsiang Tung , Chien-Chung Lai , Rung-Bin Lin, Standard Cell Like Via-Configurable Logic Block for Structured ASICs, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.381-386, April 07-09, 2008[doi>10.1109/ISVLSI.2008.50]
Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201328]
Michael D. Moffitt, MaizeRouter: engineering an effective global router, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Muhammet Mustafa Ozdal , Martin D. F. Wong, Archer: a history-based global routing algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.4, p.528-540, April 2009[doi>10.1109/TCAD.2009.2013991]
Min Pan , Chris Chu, FastRoute: a step to integrate global routing into placement, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233596]
Chetan Patel , Anthony Cozzie , Herman Schmit , Larry Pileggi, An architectural exploration of via patterned gate arrays, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640039]
L. Pileggi , H. Schmit , A. J. Strojwas , P. Gopalakrishnan , V. Kheterpal , A. Koorapaty , C. Patel , V. Rovner , K. Y. Tong, Exploring regular fabrics to optimize the performance-cost trade-off, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776031]
Yajun Ran , Malgorzata Marek-Sadowska, Designing via-configurable logic blocks for regular fabric, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.1, p.1-14, January 2006[doi>10.1109/TVLSI.2005.863196]
Yajun Ran , Malgorzata Marek-Sadowska, Via-configurable routing architectures and fast design mappability estimation for regular fabrics, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.9, p.998-1009, September 2006[doi>10.1109/TVLSI.2006.884051]
J. A. Roy , I. L. Markov, High-Performance Routing at the Nanometer Scale, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.6, p.1066-1077, June 2008[doi>10.1109/TCAD.2008.923255]
Herman Schmit , Vikas Chandra, FPGA switch block layout and evaluation, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503051]
Naveed A. Sherwani, Algorithms for VLSI Physcial Design Automation, Kluwer Academic Publishers, Norwell, MA, 1998
Gang Wang , S. Sivaswamy , C. Ababei , K. Bazargan , R. Kastner , E. Bozorgzadeh, Statistical Analysis and Design of HARP FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.2088-2102, October 2006[doi>10.1109/TCAD.2005.859485]
Wang, L., Chang, Y., and Cheng, K. 2009. Electronic Design Automation: Synthesis, Verification, and Test. Morgan Kaufmann, Berlington, MA.
Tai-Hsuan Wu , A. Davoodi , J. T. Linderoth, GRIP: Global Routing via Integer Programming, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.1, p.72-84, January 2011[doi>10.1109/TCAD.2010.2066030]
Yue Xu , Yanheng Zhang , Chris Chu, FastRoute 4.0: global router with efficient via minimization, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
