// Seed: 1318313122
module module_0 ();
  always
    if (1'b0)
      if (1 - id_1)
        @(posedge 1) begin : LABEL_0
          id_2 <= -1'b0;
          begin : LABEL_0
            id_1 = id_1 + -1;
          end
        end
      else $display(-1 > -1);
    else id_1 = id_1;
  wire id_3;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  wor   id_6,
    input  wire  id_7,
    input  uwire id_8,
    input  tri0  id_9,
    input  tri1  id_10,
    input  tri0  id_11
);
  id_13(
      -1 / -1, id_2
  );
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  specify
    (id_14 => id_15) = (id_14, id_10, id_1);
  endspecify
  logic [7:0][-1] id_16, id_17, id_18;
  assign id_15 = id_17 * -1;
  always $display(-1'b0);
  initial
    if (1) begin : LABEL_0
      @(posedge (1)) $display;
      id_16 = id_11;
    end : SymbolIdentifier
  wire id_19, id_20;
endmodule
