Source Block: oh/src/common/hdl/oh_clockdiv.v@29:39@HdlIdDef
   //regs
   reg [7:0] counter;
   reg 	     clkout0_reg;
   reg 	     clkout1_reg;
   reg 	     clkout1_shift;
   reg [2:0] period;
 	
   //###########################################
   //# CHANGE DETECT (count 8 periods)
   //###########################################


Diff Content:
+ 34    wire      
+ 34 period_match;

Clone Blocks:
Clone Blocks 1:
oh/src/common/hdl/oh_clockdiv.v@28:38

   //regs
   reg [7:0] counter;
   reg 	     clkout0_reg;
   reg 	     clkout1_reg;
   reg 	     clkout1_shift;
   reg [2:0] period;
 	
   //###########################################
   //# CHANGE DETECT (count 8 periods)
   //###########################################

Clone Blocks 2:
oh/src/common/hdl/oh_clockdiv.v@27:37
    );

   //regs
   reg [7:0] counter;
   reg 	     clkout0_reg;
   reg 	     clkout1_reg;
   reg 	     clkout1_shift;
   reg [2:0] period;
 	
   //###########################################
   //# CHANGE DETECT (count 8 periods)

Clone Blocks 3:
oh/src/common/hdl/oh_clockdiv.v@26:36
    output 	 clkstable    // clock is guaranteed to be stable
    );

   //regs
   reg [7:0] counter;
   reg 	     clkout0_reg;
   reg 	     clkout1_reg;
   reg 	     clkout1_shift;
   reg [2:0] period;
 	
   //###########################################

Clone Blocks 4:
oh/src/common/hdl/oh_clockdiv.v@25:35
    output 	 clkfall1, // falling edge match 
    output 	 clkstable    // clock is guaranteed to be stable
    );

   //regs
   reg [7:0] counter;
   reg 	     clkout0_reg;
   reg 	     clkout1_reg;
   reg 	     clkout1_shift;
   reg [2:0] period;
 	

