-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_FilterTapSystolicPreAdd.vhd
-- Created: 2025-09-17 13:27:52
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_FilterTapSystolicPreAdd
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/QPSK Tx/RRC Transmit Filter/FIR Interpolator/FIRFilter1/FilterTapSystolicPreAdd
-- Hierarchy Level: 5
-- Model version: 9.4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY QPSK_src_FilterTapSystolicPreAdd IS
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din_re                            :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En16
        preAddIn                          :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En16
        coeff                             :   IN    std_logic_vector(16 DOWNTO 0);  -- sfix17_En16
        sumIn                             :   IN    std_logic_vector(32 DOWNTO 0);  -- sfix33_En32
        sumOut                            :   OUT   std_logic_vector(32 DOWNTO 0)  -- sfix33_En32
        );
END QPSK_src_FilterTapSystolicPreAdd;


ARCHITECTURE rtl OF QPSK_src_FilterTapSystolicPreAdd IS

  -- Signals
  SIGNAL din_re_signed                    : signed(16 DOWNTO 0);  -- sfix17_En16
  SIGNAL preAddIn_signed                  : signed(16 DOWNTO 0);  -- sfix17_En16
  SIGNAL coeff_signed                     : signed(16 DOWNTO 0);  -- sfix17_En16
  SIGNAL sumIn_signed                     : signed(32 DOWNTO 0);  -- sfix33_En32
  SIGNAL fTap_din1_reg1                   : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17
  SIGNAL fTap_din1_reg2                   : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17
  SIGNAL fTap_din2_reg1                   : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17
  SIGNAL fTap_preAdd_reg                  : signed(17 DOWNTO 0) := to_signed(16#00000#, 18);  -- sfix18
  SIGNAL fTap_mult_reg                    : signed(34 DOWNTO 0) := to_signed(0, 35);  -- sfix35
  SIGNAL fTap_addout_reg                  : signed(32 DOWNTO 0) := to_signed(0, 33);  -- sfix33
  SIGNAL fTap_coef_reg1                   : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17
  SIGNAL fTap_coef_reg2                   : signed(16 DOWNTO 0) := to_signed(16#00000#, 17);  -- sfix17
  SIGNAL fTap_preAdd_reg_next             : signed(17 DOWNTO 0);  -- sfix18_En16
  SIGNAL fTap_mult_reg_next               : signed(34 DOWNTO 0);  -- sfix35_En32
  SIGNAL fTap_addout_reg_next             : signed(32 DOWNTO 0);  -- sfix33_En32
  SIGNAL fTap_add_cast                    : signed(32 DOWNTO 0);  -- sfix33_En32
  SIGNAL fTap_add_cast_1                  : signed(17 DOWNTO 0);  -- sfix18_En16
  SIGNAL fTap_add_cast_2                  : signed(17 DOWNTO 0);  -- sfix18_En16
  SIGNAL sumOut_tmp                       : signed(32 DOWNTO 0);  -- sfix33_En32

BEGIN
  din_re_signed <= signed(din_re);

  preAddIn_signed <= signed(preAddIn);

  coeff_signed <= signed(coeff);

  sumIn_signed <= signed(sumIn);

  -- FilterTapSystolicPreAddS
  fTap_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        fTap_preAdd_reg <= fTap_preAdd_reg_next;
        fTap_mult_reg <= fTap_mult_reg_next;
        fTap_addout_reg <= fTap_addout_reg_next;
        fTap_din1_reg2 <= fTap_din1_reg1;
        fTap_din1_reg1 <= din_re_signed;
        fTap_din2_reg1 <= preAddIn_signed;
        fTap_coef_reg2 <= fTap_coef_reg1;
        fTap_coef_reg1 <= coeff_signed;
      END IF;
    END IF;
  END PROCESS fTap_process;

  sumOut_tmp <= fTap_addout_reg;
  fTap_add_cast <= fTap_mult_reg(32 DOWNTO 0);
  fTap_addout_reg_next <= fTap_add_cast + sumIn_signed;
  fTap_mult_reg_next <= fTap_preAdd_reg * fTap_coef_reg2;
  fTap_add_cast_1 <= resize(fTap_din1_reg2, 18);
  fTap_add_cast_2 <= resize(fTap_din2_reg1, 18);
  fTap_preAdd_reg_next <= fTap_add_cast_1 + fTap_add_cast_2;

  sumOut <= std_logic_vector(sumOut_tmp);

END rtl;

