# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4_mealyFSM.srcs/sources_1/imports/Lab4 files/FSM_Mealy1.vhd" \
"../../../../lab4_mealyFSM.srcs/sim_1/imports/Lab4 files/FSM_Mealy1_tb.vhd" \

# Do not sort compile order
nosort
