{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 13:42:34 2017 " "Info: Processing started: Thu Apr 06 13:42:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1 " "Info: Assuming node \"clk1\" is an undefined clock" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 7 -1 0 } } { "d:/software/quartus9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software/quartus9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk1 register pc:z12\|pc_out\[2\] register regfile:z8\|mem~526 32.02 MHz 31.228 ns Internal " "Info: Clock \"clk1\" has Internal fmax of 32.02 MHz between source register \"pc:z12\|pc_out\[2\]\" and destination register \"regfile:z8\|mem~526\" (period= 31.228 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.990 ns + Longest register register " "Info: + Longest register to register delay is 30.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc:z12\|pc_out\[2\] 1 REG LC_X10_Y9_N8 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N8; Fanout = 35; REG Node = 'pc:z12\|pc_out\[2\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:z12|pc_out[2] } "NODE_NAME" } } { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/pc.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.590 ns) 1.448 ns IM:z13\|mem_initial~60 2 COMB LC_X11_Y9_N5 3 " "Info: 2: + IC(0.858 ns) + CELL(0.590 ns) = 1.448 ns; Loc. = LC_X11_Y9_N5; Fanout = 3; COMB Node = 'IM:z13\|mem_initial~60'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { pc:z12|pc_out[2] IM:z13|mem_initial~60 } "NODE_NAME" } } { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/IM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 1.985 ns IM:z13\|mem_initial~61 3 COMB LC_X11_Y9_N8 225 " "Info: 3: + IC(0.423 ns) + CELL(0.114 ns) = 1.985 ns; Loc. = LC_X11_Y9_N8; Fanout = 225; COMB Node = 'IM:z13\|mem_initial~61'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { IM:z13|mem_initial~60 IM:z13|mem_initial~61 } "NODE_NAME" } } { "IM.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/IM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.725 ns) + CELL(0.590 ns) 5.300 ns regfile:z8\|mem~1486 4 COMB LC_X19_Y5_N7 1 " "Info: 4: + IC(2.725 ns) + CELL(0.590 ns) = 5.300 ns; Loc. = LC_X19_Y5_N7; Fanout = 1; COMB Node = 'regfile:z8\|mem~1486'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { IM:z13|mem_initial~61 regfile:z8|mem~1486 } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.691 ns) + CELL(0.114 ns) 8.105 ns regfile:z8\|mem~1487 5 COMB LC_X15_Y17_N8 2 " "Info: 5: + IC(2.691 ns) + CELL(0.114 ns) = 8.105 ns; Loc. = LC_X15_Y17_N8; Fanout = 2; COMB Node = 'regfile:z8\|mem~1487'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { regfile:z8|mem~1486 regfile:z8|mem~1487 } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.292 ns) 9.640 ns regfile:z8\|rd2\[12\]~46 6 COMB LC_X15_Y16_N6 32 " "Info: 6: + IC(1.243 ns) + CELL(0.292 ns) = 9.640 ns; Loc. = LC_X15_Y16_N6; Fanout = 32; COMB Node = 'regfile:z8\|rd2\[12\]~46'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { regfile:z8|mem~1487 regfile:z8|rd2[12]~46 } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/regfile.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.292 ns) 11.228 ns mux2_11:z4\|y1\[12\]~54 7 COMB LC_X19_Y16_N5 7 " "Info: 7: + IC(1.296 ns) + CELL(0.292 ns) = 11.228 ns; Loc. = LC_X19_Y16_N5; Fanout = 7; COMB Node = 'mux2_11:z4\|y1\[12\]~54'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { regfile:z8|rd2[12]~46 mux2_11:z4|y1[12]~54 } "NODE_NAME" } } { "mux2_11.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/mux2_11.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.590 ns) 13.564 ns alu:z16\|ShiftLeft0~12 8 COMB LC_X19_Y11_N7 1 " "Info: 8: + IC(1.746 ns) + CELL(0.590 ns) = 13.564 ns; Loc. = LC_X19_Y11_N7; Fanout = 1; COMB Node = 'alu:z16\|ShiftLeft0~12'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { mux2_11:z4|y1[12]~54 alu:z16|ShiftLeft0~12 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.590 ns) 15.270 ns alu:z16\|ShiftLeft0~17 9 COMB LC_X23_Y11_N4 21 " "Info: 9: + IC(1.116 ns) + CELL(0.590 ns) = 15.270 ns; Loc. = LC_X23_Y11_N4; Fanout = 21; COMB Node = 'alu:z16\|ShiftLeft0~17'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { alu:z16|ShiftLeft0~12 alu:z16|ShiftLeft0~17 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/alu.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 15.724 ns alu:z16\|Mux31~0 10 COMB LC_X23_Y11_N5 2 " "Info: 10: + IC(0.340 ns) + CELL(0.114 ns) = 15.724 ns; Loc. = LC_X23_Y11_N5; Fanout = 2; COMB Node = 'alu:z16\|Mux31~0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { alu:z16|ShiftLeft0~17 alu:z16|Mux31~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/alu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.292 ns) 17.251 ns alu:z16\|Mux31~2 11 COMB LC_X22_Y14_N3 1 " "Info: 11: + IC(1.235 ns) + CELL(0.292 ns) = 17.251 ns; Loc. = LC_X22_Y14_N3; Fanout = 1; COMB Node = 'alu:z16\|Mux31~2'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { alu:z16|Mux31~0 alu:z16|Mux31~2 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/alu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.114 ns) 18.611 ns alu:z16\|Mux31~5 12 COMB LC_X22_Y10_N9 1 " "Info: 12: + IC(1.246 ns) + CELL(0.114 ns) = 18.611 ns; Loc. = LC_X22_Y10_N9; Fanout = 1; COMB Node = 'alu:z16\|Mux31~5'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { alu:z16|Mux31~2 alu:z16|Mux31~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/alu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 19.339 ns alu:z16\|Mux31~8 13 COMB LC_X22_Y10_N7 258 " "Info: 13: + IC(0.436 ns) + CELL(0.292 ns) = 19.339 ns; Loc. = LC_X22_Y10_N7; Fanout = 258; COMB Node = 'alu:z16\|Mux31~8'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { alu:z16|Mux31~5 alu:z16|Mux31~8 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/alu.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.442 ns) 21.592 ns dm:z18\|sram~1234 14 COMB LC_X27_Y8_N5 1 " "Info: 14: + IC(1.811 ns) + CELL(0.442 ns) = 21.592 ns; Loc. = LC_X27_Y8_N5; Fanout = 1; COMB Node = 'dm:z18\|sram~1234'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { alu:z16|Mux31~8 dm:z18|sram~1234 } "NODE_NAME" } } { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/dm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.114 ns) 22.133 ns dm:z18\|sram~1235 15 COMB LC_X27_Y8_N9 1 " "Info: 15: + IC(0.427 ns) + CELL(0.114 ns) = 22.133 ns; Loc. = LC_X27_Y8_N9; Fanout = 1; COMB Node = 'dm:z18\|sram~1235'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { dm:z18|sram~1234 dm:z18|sram~1235 } "NODE_NAME" } } { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/dm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.292 ns) 23.719 ns dm:z18\|sram~1238 16 COMB LC_X27_Y10_N1 1 " "Info: 16: + IC(1.294 ns) + CELL(0.292 ns) = 23.719 ns; Loc. = LC_X27_Y10_N1; Fanout = 1; COMB Node = 'dm:z18\|sram~1238'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { dm:z18|sram~1235 dm:z18|sram~1238 } "NODE_NAME" } } { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/dm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 24.015 ns dm:z18\|sram~1241 17 COMB LC_X27_Y10_N2 1 " "Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 24.015 ns; Loc. = LC_X27_Y10_N2; Fanout = 1; COMB Node = 'dm:z18\|sram~1241'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { dm:z18|sram~1238 dm:z18|sram~1241 } "NODE_NAME" } } { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/dm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 24.744 ns dm:z18\|sram~1242 18 COMB LC_X27_Y10_N9 1 " "Info: 18: + IC(0.437 ns) + CELL(0.292 ns) = 24.744 ns; Loc. = LC_X27_Y10_N9; Fanout = 1; COMB Node = 'dm:z18\|sram~1242'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { dm:z18|sram~1241 dm:z18|sram~1242 } "NODE_NAME" } } { "dm.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/dm.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.486 ns) + CELL(0.114 ns) 28.344 ns mux2_11:z5\|y1\[8\]~117 19 COMB LC_X10_Y16_N6 2 " "Info: 19: + IC(3.486 ns) + CELL(0.114 ns) = 28.344 ns; Loc. = LC_X10_Y16_N6; Fanout = 2; COMB Node = 'mux2_11:z5\|y1\[8\]~117'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { dm:z18|sram~1242 mux2_11:z5|y1[8]~117 } "NODE_NAME" } } { "mux2_11.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/mux2_11.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 28.640 ns mux2_11:z5\|y1\[8\] 20 COMB LC_X10_Y16_N7 28 " "Info: 20: + IC(0.182 ns) + CELL(0.114 ns) = 28.640 ns; Loc. = LC_X10_Y16_N7; Fanout = 28; COMB Node = 'mux2_11:z5\|y1\[8\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { mux2_11:z5|y1[8]~117 mux2_11:z5|y1[8] } "NODE_NAME" } } { "mux2_11.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/mux2_11.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.235 ns) + CELL(0.115 ns) 30.990 ns regfile:z8\|mem~526 21 REG LC_X10_Y10_N3 2 " "Info: 21: + IC(2.235 ns) + CELL(0.115 ns) = 30.990 ns; Loc. = LC_X10_Y10_N3; Fanout = 2; REG Node = 'regfile:z8\|mem~526'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { mux2_11:z5|y1[8] regfile:z8|mem~526 } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.581 ns ( 18.01 % ) " "Info: Total cell delay = 5.581 ns ( 18.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.409 ns ( 81.99 % ) " "Info: Total interconnect delay = 25.409 ns ( 81.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "30.990 ns" { pc:z12|pc_out[2] IM:z13|mem_initial~60 IM:z13|mem_initial~61 regfile:z8|mem~1486 regfile:z8|mem~1487 regfile:z8|rd2[12]~46 mux2_11:z4|y1[12]~54 alu:z16|ShiftLeft0~12 alu:z16|ShiftLeft0~17 alu:z16|Mux31~0 alu:z16|Mux31~2 alu:z16|Mux31~5 alu:z16|Mux31~8 dm:z18|sram~1234 dm:z18|sram~1235 dm:z18|sram~1238 dm:z18|sram~1241 dm:z18|sram~1242 mux2_11:z5|y1[8]~117 mux2_11:z5|y1[8] regfile:z8|mem~526 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "30.990 ns" { pc:z12|pc_out[2] {} IM:z13|mem_initial~60 {} IM:z13|mem_initial~61 {} regfile:z8|mem~1486 {} regfile:z8|mem~1487 {} regfile:z8|rd2[12]~46 {} mux2_11:z4|y1[12]~54 {} alu:z16|ShiftLeft0~12 {} alu:z16|ShiftLeft0~17 {} alu:z16|Mux31~0 {} alu:z16|Mux31~2 {} alu:z16|Mux31~5 {} alu:z16|Mux31~8 {} dm:z18|sram~1234 {} dm:z18|sram~1235 {} dm:z18|sram~1238 {} dm:z18|sram~1241 {} dm:z18|sram~1242 {} mux2_11:z5|y1[8]~117 {} mux2_11:z5|y1[8] {} regfile:z8|mem~526 {} } { 0.000ns 0.858ns 0.423ns 2.725ns 2.691ns 1.243ns 1.296ns 1.746ns 1.116ns 0.340ns 1.235ns 1.246ns 0.436ns 1.811ns 0.427ns 1.294ns 0.182ns 0.437ns 3.486ns 0.182ns 2.235ns } { 0.000ns 0.590ns 0.114ns 0.590ns 0.114ns 0.292ns 0.292ns 0.590ns 0.590ns 0.114ns 0.292ns 0.114ns 0.292ns 0.442ns 0.114ns 0.292ns 0.114ns 0.292ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.023 ns - Smallest " "Info: - Smallest clock skew is 0.023 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 2.925 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1\" to destination register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk1 1 CLK PIN_29 1982 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1982; CLK Node = 'clk1'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns regfile:z8\|mem~526 2 REG LC_X10_Y10_N3 2 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X10_Y10_N3; Fanout = 2; REG Node = 'regfile:z8\|mem~526'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk1 regfile:z8|mem~526 } "NODE_NAME" } } { "regfile.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/regfile.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk1 regfile:z8|mem~526 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk1 {} clk1~out0 {} regfile:z8|mem~526 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 2.902 ns - Longest register " "Info: - Longest clock path from clock \"clk1\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk1 1 CLK PIN_29 1982 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1982; CLK Node = 'clk1'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns pc:z12\|pc_out\[2\] 2 REG LC_X10_Y9_N8 35 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X10_Y9_N8; Fanout = 35; REG Node = 'pc:z12\|pc_out\[2\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk1 pc:z12|pc_out[2] } "NODE_NAME" } } { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/pc.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk1 pc:z12|pc_out[2] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk1 {} clk1~out0 {} pc:z12|pc_out[2] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk1 regfile:z8|mem~526 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk1 {} clk1~out0 {} regfile:z8|mem~526 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk1 pc:z12|pc_out[2] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk1 {} clk1~out0 {} pc:z12|pc_out[2] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/pc.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "regfile.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/regfile.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "30.990 ns" { pc:z12|pc_out[2] IM:z13|mem_initial~60 IM:z13|mem_initial~61 regfile:z8|mem~1486 regfile:z8|mem~1487 regfile:z8|rd2[12]~46 mux2_11:z4|y1[12]~54 alu:z16|ShiftLeft0~12 alu:z16|ShiftLeft0~17 alu:z16|Mux31~0 alu:z16|Mux31~2 alu:z16|Mux31~5 alu:z16|Mux31~8 dm:z18|sram~1234 dm:z18|sram~1235 dm:z18|sram~1238 dm:z18|sram~1241 dm:z18|sram~1242 mux2_11:z5|y1[8]~117 mux2_11:z5|y1[8] regfile:z8|mem~526 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "30.990 ns" { pc:z12|pc_out[2] {} IM:z13|mem_initial~60 {} IM:z13|mem_initial~61 {} regfile:z8|mem~1486 {} regfile:z8|mem~1487 {} regfile:z8|rd2[12]~46 {} mux2_11:z4|y1[12]~54 {} alu:z16|ShiftLeft0~12 {} alu:z16|ShiftLeft0~17 {} alu:z16|Mux31~0 {} alu:z16|Mux31~2 {} alu:z16|Mux31~5 {} alu:z16|Mux31~8 {} dm:z18|sram~1234 {} dm:z18|sram~1235 {} dm:z18|sram~1238 {} dm:z18|sram~1241 {} dm:z18|sram~1242 {} mux2_11:z5|y1[8]~117 {} mux2_11:z5|y1[8] {} regfile:z8|mem~526 {} } { 0.000ns 0.858ns 0.423ns 2.725ns 2.691ns 1.243ns 1.296ns 1.746ns 1.116ns 0.340ns 1.235ns 1.246ns 0.436ns 1.811ns 0.427ns 1.294ns 0.182ns 0.437ns 3.486ns 0.182ns 2.235ns } { 0.000ns 0.590ns 0.114ns 0.590ns 0.114ns 0.292ns 0.292ns 0.590ns 0.590ns 0.114ns 0.292ns 0.114ns 0.292ns 0.442ns 0.114ns 0.292ns 0.114ns 0.292ns 0.114ns 0.114ns 0.115ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk1 regfile:z8|mem~526 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk1 {} clk1~out0 {} regfile:z8|mem~526 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk1 pc:z12|pc_out[2] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk1 {} clk1~out0 {} pc:z12|pc_out[2] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc:z12\|pc_out\[0\] ret clk1 5.636 ns register " "Info: tsu for register \"pc:z12\|pc_out\[0\]\" (data pin = \"ret\", clock pin = \"clk1\") is 5.636 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.501 ns + Longest pin register " "Info: + Longest pin to register delay is 8.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ret 1 PIN PIN_41 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_41; Fanout = 5; PIN Node = 'ret'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ret } "NODE_NAME" } } { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.165 ns) + CELL(0.867 ns) 8.501 ns pc:z12\|pc_out\[0\] 2 REG LC_X10_Y9_N0 37 " "Info: 2: + IC(6.165 ns) + CELL(0.867 ns) = 8.501 ns; Loc. = LC_X10_Y9_N0; Fanout = 37; REG Node = 'pc:z12\|pc_out\[0\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.032 ns" { ret pc:z12|pc_out[0] } "NODE_NAME" } } { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/pc.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 27.48 % ) " "Info: Total cell delay = 2.336 ns ( 27.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.165 ns ( 72.52 % ) " "Info: Total interconnect delay = 6.165 ns ( 72.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.501 ns" { ret pc:z12|pc_out[0] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.501 ns" { ret {} ret~out0 {} pc:z12|pc_out[0] {} } { 0.000ns 0.000ns 6.165ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/pc.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"clk1\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk1 1 CLK PIN_29 1982 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1982; CLK Node = 'clk1'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns pc:z12\|pc_out\[0\] 2 REG LC_X10_Y9_N0 37 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X10_Y9_N0; Fanout = 37; REG Node = 'pc:z12\|pc_out\[0\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk1 pc:z12|pc_out[0] } "NODE_NAME" } } { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/pc.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk1 pc:z12|pc_out[0] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk1 {} clk1~out0 {} pc:z12|pc_out[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.501 ns" { ret pc:z12|pc_out[0] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.501 ns" { ret {} ret~out0 {} pc:z12|pc_out[0] {} } { 0.000ns 0.000ns 6.165ns } { 0.000ns 1.469ns 0.867ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk1 pc:z12|pc_out[0] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk1 {} clk1~out0 {} pc:z12|pc_out[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1 rout1\[20\] rout1\[20\]~reg0 11.990 ns register " "Info: tco from clock \"clk1\" to destination pin \"rout1\[20\]\" through register \"rout1\[20\]~reg0\" is 11.990 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 source 2.925 ns + Longest register " "Info: + Longest clock path from clock \"clk1\" to source register is 2.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk1 1 CLK PIN_29 1982 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1982; CLK Node = 'clk1'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.711 ns) 2.925 ns rout1\[20\]~reg0 2 REG LC_X11_Y12_N5 1 " "Info: 2: + IC(0.745 ns) + CELL(0.711 ns) = 2.925 ns; Loc. = LC_X11_Y12_N5; Fanout = 1; REG Node = 'rout1\[20\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { clk1 rout1[20]~reg0 } "NODE_NAME" } } { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 152 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.53 % ) " "Info: Total cell delay = 2.180 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.745 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk1 rout1[20]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk1 {} clk1~out0 {} rout1[20]~reg0 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 152 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.841 ns + Longest register pin " "Info: + Longest register to pin delay is 8.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rout1\[20\]~reg0 1 REG LC_X11_Y12_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y12_N5; Fanout = 1; REG Node = 'rout1\[20\]~reg0'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rout1[20]~reg0 } "NODE_NAME" } } { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 152 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.733 ns) + CELL(2.108 ns) 8.841 ns rout1\[20\] 2 PIN PIN_224 0 " "Info: 2: + IC(6.733 ns) + CELL(2.108 ns) = 8.841 ns; Loc. = PIN_224; Fanout = 0; PIN Node = 'rout1\[20\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.841 ns" { rout1[20]~reg0 rout1[20] } "NODE_NAME" } } { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 23.84 % ) " "Info: Total cell delay = 2.108 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.733 ns ( 76.16 % ) " "Info: Total interconnect delay = 6.733 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.841 ns" { rout1[20]~reg0 rout1[20] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.841 ns" { rout1[20]~reg0 {} rout1[20] {} } { 0.000ns 6.733ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.925 ns" { clk1 rout1[20]~reg0 } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.925 ns" { clk1 {} clk1~out0 {} rout1[20]~reg0 {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.841 ns" { rout1[20]~reg0 rout1[20] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.841 ns" { rout1[20]~reg0 {} rout1[20] {} } { 0.000ns 6.733ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pc:z12\|pc_out\[0\] ret clk1 -5.584 ns register " "Info: th for register \"pc:z12\|pc_out\[0\]\" (data pin = \"ret\", clock pin = \"clk1\") is -5.584 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1 destination 2.902 ns + Longest register " "Info: + Longest clock path from clock \"clk1\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk1 1 CLK PIN_29 1982 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1982; CLK Node = 'clk1'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns pc:z12\|pc_out\[0\] 2 REG LC_X10_Y9_N0 37 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X10_Y9_N0; Fanout = 37; REG Node = 'pc:z12\|pc_out\[0\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk1 pc:z12|pc_out[0] } "NODE_NAME" } } { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/pc.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk1 pc:z12|pc_out[0] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk1 {} clk1~out0 {} pc:z12|pc_out[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/pc.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.501 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ret 1 PIN PIN_41 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_41; Fanout = 5; PIN Node = 'ret'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ret } "NODE_NAME" } } { "CPU.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/CPU.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.165 ns) + CELL(0.867 ns) 8.501 ns pc:z12\|pc_out\[0\] 2 REG LC_X10_Y9_N0 37 " "Info: 2: + IC(6.165 ns) + CELL(0.867 ns) = 8.501 ns; Loc. = LC_X10_Y9_N0; Fanout = 37; REG Node = 'pc:z12\|pc_out\[0\]'" {  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.032 ns" { ret pc:z12|pc_out[0] } "NODE_NAME" } } { "pc.vhd" "" { Text "C:/Users/ASUS/Desktop/JISUANJIZUCHENGDAZUOYE 1/CPU/pc.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 27.48 % ) " "Info: Total cell delay = 2.336 ns ( 27.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.165 ns ( 72.52 % ) " "Info: Total interconnect delay = 6.165 ns ( 72.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.501 ns" { ret pc:z12|pc_out[0] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.501 ns" { ret {} ret~out0 {} pc:z12|pc_out[0] {} } { 0.000ns 0.000ns 6.165ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk1 pc:z12|pc_out[0] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk1 {} clk1~out0 {} pc:z12|pc_out[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/quartus9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.501 ns" { ret pc:z12|pc_out[0] } "NODE_NAME" } } { "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software/quartus9.0/quartus/bin/Technology_Viewer.qrui" "8.501 ns" { ret {} ret~out0 {} pc:z12|pc_out[0] {} } { 0.000ns 0.000ns 6.165ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 13:42:39 2017 " "Info: Processing ended: Thu Apr 06 13:42:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
