Reading pref.tcl

# 2021.2

# vsim -postsimdataflow -debugdb -c -voptargs="+acc" tb -do "../testpy/modelsim_framework.do" 
# Start time: 19:39:41 on Apr 13,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.arraytype
# Loading work.registerfile(structural)#1
# Loading work.decoder5to32(behavioral)#1
# Loading work.andg2(dataflow)#1
# Loading work.register1(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32to1(behavioral)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.extender(data)#1
# Loading work.alu(struct)#1
# Loading work.addersub(structural)#1
# Loading work.onescomp(structural)#1
# Loading work.full_adder_n(structural)#1
# Loading work.adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg_n(structural)#1
# Loading work.org_n(structural)#1
# Loading work.xorg_n(structural)#1
# Loading work.barrelshifter(structural)#1
# Loading work.bitreverser(structural)#1
# Loading work.slt_n(structural)#1
# Loading work.alu_mux(struct)#1
# ** Warning: (vsim-3473) Component instance "overflowmux : alu_mux_simple" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/arithmeticlogicalunit File: /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/proj/src/TopLevel/ALU.vhd
# Loading work.programcounter(structural)#1
# Loading work.controllogic(casestatement)#1
# ** Warning: (vsim-8684) No drivers exist on out port /tb/MyMips/arithmeticlogicalunit/overflow, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb/MyMips/s_alu_overflow.
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do ../testpy/modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb/MyMips/DMem
# ** Note: Data structure takes 35296688 bytes of memory
#          Process time 0.26 seconds
#          stop
#    Time: 700 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/internal/testpy/tb.vhd line 146
# Stopped at /home/zrhirst/Documents/S22/SingleCycleMIPSProcessor/single-cycle-mips-processor-group-1_02/cpre381-toolflow/internal/testpy/tb.vhd line 146
# End time: 19:39:45 on Apr 13,2022, Elapsed time: 0:00:04
# Errors: 0, Warnings: 5
