{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734662421706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734662421706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 06:10:21 2024 " "Processing started: Fri Dec 20 06:10:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734662421706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734662421706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA4 -c CA4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA4 -c CA4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734662421706 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734662421984 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style ca4.sv(26) " "Unrecognized synthesis attribute \"rom_style\" at ca4.sv(26)" {  } { { "ca4.sv" "" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 26 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734662422031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD add ca4.sv(60) " "Verilog HDL Declaration information at ca4.sv(60): object \"ADD\" differs only in case from object \"add\" in the same scope" {  } { { "ca4.sv" "" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734662422031 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ca4.sv 5 5 " "Using design file ca4.sv, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "ca4.sv" "" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734662422032 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "ca4.sv" "" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734662422032 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator " "Found entity 3: comparator" {  } { { "ca4.sv" "" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734662422032 ""} { "Info" "ISGN_ENTITY_NAME" "4 rom_harmonic " "Found entity 4: rom_harmonic" {  } { { "ca4.sv" "" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734662422032 ""} { "Info" "ISGN_ENTITY_NAME" "5 CA4 " "Found entity 5: CA4" {  } { { "ca4.sv" "" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734662422032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1734662422032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA4 " "Elaborating entity \"CA4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734662422033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_harmonic rom_harmonic:rom " "Elaborating entity \"rom_harmonic\" for hierarchy \"rom_harmonic:rom\"" {  } { { "ca4.sv" "rom" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734662422037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add " "Elaborating entity \"adder\" for hierarchy \"adder:add\"" {  } { { "ca4.sv" "add" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734662422039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comp " "Elaborating entity \"comparator\" for hierarchy \"comparator:comp\"" {  } { { "ca4.sv" "comp" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734662422040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count_inst " "Elaborating entity \"counter\" for hierarchy \"counter:count_inst\"" {  } { { "ca4.sv" "count_inst" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734662422041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ca4.sv(6) " "Verilog HDL assignment warning at ca4.sv(6): truncated value with size 32 to match size of target (4)" {  } { { "ca4.sv" "" { Text "E:/UT/DLD/CA/4/Code/ca4.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734662422045 "|CA4|counter:count_inst"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734662422290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UT/DLD/CA/4/Code/output_files/CA4.map.smsg " "Generated suppressed messages file E:/UT/DLD/CA/4/Code/output_files/CA4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1734662422443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734662422507 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734662422507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734662422531 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734662422531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734662422531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734662422531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734662422628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 06:10:22 2024 " "Processing ended: Fri Dec 20 06:10:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734662422628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734662422628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734662422628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734662422628 ""}
