#-----------------------------------------------------------
# Webtalk v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jul 26 16:44:41 2018
# Process ID: 32706
# Log file: /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/switch_output_port_lookup_v1_0_1/webtalk.log
# Journal file: /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/switch_output_port_lookup_v1_0_1/webtalk.jou
#-----------------------------------------------------------
source /home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/switch_output_port_lookup_v1_0_1/synth/switch_output_port_lookup.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/maskerk/NetFPGA-SUME-live-master/lib/hw/std/cores/switch_output_port_lookup_v1_0_1/synth/switch_output_port_lookup.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Jul 26 16:44:43 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 26 16:44:43 2018...
