{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 23 12:02:21 2008 " "Info: Processing started: Sat Aug 23 12:02:21 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off digitalClock -c digitalClock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off digitalClock -c digitalClock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 16 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1hz " "Info: Detected ripple clock \"clk1hz\" as buffer" {  } { { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 25 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register sec\[3\] register seg_sec1\[0\]~reg0 54.18 MHz 18.458 ns Internal " "Info: Clock \"clk\" has Internal fmax of 54.18 MHz between source register \"sec\[3\]\" and destination register \"seg_sec1\[0\]~reg0\" (period= 18.458 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.342 ns + Longest register register " "Info: + Longest register to register delay is 14.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sec\[3\] 1 REG LC_X12_Y10_N4 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y10_N4; Fanout = 13; REG Node = 'sec\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec[3] } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.382 ns) 1.512 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1 2 COMB LC_X12_Y7_N6 1 " "Info: 2: + IC(1.130 ns) + CELL(0.382 ns) = 1.512 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[1\]~COUTCOUT1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { sec[3] lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 2.050 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39 3 COMB LC_X12_Y7_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.538 ns) = 2.050 ns; Loc. = LC_X12_Y7_N7; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~39'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.509 ns) 2.939 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1 4 COMB LC_X12_Y7_N0 2 " "Info: 4: + IC(0.380 ns) + CELL(0.509 ns) = 2.939 ns; Loc. = LC_X12_Y7_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~36COUT1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.010 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1 5 COMB LC_X12_Y7_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.010 ns; Loc. = LC_X12_Y7_N1; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~30COUT1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.081 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1 6 COMB LC_X12_Y7_N2 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.081 ns; Loc. = LC_X12_Y7_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~34COUT1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 3.619 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31 7 COMB LC_X12_Y7_N3 9 " "Info: 7: + IC(0.000 ns) + CELL(0.538 ns) = 3.619 ns; Loc. = LC_X12_Y7_N3; Fanout = 9; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[2\]~31'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 3.881 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[19\]~34 8 COMB LC_X12_Y7_N4 3 " "Info: 8: + IC(0.161 ns) + CELL(0.101 ns) = 3.881 ns; Loc. = LC_X12_Y7_N4; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[19\]~34'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/alt_u_div_6oe.tdf" 61 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.509 ns) 5.432 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1 9 COMB LC_X13_Y7_N6 2 " "Info: 9: + IC(1.042 ns) + CELL(0.509 ns) = 5.432 ns; Loc. = LC_X13_Y7_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~50COUT1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.538 ns) 5.970 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~45 10 COMB LC_X13_Y7_N7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.538 ns) = 5.970 ns; Loc. = LC_X13_Y7_N7; Fanout = 1; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[2\]~45'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.522 ns) 6.885 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[27\]~20 11 COMB LC_X13_Y7_N3 3 " "Info: 11: + IC(0.393 ns) + CELL(0.522 ns) = 6.885 ns; Loc. = LC_X13_Y7_N3; Fanout = 3; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|StageOut\[27\]~20'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20 } "NODE_NAME" } } { "db/alt_u_div_6oe.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/alt_u_div_6oe.tdf" 61 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.635 ns) 8.614 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~56 12 COMB LC_X13_Y11_N4 2 " "Info: 12: + IC(1.094 ns) + CELL(0.635 ns) = 8.614 ns; Loc. = LC_X13_Y11_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~56'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.549 ns) 9.163 ns lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53 13 COMB LC_X13_Y11_N6 6 " "Info: 13: + IC(0.000 ns) + CELL(0.549 ns) = 9.163 ns; Loc. = LC_X13_Y11_N6; Fanout = 6; COMB Node = 'lpm_divide:Mod2\|lpm_divide_itl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[2\]~53'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.258 ns) 10.414 ns WideNor4~170 14 COMB LC_X11_Y11_N9 7 " "Info: 14: + IC(0.993 ns) + CELL(0.258 ns) = 10.414 ns; Loc. = LC_X11_Y11_N9; Fanout = 7; COMB Node = 'WideNor4~170'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 WideNor4~170 } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.258 ns) 11.079 ns Equal40~152 15 COMB LC_X11_Y11_N5 5 " "Info: 15: + IC(0.407 ns) + CELL(0.258 ns) = 11.079 ns; Loc. = LC_X11_Y11_N5; Fanout = 5; COMB Node = 'Equal40~152'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { WideNor4~170 Equal40~152 } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.258 ns) 11.981 ns Equal46~148 16 COMB LC_X12_Y11_N4 2 " "Info: 16: + IC(0.644 ns) + CELL(0.258 ns) = 11.981 ns; Loc. = LC_X12_Y11_N4; Fanout = 2; COMB Node = 'Equal46~148'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { Equal40~152 Equal46~148 } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.390 ns) 12.986 ns Selector28~149 17 COMB LC_X11_Y11_N4 3 " "Info: 17: + IC(0.615 ns) + CELL(0.390 ns) = 12.986 ns; Loc. = LC_X11_Y11_N4; Fanout = 3; COMB Node = 'Selector28~149'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Equal46~148 Selector28~149 } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.101 ns) 13.695 ns Selector28~150 18 COMB LC_X10_Y11_N1 2 " "Info: 18: + IC(0.608 ns) + CELL(0.101 ns) = 13.695 ns; Loc. = LC_X10_Y11_N1; Fanout = 2; COMB Node = 'Selector28~150'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { Selector28~149 Selector28~150 } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.273 ns) 14.342 ns seg_sec1\[0\]~reg0 19 REG LC_X10_Y11_N9 2 " "Info: 19: + IC(0.374 ns) + CELL(0.273 ns) = 14.342 ns; Loc. = LC_X10_Y11_N9; Fanout = 2; REG Node = 'seg_sec1\[0\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { Selector28~150 seg_sec1[0]~reg0 } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 112 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.501 ns ( 45.33 % ) " "Info: Total cell delay = 6.501 ns ( 45.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.841 ns ( 54.67 % ) " "Info: Total interconnect delay = 7.841 ns ( 54.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.342 ns" { sec[3] lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 WideNor4~170 Equal40~152 Equal46~148 Selector28~149 Selector28~150 seg_sec1[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.342 ns" { sec[3] {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 {} WideNor4~170 {} Equal40~152 {} Equal46~148 {} Selector28~149 {} Selector28~150 {} seg_sec1[0]~reg0 {} } { 0.000ns 1.130ns 0.000ns 0.380ns 0.000ns 0.000ns 0.000ns 0.161ns 1.042ns 0.000ns 0.393ns 1.094ns 0.000ns 0.993ns 0.407ns 0.644ns 0.615ns 0.608ns 0.374ns } { 0.000ns 0.382ns 0.538ns 0.509ns 0.071ns 0.071ns 0.538ns 0.101ns 0.509ns 0.538ns 0.522ns 0.635ns 0.549ns 0.258ns 0.258ns 0.258ns 0.390ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.885 ns - Smallest " "Info: - Smallest clock skew is -3.885 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.812 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 73 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 73; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.629 ns) 2.812 ns seg_sec1\[0\]~reg0 2 REG LC_X10_Y11_N9 2 " "Info: 2: + IC(0.884 ns) + CELL(0.629 ns) = 2.812 ns; Loc. = LC_X10_Y11_N9; Fanout = 2; REG Node = 'seg_sec1\[0\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk seg_sec1[0]~reg0 } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 112 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.56 % ) " "Info: Total cell delay = 1.928 ns ( 68.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 31.44 % ) " "Info: Total interconnect delay = 0.884 ns ( 31.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk seg_sec1[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~out0 {} seg_sec1[0]~reg0 {} } { 0.000ns 0.000ns 0.884ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.697 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 73 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 73; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns clk1hz 2 REG LC_X8_Y8_N2 18 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N2; Fanout = 18; REG Node = 'clk1hz'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk clk1hz } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.084 ns) + CELL(0.629 ns) 6.697 ns sec\[3\] 3 REG LC_X12_Y10_N4 13 " "Info: 3: + IC(3.084 ns) + CELL(0.629 ns) = 6.697 ns; Loc. = LC_X12_Y10_N4; Fanout = 13; REG Node = 'sec\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.713 ns" { clk1hz sec[3] } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 41.14 % ) " "Info: Total cell delay = 2.755 ns ( 41.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.942 ns ( 58.86 % ) " "Info: Total interconnect delay = 3.942 ns ( 58.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { clk clk1hz sec[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { clk {} clk~out0 {} clk1hz {} sec[3] {} } { 0.000ns 0.000ns 0.858ns 3.084ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk seg_sec1[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~out0 {} seg_sec1[0]~reg0 {} } { 0.000ns 0.000ns 0.884ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { clk clk1hz sec[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { clk {} clk~out0 {} clk1hz {} sec[3] {} } { 0.000ns 0.000ns 0.858ns 3.084ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 112 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.342 ns" { sec[3] lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 WideNor4~170 Equal40~152 Equal46~148 Selector28~149 Selector28~150 seg_sec1[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.342 ns" { sec[3] {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~39 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~36COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~30COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~34COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~31 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[19]~34 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~50COUT1 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~45 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|StageOut[27]~20 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~56 {} lpm_divide:Mod2|lpm_divide_itl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_6oe:divider|add_sub_8dc:add_sub_5|add_sub_cella[2]~53 {} WideNor4~170 {} Equal40~152 {} Equal46~148 {} Selector28~149 {} Selector28~150 {} seg_sec1[0]~reg0 {} } { 0.000ns 1.130ns 0.000ns 0.380ns 0.000ns 0.000ns 0.000ns 0.161ns 1.042ns 0.000ns 0.393ns 1.094ns 0.000ns 0.993ns 0.407ns 0.644ns 0.615ns 0.608ns 0.374ns } { 0.000ns 0.382ns 0.538ns 0.509ns 0.071ns 0.071ns 0.538ns 0.101ns 0.509ns 0.538ns 0.522ns 0.635ns 0.549ns 0.258ns 0.258ns 0.258ns 0.390ns 0.101ns 0.273ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk seg_sec1[0]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~out0 {} seg_sec1[0]~reg0 {} } { 0.000ns 0.000ns 0.884ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { clk clk1hz sec[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.697 ns" { clk {} clk~out0 {} clk1hz {} sec[3] {} } { 0.000ns 0.000ns 0.858ns 3.084ns } { 0.000ns 1.299ns 0.827ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_sec1\[6\] seg_sec1\[6\]~reg0 8.043 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_sec1\[6\]\" through register \"seg_sec1\[6\]~reg0\" is 8.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.812 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 73 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 73; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.629 ns) 2.812 ns seg_sec1\[6\]~reg0 2 REG LC_X10_Y11_N2 2 " "Info: 2: + IC(0.884 ns) + CELL(0.629 ns) = 2.812 ns; Loc. = LC_X10_Y11_N2; Fanout = 2; REG Node = 'seg_sec1\[6\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk seg_sec1[6]~reg0 } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 112 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.56 % ) " "Info: Total cell delay = 1.928 ns ( 68.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 31.44 % ) " "Info: Total interconnect delay = 0.884 ns ( 31.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk seg_sec1[6]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~out0 {} seg_sec1[6]~reg0 {} } { 0.000ns 0.000ns 0.884ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 112 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.033 ns + Longest register pin " "Info: + Longest register to pin delay is 5.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg_sec1\[6\]~reg0 1 REG LC_X10_Y11_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y11_N2; Fanout = 2; REG Node = 'seg_sec1\[6\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg_sec1[6]~reg0 } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 112 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.168 ns) + CELL(1.865 ns) 5.033 ns seg_sec1\[6\] 2 PIN PIN_B15 0 " "Info: 2: + IC(3.168 ns) + CELL(1.865 ns) = 5.033 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'seg_sec1\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { seg_sec1[6]~reg0 seg_sec1[6] } "NODE_NAME" } } { "digitalClock.vhd" "" { Text "F:/Work2008/NowWorking/compArch/CD_source/DigitalWatch_Design/digitalClock.vhd" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 37.06 % ) " "Info: Total cell delay = 1.865 ns ( 37.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.168 ns ( 62.94 % ) " "Info: Total interconnect delay = 3.168 ns ( 62.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { seg_sec1[6]~reg0 seg_sec1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.033 ns" { seg_sec1[6]~reg0 {} seg_sec1[6] {} } { 0.000ns 3.168ns } { 0.000ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { clk seg_sec1[6]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.812 ns" { clk {} clk~out0 {} seg_sec1[6]~reg0 {} } { 0.000ns 0.000ns 0.884ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.033 ns" { seg_sec1[6]~reg0 seg_sec1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.033 ns" { seg_sec1[6]~reg0 {} seg_sec1[6] {} } { 0.000ns 3.168ns } { 0.000ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 23 12:02:24 2008 " "Info: Processing ended: Sat Aug 23 12:02:24 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
