Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Sep 16 02:57:10 2023
| Host         : DESKTOP-DOLA5FQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file count_4_timing_summary_routed.rpt -pb count_4_timing_summary_routed.pb -rpx count_4_timing_summary_routed.rpx -warn_on_violation
| Design       : count_4
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 4.178ns (69.640%)  route 1.821ns (30.360%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  q_reg[1]/Q
                         net (fo=4, routed)           1.821     2.240    q_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         3.759     5.999 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.999    q[1]
    V4                                                                r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 4.045ns (68.335%)  route 1.874ns (31.665%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  q_reg[0]/Q
                         net (fo=5, routed)           1.874     2.330    q_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.589     5.919 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.919    q[0]
    V5                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 4.143ns (71.184%)  route 1.677ns (28.816%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[3]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  q_reg[3]/Q
                         net (fo=2, routed)           1.677     2.096    q_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.724     5.821 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.821    q[3]
    U5                                                                r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.744ns  (logic 4.020ns (69.975%)  route 1.725ns (30.025%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[2]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  q_reg[2]/Q
                         net (fo=3, routed)           1.725     2.181    q_OBUF[2]
    V1                   OBUF (Prop_obuf_I_O)         3.564     5.744 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.744    q[2]
    V1                                                                r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.543ns  (logic 1.504ns (59.143%)  route 1.039ns (40.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.039     2.543    rst_IBUF
    SLICE_X85Y91         FDCE                                         f  q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.543ns  (logic 1.504ns (59.143%)  route 1.039ns (40.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.039     2.543    rst_IBUF
    SLICE_X85Y91         FDCE                                         f  q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.543ns  (logic 1.504ns (59.143%)  route 1.039ns (40.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.039     2.543    rst_IBUF
    SLICE_X85Y91         FDCE                                         f  q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.543ns  (logic 1.504ns (59.143%)  route 1.039ns (40.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V7                   IBUF (Prop_ibuf_I_O)         1.504     1.504 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.039     2.543    rst_IBUF
    SLICE_X85Y91         FDCE                                         f  q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.622ns  (logic 0.746ns (45.994%)  route 0.876ns (54.006%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[1]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  q_reg[1]/Q
                         net (fo=4, routed)           0.876     1.295    q_OBUF[1]
    SLICE_X85Y91         LUT2 (Prop_lut2_I1_O)        0.327     1.622 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.622    q[1]_i_1_n_0
    SLICE_X85Y91         FDCE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.743ns (51.979%)  route 0.686ns (48.021%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[3]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  q_reg[3]/Q
                         net (fo=2, routed)           0.686     1.105    q_OBUF[3]
    SLICE_X85Y91         LUT4 (Prop_lut4_I0_O)        0.324     1.429 r  q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.429    q[3]_i_1_n_0
    SLICE_X85Y91         FDCE                                         r  q_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    q_OBUF[0]
    SLICE_X85Y91         LUT2 (Prop_lut2_I0_O)        0.042     0.365 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    q[1]_i_1_n_0
    SLICE_X85Y91         FDCE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  q_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    q_OBUF[0]
    SLICE_X85Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    q[0]_i_1_n_0
    SLICE_X85Y91         FDCE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    q_OBUF[0]
    SLICE_X85Y91         LUT4 (Prop_lut4_I1_O)        0.043     0.368 r  q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    q[3]_i_1_n_0
    SLICE_X85Y91         FDCE                                         r  q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[0]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    q_OBUF[0]
    SLICE_X85Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.370 r  q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    q[2]_i_1_n_0
    SLICE_X85Y91         FDCE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.272ns (40.450%)  route 0.400ns (59.550%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.400     0.672    rst_IBUF
    SLICE_X85Y91         FDCE                                         f  q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.272ns (40.450%)  route 0.400ns (59.550%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.400     0.672    rst_IBUF
    SLICE_X85Y91         FDCE                                         f  q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.272ns (40.450%)  route 0.400ns (59.550%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.400     0.672    rst_IBUF
    SLICE_X85Y91         FDCE                                         f  q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            q_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.272ns (40.450%)  route 0.400ns (59.550%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V7                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.400     0.672    rst_IBUF
    SLICE_X85Y91         FDCE                                         f  q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.405ns (79.258%)  route 0.368ns (20.742%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[2]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  q_reg[2]/Q
                         net (fo=3, routed)           0.368     0.509    q_OBUF[2]
    V1                   OBUF (Prop_obuf_I_O)         1.264     1.773 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.773    q[2]
    V1                                                                r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.434ns (80.640%)  route 0.344ns (19.360%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDCE                         0.000     0.000 r  q_reg[3]/C
    SLICE_X85Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  q_reg[3]/Q
                         net (fo=2, routed)           0.344     0.472    q_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.306     1.778 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.778    q[3]
    U5                                                                r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------





