
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 478.68

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.01   14.28   33.56   33.56 ^ u0_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0007_ (net)
                 14.28    0.00   33.56 ^ _1366_/A2 (OA21x2_ASAP7_75t_R)
     1    0.68    5.67   16.41   49.98 ^ _1366_/Y (OA21x2_ASAP7_75t_R)
                                         _0341_ (net)
                  5.67    0.01   49.99 ^ _1367_/B (NOR2x1_ASAP7_75t_R)
     1    0.59    5.77    6.14   56.13 v _1367_/Y (NOR2x1_ASAP7_75t_R)
                                         _0229_ (net)
                  5.77    0.00   56.14 v u0_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
                                 56.14   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.67    8.67   library hold time
                                  8.67   data required time
-----------------------------------------------------------------------------
                                  8.67   data required time
                                -56.14   data arrival time
-----------------------------------------------------------------------------
                                 47.46   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    1.23    0.00    0.00  200.00 v l_i[34] (in)
                                         l_i[34] (net)
                  0.21    0.07  200.07 v input28/A (BUFx3_ASAP7_75t_R)
     4    3.78    9.86   12.97  213.04 v input28/Y (BUFx3_ASAP7_75t_R)
                                         net28 (net)
                  9.88    0.22  213.25 v _0701_/A (NOR2x1_ASAP7_75t_R)
     5    3.27   26.43   17.26  230.51 ^ _0701_/Y (NOR2x1_ASAP7_75t_R)
                                         _0358_ (net)
                 26.43    0.03  230.54 ^ _0709_/D (AND5x1_ASAP7_75t_R)
     1    1.04   16.06   38.36  268.90 ^ _0709_/Y (AND5x1_ASAP7_75t_R)
                                         _0365_ (net)
                 16.06    0.02  268.92 ^ _0710_/C (AOI221x1_ASAP7_75t_R)
     3    3.23   39.89   20.43  289.35 v _0710_/Y (AOI221x1_ASAP7_75t_R)
                                         _0366_ (net)
                 39.89    0.05  289.41 v _0711_/A (INVx2_ASAP7_75t_R)
     4    3.85   21.39   16.98  306.39 ^ _0711_/Y (INVx2_ASAP7_75t_R)
                                         net191 (net)
                 21.39    0.15  306.54 ^ output191/A (BUFx3_ASAP7_75t_R)
     1    0.33    4.75   14.78  321.31 ^ output191/Y (BUFx3_ASAP7_75t_R)
                                         u0_i_bp (net)
                  4.75    0.01  321.32 ^ u0_i_bp (out)
                                321.32   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -321.32   data arrival time
-----------------------------------------------------------------------------
                                478.68   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     1    1.23    0.00    0.00  200.00 v l_i[34] (in)
                                         l_i[34] (net)
                  0.21    0.07  200.07 v input28/A (BUFx3_ASAP7_75t_R)
     4    3.78    9.86   12.97  213.04 v input28/Y (BUFx3_ASAP7_75t_R)
                                         net28 (net)
                  9.88    0.22  213.25 v _0701_/A (NOR2x1_ASAP7_75t_R)
     5    3.27   26.43   17.26  230.51 ^ _0701_/Y (NOR2x1_ASAP7_75t_R)
                                         _0358_ (net)
                 26.43    0.03  230.54 ^ _0709_/D (AND5x1_ASAP7_75t_R)
     1    1.04   16.06   38.36  268.90 ^ _0709_/Y (AND5x1_ASAP7_75t_R)
                                         _0365_ (net)
                 16.06    0.02  268.92 ^ _0710_/C (AOI221x1_ASAP7_75t_R)
     3    3.23   39.89   20.43  289.35 v _0710_/Y (AOI221x1_ASAP7_75t_R)
                                         _0366_ (net)
                 39.89    0.05  289.41 v _0711_/A (INVx2_ASAP7_75t_R)
     4    3.85   21.39   16.98  306.39 ^ _0711_/Y (INVx2_ASAP7_75t_R)
                                         net191 (net)
                 21.39    0.15  306.54 ^ output191/A (BUFx3_ASAP7_75t_R)
     1    0.33    4.75   14.78  321.31 ^ output191/Y (BUFx3_ASAP7_75t_R)
                                         u0_i_bp (net)
                  4.75    0.01  321.32 ^ u0_i_bp (out)
                                321.32   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -321.32   data arrival time
-----------------------------------------------------------------------------
                                478.68   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
241.40847778320312

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7544

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
21.12212371826172

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9168

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: r.rr[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_r[15]$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ r.rr[0]$_DFF_P_/CLK (DFFHQNx3_ASAP7_75t_R)
  52.72   52.72 v r.rr[0]$_DFF_P_/QN (DFFHQNx3_ASAP7_75t_R)
  16.92   69.64 ^ _0722_/Y (INVx1_ASAP7_75t_R)
  31.73  101.38 v _1197_/Y (OAI21x1_ASAP7_75t_R)
  41.74  143.11 ^ _1200_/Y (NAND2x2_ASAP7_75t_R)
  22.86  165.97 ^ _1201_/Y (BUFx6f_ASAP7_75t_R)
  15.77  181.74 ^ _1231_/Y (AO21x1_ASAP7_75t_R)
  18.54  200.28 ^ _1234_/Y (OA211x2_ASAP7_75t_R)
   0.01  200.28 ^ u0_o_r[15]$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
         200.28   data arrival time

1000.00 1000.00   clock core_clock (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
        1000.00 ^ u0_o_r[15]$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
 -15.19  984.81   library setup time
         984.81   data required time
---------------------------------------------------------
         984.81   data required time
        -200.28   data arrival time
---------------------------------------------------------
         784.53   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: u0_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
  33.56   33.56 ^ u0_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
  16.42   49.98 ^ _1366_/Y (OA21x2_ASAP7_75t_R)
   6.15   56.13 v _1367_/Y (NOR2x1_ASAP7_75t_R)
   0.00   56.14 v u0_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
          56.14   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.67    8.67   library hold time
           8.67   data required time
---------------------------------------------------------
           8.67   data required time
         -56.14   data arrival time
---------------------------------------------------------
          47.46   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
321.3245

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
478.6755

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
148.969500

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.93e-04   8.88e-06   1.85e-08   2.02e-04  62.7%
Combinational          7.44e-05   4.53e-05   6.72e-08   1.20e-04  37.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.67e-04   5.42e-05   8.57e-08   3.21e-04 100.0%
                          83.1%      16.8%       0.0%
