C:/Users/pknad/Documents/EEE333_verilog/lab4/homework9.sv {1 {vlog -work work -sv -stats=none {C:\Users\pknad\Documents\EEE333_verilog\lab4\homework9.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}}
