Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id EADDBB05543
	for <lists+qemu-devel@lfdr.de>; Tue, 15 Jul 2025 10:46:27 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1ubbHX-0006uM-Uo; Tue, 15 Jul 2025 04:44:59 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1ubbHM-0006sM-Su
 for qemu-devel@nongnu.org; Tue, 15 Jul 2025 04:44:49 -0400
Received: from mail-yw1-x1134.google.com ([2607:f8b0:4864:20::1134])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1ubbHK-0006OI-TU
 for qemu-devel@nongnu.org; Tue, 15 Jul 2025 04:44:48 -0400
Received: by mail-yw1-x1134.google.com with SMTP id
 00721157ae682-7180bb37846so17009397b3.3
 for <qemu-devel@nongnu.org>; Tue, 15 Jul 2025 01:44:45 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1752569084; x=1753173884; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=aor2msl1bNKaxlOww7olaZndpSJ5JoSCkOKjI+SSJ6A=;
 b=HOx2CXFn0oGL+Adi8K8VtJo4es7ZMnUrCzsnn3qm2+89XU6JjJfEl14zlJD0LL/sGA
 wWr2WMWpCDnUNSUHENbKvm9wvILmR2306SvJvFj4Hpz2LiynhhlSfDofdyhDLqRYCCIi
 TJSAxHWJLQUX2w2GoiMor6glfvM8ETSS6YFluyBA2v2dT6+S8NdVkZd+Ijr6crud222x
 fc2bOYyMOBwHZaqJ9uQ5U+63APrvdHFKJDiINKnMG3/sivzcRPbbip69X+LulGhmxE80
 U6wvFap3Ys6wddDvqiIYMzisZ8WOCURFr5HG/eVJCyWnarqvIa5VOAOXDm2etgrGq0wG
 SEcA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1752569084; x=1753173884;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=aor2msl1bNKaxlOww7olaZndpSJ5JoSCkOKjI+SSJ6A=;
 b=cAZ8r+wVsL5wofa4BMLlHG7Fa+xUZwZ+xFI/7Nhks33ND1YYBgybqIKadOmz0FcURo
 3UuXwLAng+sRp3kNTJ37HUh0VrkLzOvJWImtOZfdF32ABXVKYTvZOvdn1+OZqaVxZjhU
 A0jj1Qb2sch8oPN3xMa0l241Jmw9ZTGCJ9p9umj1915vGef2kqZr4H3jdC4J3VdTu+PQ
 i9PKV9GUcmd+OCD+345oLd7BcyKE6BNB0ejMvk+GqQBMFt2wyKY45Hoa5S3u1xn9l8Rt
 PwePvLlYMhX581HWos8+vdMovpHHV5UPo9h4sdz357L/JonAcBeWl6jJmR/2hI4i/Iey
 k3Og==
X-Gm-Message-State: AOJu0Yy0EyWh3SouDPHldqRPAlpF9Go6Jd0BT60zPUeXwV580LhWPA2l
 6LUMSHEUiTo15c0JcR0sRc1jVKa2lh5BY27eNUYdH06S1KGceVxdM5XxU8/ynd+QSAV/tguMhMX
 +Xtn2OUE36aojkCLvNyIzVr0HJ07oBOs1UWW7CHtLWg==
X-Gm-Gg: ASbGncvdwKJZKqxniiTrq5GIlf9Kg76rY+RlY/kAenHpqMubikGcuPwjx4xCgbX9Vps
 t/at3UDpC0tce7YCHrwQ0x17ukAG/NM50VDYO4e+MVwqN3G9xHA5Me7Ci/xmhNu6J/bby0KjzEY
 leBYO9Fc7Fx4pBo1tIi7U4P/8u506mIxOwSQLNEhcty2mVqRxvK/pB0iB6NJ0ofByWzH3y69OQH
 OPCpz5tNg/QCSfeWSQ=
X-Google-Smtp-Source: AGHT+IHCzuqq8ZmHpAxQsuKtA2X0/fTYAF+cKgBiT71kUmrofDMYqM8LcI3Nfcq3G4dA+dzxW8gYzFkbRmIny/y+w6c=
X-Received: by 2002:a05:690c:6e93:b0:70e:2d77:3cfe with SMTP id
 00721157ae682-717d786eafdmr254499257b3.2.1752569084114; Tue, 15 Jul 2025
 01:44:44 -0700 (PDT)
MIME-Version: 1.0
References: <20250708221438.347643-1-vacha.bhavsar@oss.qualcomm.com>
 <CAFEAcA926Tur8wSvSyMQYJ6XXdiU9mNJZ=weW5x67sJJhjvBtA@mail.gmail.com>
 <CAEWVDmvQ-f-S0m_4cJLHkL=_YFRd_XAsoT9ENqPkirS7S8FMfw@mail.gmail.com>
In-Reply-To: <CAEWVDmvQ-f-S0m_4cJLHkL=_YFRd_XAsoT9ENqPkirS7S8FMfw@mail.gmail.com>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Tue, 15 Jul 2025 09:44:32 +0100
X-Gm-Features: Ac12FXyejF4WkzHeinsHu-ikgK9x1Sf0Dmp9tASeW_If5j5w6KGNv12fUSb-7H8
Message-ID: <CAFEAcA-SJBO3gJAkvyyXntjJDFYWK_SjUXpviijk44ToVGA7qA@mail.gmail.com>
Subject: Re: [PATCH] target/arm: Added support for SME register exposure to GDB
To: Vacha Bhavsar <vacha.bhavsar@oss.qualcomm.com>
Cc: qemu-devel@nongnu.org, qemu-arm@nongnu.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::1134;
 envelope-from=peter.maydell@linaro.org; helo=mail-yw1-x1134.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Mon, 14 Jul 2025 at 18:44, Vacha Bhavsar
<vacha.bhavsar@oss.qualcomm.com> wrote:
> Regarding your question on whether the code handling the reading of the Z=
A storage would work on a big-endian host, I believe it would. I think this=
 also applies to the pre-existing SVE code as well, based off of what I hav=
e read from this GDB documentation (https://sourceware.org/gdb/download/onl=
inedocs/gdb#Packets) which states the following:
>
> =E2=80=98P n=E2=80=A6=3Dr=E2=80=A6=E2=80=99
> Write register n=E2=80=A6 with value r=E2=80=A6. The register number n is=
 in hexadecimal, and r=E2=80=A6 contains two hex digits for each byte in th=
e register (target byte order).
>
> From this, I believe the QEMU GDB stub is already expecting the register =
content in target byte order, leaving this responsibility to the client. Ba=
sed on this, I believe the pre-existing SVE code and my SME code should cor=
rectly work on big-endian hosts.

"target byte order" from gdb's point of view means "the byte
order of the guest, i.e. arm", which is always little endian.
This is not the same as the order of bytes within a uint64_t
in QEMU's CPU struct, which is host byte order.

-- PMM

