
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     3    0.087911    0.205098    1.649816    2.461296 v cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.208575    0.021879    2.483175 v cell3/config_data_in (fpgacell)
                                              2.483175   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
                                  0.250000    1.073620   clock uncertainty
                                  0.000000    1.073620   clock reconvergence pessimism
                                  0.336310    1.409930   library hold time
                                              1.409930   data required time
---------------------------------------------------------------------------------------------
                                              1.409930   data required time
                                             -2.483175   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073245   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     3    0.115383    0.265188    1.685746    2.496572 v cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.270365    0.030526    2.527098 v cell1/config_data_in (fpgacell)
                                              2.527098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
                                  0.250000    1.086722   clock uncertainty
                                  0.000000    1.086722   clock reconvergence pessimism
                                  0.336310    1.423032   library hold time
                                              1.423032   data required time
---------------------------------------------------------------------------------------------
                                              1.423032   data required time
                                             -2.527098   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104065   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     3    0.108022    0.244372    1.692890    2.529613 v cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.244923    0.005735    2.535347 v cell2/config_data_in (fpgacell)
                                              2.535347   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
                                  0.250000    1.061479   clock uncertainty
                                  0.000000    1.061479   clock reconvergence pessimism
                                  0.336310    1.397789   library hold time
                                              1.397789   data required time
---------------------------------------------------------------------------------------------
                                              1.397789   data required time
                                             -2.535347   data arrival time
---------------------------------------------------------------------------------------------
                                              1.137558   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003582    0.037480    0.019782 2000.019775 ^ config_data_in (in)
                                                         config_data_in (net)
                      0.037480    0.000000 2000.019775 ^ input1/A (sky130_fd_sc_hd__buf_2)
     1    0.037735    0.297889    0.346290 2000.366089 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.297987    0.001819 2000.367920 ^ cell0/config_data_in (fpgacell)
                                           2000.367920   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
                                  0.250000    1.060826   clock uncertainty
                                  0.000000    1.060826   clock reconvergence pessimism
                                  0.438870    1.499696   library hold time
                                              1.499696   data required time
---------------------------------------------------------------------------------------------
                                              1.499696   data required time
                                           -2000.367920   data arrival time
---------------------------------------------------------------------------------------------
                                           1998.868164   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217067    0.002956 2000.363647 ^ cell3/nrst (fpgacell)
                                           2000.363647   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
                                  0.250000    1.073620   clock uncertainty
                                  0.000000    1.073620   clock reconvergence pessimism
                                  0.077920    1.151540   library hold time
                                              1.151540   data required time
---------------------------------------------------------------------------------------------
                                              1.151540   data required time
                                           -2000.363647   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.211914   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.218079    0.012278 2000.372925 ^ cell2/nrst (fpgacell)
                                           2000.372925   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
                                  0.250000    1.061479   clock uncertainty
                                  0.000000    1.061479   clock reconvergence pessimism
                                  0.077920    1.139399   library hold time
                                              1.139399   data required time
---------------------------------------------------------------------------------------------
                                              1.139399   data required time
                                           -2000.372925   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.233521   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.010993    0.051397    0.034333 2000.034424 v en (in)
                                                         en (net)
                      0.051397    0.000000 2000.034424 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120582    0.121805    0.284899 2000.319336 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.121962    0.003638 2000.322876 v cell3/en (fpgacell)
                                           2000.322876   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
                                  0.250000    1.073620   clock uncertainty
                                  0.000000    1.073620   clock reconvergence pessimism
                                 -0.070010    1.003610   library hold time
                                              1.003610   data required time
---------------------------------------------------------------------------------------------
                                              1.003610   data required time
                                           -2000.322876   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.319336   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.010993    0.051397    0.034333 2000.034424 v en (in)
                                                         en (net)
                      0.051397    0.000000 2000.034424 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120582    0.121805    0.284899 2000.319336 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.124202    0.013415 2000.332642 v cell2/en (fpgacell)
                                           2000.332642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
                                  0.250000    1.061479   clock uncertainty
                                  0.000000    1.061479   clock reconvergence pessimism
                                 -0.070010    0.991469   library hold time
                                              0.991469   data required time
---------------------------------------------------------------------------------------------
                                              0.991469   data required time
                                           -2000.332642   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.341064   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.331287    0.060709 2000.807861 ^ cell1/nrst (fpgacell)
                                           2000.807861   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
                                  0.250000    1.086722   clock uncertainty
                                  0.000000    1.086722   clock reconvergence pessimism
                                  0.077920    1.164642   library hold time
                                              1.164642   data required time
---------------------------------------------------------------------------------------------
                                              1.164642   data required time
                                           -2000.807861   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.643311   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011515    0.091480    0.059799 2000.059814 ^ nrst (in)
                                                         nrst (net)
                      0.091480    0.000000 2000.059814 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115859    0.217009    0.300815 2000.360718 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.217030    0.001819 2000.362427 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168703    0.311384    0.384716 2000.747192 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.337249    0.069122 2000.816284 ^ cell0/nrst (fpgacell)
                                           2000.816284   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
                                  0.250000    1.060826   clock uncertainty
                                  0.000000    1.060826   clock reconvergence pessimism
                                  0.077920    1.138746   library hold time
                                              1.138746   data required time
---------------------------------------------------------------------------------------------
                                              1.138746   data required time
                                           -2000.816284   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.677612   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.010993    0.051397    0.034333 2000.034424 v en (in)
                                                         en (net)
                      0.051397    0.000000 2000.034424 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120582    0.121805    0.284899 2000.319336 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.121885    0.002728 2000.322021 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196565    0.184348    0.323780 2000.645752 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.229314    0.069122 2000.714966 v cell1/en (fpgacell)
                                           2000.714966   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
                                  0.250000    1.086722   clock uncertainty
                                  0.000000    1.086722   clock reconvergence pessimism
                                 -0.070010    1.016712   library hold time
                                              1.016712   data required time
---------------------------------------------------------------------------------------------
                                              1.016712   data required time
                                           -2000.714966   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.698120   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.010993    0.051397    0.034333 2000.034424 v en (in)
                                                         en (net)
                      0.051397    0.000000 2000.034424 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120582    0.121805    0.284899 2000.319336 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.121885    0.002728 2000.322021 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196565    0.184348    0.323780 2000.645752 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.239975    0.078671 2000.724487 v cell0/en (fpgacell)
                                           2000.724487   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
                                  0.250000    1.060826   clock uncertainty
                                  0.000000    1.060826   clock reconvergence pessimism
                                 -0.070010    0.990816   library hold time
                                              0.990816   data required time
---------------------------------------------------------------------------------------------
                                              0.990816   data required time
                                           -2000.724487   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.733521   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011090    0.051797    0.034561 2000.034668 v config_en (in)
                                                         config_en (net)
                      0.051797    0.000000 2000.034668 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124974    0.125821    0.286946 2000.321533 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.125972    0.003638 2000.325195 v cell3/config_en (fpgacell)
                                           2000.325195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
                                  0.250000    1.073620   clock uncertainty
                                  0.000000    1.073620   clock reconvergence pessimism
                                 -1.064420    0.009200   library hold time
                                              0.009200   data required time
---------------------------------------------------------------------------------------------
                                              0.009200   data required time
                                           -2000.325195   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.316040   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011090    0.051797    0.034561 2000.034668 v config_en (in)
                                                         config_en (net)
                      0.051797    0.000000 2000.034668 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124974    0.125821    0.286946 2000.321533 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.128722    0.015007 2000.336548 v cell2/config_en (fpgacell)
                                           2000.336548   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
                                  0.250000    1.061479   clock uncertainty
                                  0.000000    1.061479   clock reconvergence pessimism
                                 -1.064420   -0.002941   library hold time
                                             -0.002941   data required time
---------------------------------------------------------------------------------------------
                                             -0.002941   data required time
                                           -2000.336548   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.339478   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011090    0.051797    0.034561 2000.034668 v config_en (in)
                                                         config_en (net)
                      0.051797    0.000000 2000.034668 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124974    0.125821    0.286946 2000.321533 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.125860    0.001819 2000.323364 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191582    0.179817    0.324462 2000.647827 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.222683    0.066393 2000.714233 v cell1/config_en (fpgacell)
                                           2000.714233   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
                                  0.250000    1.086722   clock uncertainty
                                  0.000000    1.086722   clock reconvergence pessimism
                                 -1.064420    0.022302   library hold time
                                              0.022302   data required time
---------------------------------------------------------------------------------------------
                                              0.022302   data required time
                                           -2000.714233   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.691895   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011090    0.051797    0.034561 2000.034668 v config_en (in)
                                                         config_en (net)
                      0.051797    0.000000 2000.034668 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124974    0.125821    0.286946 2000.321533 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.125860    0.001819 2000.323364 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191582    0.179817    0.324462 2000.647827 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.234406    0.076625 2000.724487 v cell0/config_en (fpgacell)
                                           2000.724487   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
                                  0.250000    1.060826   clock uncertainty
                                  0.000000    1.060826   clock reconvergence pessimism
                                 -1.064420   -0.003594   library hold time
                                             -0.003594   data required time
---------------------------------------------------------------------------------------------
                                             -0.003594   data required time
                                           -2000.724487   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.728149   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     3    0.036687    0.093096    1.576756    2.400376 v cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.093271    0.004681    2.405057 v output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034290    0.165880    0.355846    2.760902 v output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.165880    0.000366    2.761268 v config_data_out (out)
                                              2.761268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                             -2.761268   data arrival time
---------------------------------------------------------------------------------------------
                                           2002.511108   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006085    0.021769   10.696461   11.507287 v cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.021769    0.000078   11.507365 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166105    0.323031   11.830397 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.166105    0.000357   11.830753 v io_south_out[13] (out)
                                             11.830753   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.830753   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.580688   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006106    0.021819   10.703130   11.513955 v cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.021819    0.000099   11.514055 v output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.165222    0.322444   11.836499 v output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.165222    0.000242   11.836741 v io_west_out[13] (out)
                                             11.836741   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.836741   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.586792   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006141    0.021844   10.703169   11.514648 v cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.021844    0.000102   11.514750 v output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.165260    0.322485   11.837235 v output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.165260    0.000242   11.837478 v io_west_out[29] (out)
                                             11.837478   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.837478   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.587524   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.006031    0.021732   10.696399   11.533121 v cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.021732    0.000075   11.533197 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166105    0.323015   11.856213 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.166105    0.000357   11.856569 v io_south_out[29] (out)
                                             11.856569   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.856569   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.606567   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005509    0.021393   10.748791   11.559617 v cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.021393    0.000075   11.559692 v output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.165848    0.322678   11.882370 v output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.165848    0.000345   11.882714 v io_south_out[7] (out)
                                             11.882714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.882714   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.632690   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005426    0.021336   10.748695   11.585419 v cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.021336    0.000073   11.585491 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.165847    0.322654   11.908145 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.165847    0.000345   11.908489 v io_south_out[23] (out)
                                             11.908489   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.908489   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.658447   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005522    0.021417   10.787739   11.598565 v cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.021417    0.000072   11.598637 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166099    0.322880   11.921517 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.166099    0.000357   11.921874 v io_south_out[11] (out)
                                             11.921874   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.921874   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.671875   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005579    0.021455   10.787804   11.624527 v cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.021455    0.000075   11.624601 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.165849    0.322705   11.947306 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.165849    0.000345   11.947650 v io_south_out[27] (out)
                                             11.947650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.947650   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.697510   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006012    0.021721   10.815553   11.626378 v cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.021721    0.000099   11.626478 v output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.165010    0.322231   11.948709 v output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.165010    0.000242   11.948952 v io_west_out[11] (out)
                                             11.948952   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.948952   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.698853   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006381    0.022161   10.812863   11.624342 v cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.022161    0.000101   11.624443 v output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.164999    0.322404   11.946847 v output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.164999    0.000242   11.947090 v io_west_out[23] (out)
                                             11.947090   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.947090   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.697021   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006566    0.022283   10.813074   11.623900 v cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.022283    0.000104   11.624004 v output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.165503    0.322847   11.946851 v output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.165503    0.000260   11.947111 v io_west_out[7] (out)
                                             11.947111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.947111   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.697021   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006054    0.021749   10.815599   11.627078 v cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.021749    0.000101   11.627179 v output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034164    0.165476    0.322604   11.949783 v output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.165476    0.000260   11.950044 v io_west_out[27] (out)
                                             11.950044   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.950044   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.700073   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005122    0.021154   10.846476   11.657301 v cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.021154    0.000072   11.657373 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166095    0.322768   11.980142 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.166095    0.000357   11.980498 v io_south_out[4] (out)
                                             11.980498   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.980498   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.730469   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005109    0.021146   10.867569   11.678395 v cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.021146    0.000075   11.678471 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166095    0.322765   12.001236 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.166095    0.000357   12.001593 v io_south_out[5] (out)
                                             12.001593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.001593   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.751587   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005179    0.021193   10.846539   11.683262 v cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.021193    0.000075   11.683336 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.165845    0.322593   12.005929 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.165845    0.000345   12.006273 v io_south_out[20] (out)
                                             12.006273   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.006273   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.756226   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005758    0.021568   10.880493   11.691972 v cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.021568    0.000035   11.692007 v output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034245    0.165803    0.322769   12.014776 v output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.165803    0.000286   12.015062 v io_west_out[20] (out)
                                             12.015062   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.015062   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.765015   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005712    0.021542   10.880432   11.691258 v cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.021542    0.000099   11.691358 v output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.165177    0.322293   12.013651 v output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.165177    0.000242   12.013893 v io_west_out[4] (out)
                                             12.013893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.013893   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.763916   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005026    0.021090   10.867475   11.704197 v cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.021090    0.000073   11.704269 v output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166094    0.322741   12.027011 v output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.166094    0.000357   12.027368 v io_south_out[21] (out)
                                             12.027368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.027368   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.777344   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005745    0.022296   10.890884   11.714504 v cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.022296    0.000030   11.714535 v output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033937    0.164561    0.322179   12.036714 v output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.164561    0.000165   12.036879 v io_east_out[29] (out)
                                             12.036879   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.036879   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.786865   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005171    0.021574   10.907976   11.718802 v cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.021574    0.000074   11.718876 v output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.165851    0.322756   12.041632 v output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.165851    0.000345   12.041977 v io_south_out[3] (out)
                                             12.041977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.041977   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.791870   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005563    0.022065   10.890598   11.727321 v cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.022065    0.000033   11.727354 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034172    0.165507    0.322784   12.050138 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.165507    0.000235   12.050372 v io_east_out[13] (out)
                                             12.050372   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.050372   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.800293   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.007171    0.022512   10.918574   11.729401 v cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.022512    0.000074   11.729475 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.165866    0.323157   12.052631 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.165866    0.000345   12.052976 v io_south_out[10] (out)
                                             12.052976   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.052976   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.802979   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.008117    0.023002   10.923174   11.734653 v cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.023002    0.000102   11.734755 v output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.165252    0.322957   12.057712 v output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.165252    0.000242   12.057954 v io_west_out[24] (out)
                                             12.057954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.057954   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.807739   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.008073    0.022982   10.923123   11.733950 v cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.022982    0.000099   11.734048 v output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034096    0.165224    0.322927   12.056975 v output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.165224    0.000242   12.057218 v io_west_out[8] (out)
                                             12.057218   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.057218   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.807129   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005114    0.021516   10.929906   11.741385 v cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.021516    0.000057   11.741442 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165944    0.322780   12.064222 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.165944    0.000374   12.064596 v io_north_out[13] (out)
                                             12.064596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.064596   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.814575   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005283    0.021711   10.908151   11.744873 v cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.021711    0.000077   11.744950 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166104    0.323007   12.067957 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.166104    0.000357   12.068314 v io_south_out[19] (out)
                                             12.068314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.068314   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.818237   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006065    0.021753   10.934463   11.745289 v cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.021753    0.000036   11.745324 v output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.165192    0.322392   12.067716 v output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.165192    0.000242   12.067959 v io_west_out[5] (out)
                                             12.067959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.067959   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.817749   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006071    0.021772   10.936225   11.747051 v cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.021772    0.000074   11.747125 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166105    0.323032   12.070157 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.166105    0.000357   12.070514 v io_south_out[8] (out)
                                             12.070514   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.070514   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.820557   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006041    0.021742   10.934426   11.745905 v cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.021742    0.000102   11.746007 v output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.165397    0.322545   12.068552 v output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.165397    0.000251   12.068803 v io_west_out[21] (out)
                                             12.068803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.068803   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.818726   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005582    0.022078   10.932428   11.756049 v cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.022078    0.000030   11.756079 v output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034064    0.165072    0.322469   12.078548 v output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.165072    0.000200   12.078748 v io_east_out[23] (out)
                                             12.078748   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.078748   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.828735   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005077    0.021474   10.929851   11.753470 v cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.021474    0.000056   11.753527 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034485    0.166783    0.323416   12.076942 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.166783    0.000401   12.077344 v io_north_out[29] (out)
                                             12.077344   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.077344   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.827393   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.007283    0.022586   10.918702   11.755424 v cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.022586    0.000077   11.755502 v output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034329    0.166171    0.323423   12.078925 v output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.166171    0.000357   12.079282 v io_south_out[26] (out)
                                             12.079282   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.079282   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.829224   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006041    0.022075   10.946929   11.758408 v cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.022075    0.000102   11.758510 v output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.165237    0.322562   12.081072 v output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.165237    0.000242   12.081314 v io_west_out[19] (out)
                                             12.081314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.081314   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.831177   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006012    0.022056   10.946897   11.757722 v cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.022056    0.000099   11.757822 v output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.165243    0.322559   12.080380 v output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.165243    0.000242   12.080623 v io_west_out[3] (out)
                                             12.080623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.080623   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.830566   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005392    0.021842   10.932130   11.768853 v cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.021842    0.000024   11.768877 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034082    0.165139    0.322418   12.091294 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.165139    0.000209   12.091503 v io_east_out[7] (out)
                                             12.091503   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.091503   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.841431   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.006026    0.021742   10.936172   11.772895 v cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.021742    0.000073   11.772968 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166105    0.323020   12.095987 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.166105    0.000357   12.096345 v io_south_out[24] (out)
                                             12.096345   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.096345   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.846191   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006050    0.021743   10.982579   11.793406 v cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.021743    0.000036   11.793441 v output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.165237    0.322425   12.115866 v output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.165237    0.000242   12.116109 v io_west_out[10] (out)
                                             12.116109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.116109   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.865967   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006041    0.021741   10.982559   11.794038 v cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.021741    0.000102   11.794140 v output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034142    0.165388    0.322538   12.116678 v output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.165388    0.000251   12.116929 v io_west_out[26] (out)
                                             12.116929   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.116929   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.866943   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006012    0.022518   10.991582   11.802408 v cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.022518    0.000099   11.802507 v output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034128    0.165345    0.322824   12.125332 v output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.165345    0.000251   12.125584 v io_west_out[14] (out)
                                             12.125584   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.125584   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.875610   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006089    0.022573   10.991667   11.803145 v cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.022573    0.000102   11.803247 v output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.165206    0.322743   12.125990 v output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.165206    0.000242   12.126233 v io_west_out[30] (out)
                                             12.126233   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.126233   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.876221   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006009    0.022523   10.996663   11.807489 v cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.022523    0.000075   11.807565 v output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166118    0.323353   12.130918 v output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.166118    0.000357   12.131275 v io_south_out[12] (out)
                                             12.131275   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.131275   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.881226   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005972    0.022486   11.014014   11.825493 v cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.022486    0.000061   11.825554 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165960    0.323194   12.148748 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.165960    0.000374   12.149122 v io_north_out[11] (out)
                                             12.149122   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.149122   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.898926   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006309    0.022730   11.021218   11.832044 v cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.022730    0.000075   11.832120 v output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.165870    0.323249   12.155369 v output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.165870    0.000345   12.155713 v io_south_out[14] (out)
                                             12.155713   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.155713   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.905518   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005926    0.022463   10.996572   11.833294 v cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.022463    0.000073   11.833366 v output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166116    0.323327   12.156693 v output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.166116    0.000357   12.157051 v io_south_out[28] (out)
                                             12.157051   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.157051   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.906982   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005852    0.022399   11.013881   11.837502 v cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.022399    0.000059   11.837560 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165958    0.323157   12.160716 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.165958    0.000374   12.161090 v io_north_out[27] (out)
                                             12.161090   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.161090   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.911011   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005171    0.022263   11.028234   11.839060 v cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.022263    0.000074   11.839133 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166113    0.323242   12.162375 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.166113    0.000357   12.162732 v io_south_out[15] (out)
                                             12.162732   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.162732   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.912598   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006547    0.022098   11.035733   11.846560 v cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.022098    0.000076   11.846636 v output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166110    0.323172   12.169807 v output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.166110    0.000357   12.170165 v io_south_out[9] (out)
                                             12.170165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.170165   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.920166   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005473    0.021942   11.026479   11.850099 v cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.021942    0.000024   11.850123 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033914    0.164465    0.321954   12.172077 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.164465    0.000165   12.172242 v io_east_out[27] (out)
                                             12.172242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.172242   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.922119   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005681    0.022214   11.024933   11.848554 v cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.022214    0.000030   11.848584 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034143    0.165393    0.322760   12.171344 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.165393    0.000226   12.171570 v io_east_out[31] (out)
                                             12.171570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.171570   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.921509   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005242    0.021673   11.035910   11.847388 v cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.021673    0.000060   11.847448 v output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034496    0.166831    0.323537   12.170985 v output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.166831    0.000402   12.171388 v io_north_out[7] (out)
                                             12.171388   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.171388   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.921265   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005538    0.030607   11.040961   11.851788 v cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.030607    0.000079   11.851867 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.166240    0.326915   12.178782 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.166240    0.000357   12.179139 v io_south_out[6] (out)
                                             12.179139   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.179139   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.928955   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.006226    0.022669   11.021125   11.857847 v cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.022669    0.000073   11.857921 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.165869    0.323223   12.181144 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.165869    0.000345   12.181488 v io_south_out[30] (out)
                                             12.181488   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.181488   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.931519   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006281    0.022704   11.046131   11.857611 v cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.022704    0.000101   11.857712 v output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.165462    0.322988   12.180699 v output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.165462    0.000260   12.180960 v io_west_out[22] (out)
                                             12.180960   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.180960   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.930786   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006186    0.022635   11.046026   11.856853 v cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.022635    0.000099   11.856953 v output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034049    0.165032    0.322628   12.179581 v output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.165032    0.000242   12.179823 v io_west_out[6] (out)
                                             12.179823   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.179823   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.929688   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005553    0.022053   11.024733   11.861455 v cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.022053    0.000024   11.861479 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.164392    0.321942   12.183421 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.164392    0.000165   12.183586 v io_east_out[15] (out)
                                             12.183586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.183586   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.933472   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005114    0.021518   11.035709   11.859330 v cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.021518    0.000058   11.859387 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165944    0.322781   12.182169 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.165944    0.000374   12.182543 v io_north_out[23] (out)
                                             12.182543   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.182543   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.932373   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005670    0.022189   11.026785   11.863508 v cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.022189    0.000036   11.863544 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.164748    0.322269   12.185813 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.164748    0.000183   12.185996 v io_east_out[11] (out)
                                             12.185996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.185996   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.936035   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005126    0.022210   11.028161   11.864883 v cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.022210    0.000073   11.864957 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166112    0.323220   12.188176 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.166112    0.000357   12.188533 v io_south_out[31] (out)
                                             12.188533   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.188533   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.938477   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.006914    0.022342   11.036152   11.872874 v cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.022342    0.000087   11.872962 v output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034434    0.166606    0.323606   12.196568 v output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.166606    0.000430   12.196998 v io_south_out[25] (out)
                                             12.196998   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.196998   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.946899   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005871    0.022424   11.071860   11.882687 v cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.022424    0.000074   11.882760 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166116    0.323311   12.206071 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.166116    0.000357   12.206429 v io_south_out[1] (out)
                                             12.206429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.206429   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.956299   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005431    0.030442   11.040736   11.877460 v cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.030442    0.000075   11.877535 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166199    0.326806   12.204341 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.166199    0.000357   12.204698 v io_south_out[22] (out)
                                             12.204698   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.204698   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.954712   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006089    0.021773   11.081129   11.892608 v cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.021773    0.000102   11.892711 v output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.165238    0.322437   12.215147 v output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.165238    0.000242   12.215390 v io_west_out[25] (out)
                                             12.215390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.215390   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.965332   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005985    0.021703   11.081011   11.891837 v cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.021703    0.000099   11.891936 v output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.165180    0.322362   12.214298 v output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.165180    0.000242   12.214540 v io_west_out[9] (out)
                                             12.214540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.214540   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.964478   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005826    0.022392   11.071810   11.908532 v cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.022392    0.000073   11.908606 v output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166115    0.323297   12.231902 v output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.166115    0.000357   12.232259 v io_south_out[17] (out)
                                             12.232259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.232259   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.982178   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006050    0.024839   11.113025   11.923851 v cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.024839    0.000036   11.923886 v output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.165260    0.323725   12.247611 v output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.165260    0.000242   12.247853 v io_west_out[15] (out)
                                             12.247853   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.247853   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.997925   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006017    0.024820   11.112978   11.924457 v cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.024820    0.000102   11.924559 v output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034135    0.165410    0.323830   12.248388 v output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.165410    0.000251   12.248640 v io_west_out[31] (out)
                                             12.248640   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.248640   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.998535   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005989    0.022511   11.120625   11.932104 v cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.022511    0.000102   11.932206 v output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.165459    0.322905   12.255111 v output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.165459    0.000260   12.255371 v io_west_out[17] (out)
                                             12.255371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.255371   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.005371   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.005885    0.022436   11.120510   11.931336 v cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.022436    0.000099   11.931436 v output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034040    0.164994    0.322514   12.253950 v output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.164994    0.000242   12.254192 v io_west_out[1] (out)
                                             12.254192   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.254192   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.004272   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.006173    0.022638   11.124192   11.947813 v cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.022638    0.000024   11.947837 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.164633    0.322371   12.270207 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.164633    0.000174   12.270382 v io_east_out[20] (out)
                                             12.270382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.270382   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.020386   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.006176    0.022639   11.137054   11.960674 v cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.022639    0.000029   11.960704 v output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033993    0.164792    0.322490   12.283195 v output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.164792    0.000183   12.283378 v io_east_out[21] (out)
                                             12.283378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.283378   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.033325   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.006253    0.022694   11.124281   11.961003 v cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.022694    0.000024   11.961027 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033973    0.164716    0.322452   12.283480 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.164716    0.000183   12.283663 v io_east_out[4] (out)
                                             12.283663   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.283663   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.033569   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005752    0.022304   11.149640   11.961119 v cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.022304    0.000059   11.961177 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.165805    0.323005   12.284182 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.165805    0.000361   12.284543 v io_north_out[5] (out)
                                             12.284543   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.284543   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.034546   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.004904    0.021277   11.152283   11.963762 v cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.021277    0.000057   11.963819 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.165801    0.322576   12.286394 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.165801    0.000361   12.286756 v io_north_out[8] (out)
                                             12.286756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.286756   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.036743   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.006773    0.023057   11.149411   11.973032 v cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.023057    0.000030   11.973062 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.164906    0.322748   12.295810 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.164906    0.000192   12.296001 v io_east_out[26] (out)
                                             12.296001   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.296001   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.045898   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.006053    0.022551   11.136918   11.973641 v cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.022551    0.000024   11.973665 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.164400    0.322154   12.295819 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.164400    0.000165   12.295984 v io_east_out[5] (out)
                                             12.295984   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.295984   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.045898   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005677    0.022211   11.149524   11.973144 v cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.022211    0.000056   11.973200 v output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.165816    0.322975   12.296175 v output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.165816    0.000361   12.296536 v io_north_out[21] (out)
                                             12.296536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.296536   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.046509   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.004990    0.021377   11.152418   11.976038 v cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.021377    0.000060   11.976099 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165941    0.322721   12.298820 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.165941    0.000374   12.299193 v io_north_out[24] (out)
                                             12.299193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.299193   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.049072   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.007252    0.023408   11.168429   11.979908 v cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.023408    0.000059   11.979967 v output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165974    0.323588   12.303555 v output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.165974    0.000374   12.303929 v io_north_out[10] (out)
                                             12.303929   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.303929   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.053833   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.006653    0.022971   11.149279   11.986001 v cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.022971    0.000024   11.986025 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.164434    0.322355   12.308379 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.164434    0.000165   12.308545 v io_east_out[10] (out)
                                             12.308545   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.308545   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.058594   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005663    0.022191   11.162975   11.986596 v cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.022191    0.000029   11.986626 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.164496    0.322082   12.308707 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.164496    0.000165   12.308872 v io_east_out[24] (out)
                                             12.308872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.308872   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.058838   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.007177    0.023355   11.168347   11.991968 v cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.023355    0.000056   11.992023 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165974    0.323565   12.315589 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.165974    0.000374   12.315963 v io_north_out[26] (out)
                                             12.315963   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.315963   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.065918   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005396    0.021855   11.181711   11.993190 v cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.021855    0.000060   11.993249 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034500    0.166851    0.323628   12.316877 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.166851    0.000402   12.317280 v io_north_out[3] (out)
                                             12.317280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.317280   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.067261   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005314    0.021761   11.184443   11.995921 v cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.021761    0.000057   11.995978 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165948    0.322885   12.318863 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.165948    0.000374   12.319237 v io_north_out[6] (out)
                                             12.319237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.319237   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.069214   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005670    0.022200   11.162986   11.999708 v cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.022200    0.000036   11.999743 v output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.165029    0.322485   12.322229 v output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.165029    0.000200   12.322429 v io_east_out[8] (out)
                                             12.322429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.322429   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.072510   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005277    0.021711   11.181525   12.005146 v cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.021711    0.000056   12.005201 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165947    0.322863   12.328064 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.165947    0.000374   12.328438 v io_north_out[19] (out)
                                             12.328438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.328438   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.078369   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006275    0.022704   11.192422   12.003901 v cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.022704    0.000061   12.003962 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165963    0.323287   12.327249 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.165963    0.000374   12.327622 v io_north_out[4] (out)
                                             12.327622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.327622   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.077515   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.008589    0.030346   11.188937   12.000416 v cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.030346    0.000102   12.000518 v output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.165086    0.325969   12.326487 v output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.165086    0.000242   12.326730 v io_west_out[18] (out)
                                             12.326730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.326730   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.076782   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.008540    0.030346   11.188868   11.999694 v cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.030346    0.000036   11.999729 v output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034223    0.165814    0.326508   12.326238 v output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.165814    0.000295   12.326532 v io_west_out[2] (out)
                                             12.326532   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.326532   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.076538   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005277    0.021717   11.184385   12.008005 v cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.021717    0.000056   12.008061 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165947    0.322865   12.330927 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.165947    0.000374   12.331301 v io_north_out[22] (out)
                                             12.331301   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.331301   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.081299   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.006195    0.022646   11.192332   12.015952 v cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.022646    0.000060   12.016011 v output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034492    0.166832    0.323940   12.339952 v output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.166832    0.000402   12.340354 v io_north_out[20] (out)
                                             12.340354   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.340354   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.090210   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.012963    0.027149   11.199626   12.023247 v cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.027149    0.000029   12.023276 v output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.164566    0.324191   12.347467 v output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.164566    0.000165   12.347632 v io_east_out[19] (out)
                                             12.347632   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.347632   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.097412   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.006470    0.022852   11.199342   12.022962 v cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.022852    0.000030   12.022992 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034081    0.165148    0.322851   12.345843 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.165148    0.000200   12.346043 v io_east_out[28] (out)
                                             12.346043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.346043   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.095825   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.006361    0.022773   11.200860   12.024481 v cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.022773    0.000024   12.024505 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.164619    0.322414   12.346918 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.164619    0.000174   12.347093 v io_east_out[30] (out)
                                             12.347093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.347093   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.097046   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.006960    0.025657   11.214963   12.025788 v cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.025657    0.000104   12.025892 v output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.165521    0.324258   12.350150 v output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.165521    0.000260   12.350410 v io_west_out[12] (out)
                                             12.350410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.350410   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.100464   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006761    0.025516   11.214740   12.026218 v cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.025516    0.000035   12.026253 v output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034050    0.165083    0.323862   12.350115 v output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.165083    0.000242   12.350357 v io_west_out[28] (out)
                                             12.350357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.350357   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.100220   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005714    0.022248   11.221140   12.032619 v cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.022248    0.000057   12.032676 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.165804    0.322981   12.355657 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.165804    0.000361   12.356018 v io_north_out[15] (out)
                                             12.356018   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.356018   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.105835   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.006253    0.022695   11.199100   12.035823 v cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.022695    0.000024   12.035847 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.164504    0.322297   12.358143 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.164504    0.000165   12.358309 v io_east_out[12] (out)
                                             12.358309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.358309   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.108154   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.006360    0.022773   11.200859   12.037582 v cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.022773    0.000024   12.037606 v output142/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.164743    0.322506   12.360112 v output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.164743    0.000183   12.360295 v io_east_out[14] (out)
                                             12.360295   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.360295   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.110229   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.012970    0.027146   11.199634   12.036356 v cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.027146    0.000036   12.036392 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.165109    0.324597   12.360989 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.165109    0.000200   12.361189 v io_east_out[3] (out)
                                             12.361189   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.361189   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.111084   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005390    0.021856   11.227160   12.038640 v cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.021856    0.000060   12.038699 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165949    0.322925   12.361624 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.165949    0.000374   12.361998 v io_north_out[14] (out)
                                             12.361998   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.361998   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.112061   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005790    0.022343   11.221260   12.044880 v cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.022343    0.000060   12.044941 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.166168    0.323300   12.368240 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.166168    0.000377   12.368618 v io_north_out[31] (out)
                                             12.368618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.368618   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.118652   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005314    0.021764   11.227043   12.050663 v cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.021764    0.000058   12.050721 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.166276    0.323148   12.373869 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.166276    0.000377   12.374246 v io_north_out[30] (out)
                                             12.374246   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.374246   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.124268   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202567    0.005707    0.810826 ^ cell0/clk (fpgacell)
     1    0.007747    0.029597   11.240571   12.051396 v cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.029597    0.000076   12.051473 v output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166203    0.326419   12.377892 v output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.166203    0.000357   12.378249 v io_south_out[2] (out)
                                             12.378249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.378249   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.128174   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.006973    0.023209   11.244284   12.067904 v cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.023209    0.000024   12.067928 v output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.164626    0.322601   12.390529 v output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.164626    0.000174   12.390703 v io_east_out[25] (out)
                                             12.390703   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.390703   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.140625   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.007053    0.023266   11.244373   12.081096 v cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.023266    0.000024   12.081120 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.164752    0.322718   12.403837 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.164752    0.000183   12.404020 v io_east_out[9] (out)
                                             12.404020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.404020   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.153809   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.007679    0.029539   11.240457   12.077180 v cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.029539    0.000075   12.077254 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166203    0.326392   12.403646 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.166203    0.000357   12.404003 v io_south_out[18] (out)
                                             12.404003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.404003   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.153809   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005952    0.022471   11.298443   12.109921 v cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.022471    0.000059   12.109980 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.165808    0.323076   12.433056 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.165808    0.000361   12.433417 v io_north_out[12] (out)
                                             12.433417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.433417   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.183472   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.005255    0.021687   11.297154   12.108634 v cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.021687    0.000055   12.108688 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165947    0.322853   12.431541 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.165947    0.000374   12.431915 v io_north_out[9] (out)
                                             12.431915   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.431915   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.181885   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005314    0.021757   11.297249   12.120869 v cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.021757    0.000058   12.120927 v output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.165796    0.322771   12.443698 v output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.165796    0.000361   12.444059 v io_north_out[25] (out)
                                             12.444059   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.444059   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.194092   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005877    0.022417   11.298360   12.121981 v cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.022417    0.000056   12.122036 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.165807    0.323053   12.445089 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.165807    0.000361   12.445451 v io_north_out[28] (out)
                                             12.445451   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.445451   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.195435   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.004714    0.021083   11.346341   12.157820 v cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.021083    0.000057   12.157877 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.165785    0.322483   12.480360 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.165785    0.000361   12.480721 v io_north_out[1] (out)
                                             12.480721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.480721   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.230713   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.004790    0.021151   11.346462   12.170082 v cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.021151    0.000060   12.170142 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165938    0.322624   12.492766 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.165938    0.000374   12.493140 v io_north_out[17] (out)
                                             12.493140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.493140   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.243042   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113643    0.004692    0.452990 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117936    0.202232    0.352129    0.805119 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.202628    0.006360    0.811479 ^ cell2/clk (fpgacell)
     1    0.006064    0.022552   11.360038   12.171516 v cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.022552    0.000055   12.171572 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165961    0.323222   12.494794 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.165961    0.000374   12.495168 v io_north_out[2] (out)
                                             12.495168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.495168   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.244995   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.006114    0.022589   11.360094   12.183714 v cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.022589    0.000058   12.183772 v output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.165810    0.323126   12.506898 v output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.165810    0.000361   12.507259 v io_north_out[18] (out)
                                             12.507259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.507259   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.257324   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.005273    0.028748   11.377672   12.201293 v cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.028748    0.000024   12.201317 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.164589    0.324900   12.526217 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.164589    0.000165   12.526382 v io_east_out[22] (out)
                                             12.526382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.526382   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.276367   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.005460    0.029073   11.378142   12.214865 v cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.029073    0.000036   12.214901 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.164841    0.325238   12.540138 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.164841    0.000183   12.540321 v io_east_out[6] (out)
                                             12.540321   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.540321   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.290283   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.013973    0.027955   11.478106   12.301727 v cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.027955    0.000024   12.301751 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.164579    0.324537   12.626287 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.164579    0.000165   12.626453 v io_east_out[17] (out)
                                             12.626453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.626453   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.376465   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.014170    0.028097   11.478324   12.315047 v cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.028097    0.000036   12.315083 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.033977    0.164818    0.324771   12.639854 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.164818    0.000183   12.640037 v io_east_out[1] (out)
                                             12.640037   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.640037   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.389893   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.007476    0.022711   11.495748   12.319368 v cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.022711    0.000030   12.319398 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.165072    0.322731   12.642130 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.165072    0.000200   12.642329 v io_east_out[18] (out)
                                             12.642329   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.642329   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.392334   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.007355    0.022632   11.495611   12.332334 v cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.022632    0.000024   12.332357 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.165108    0.322720   12.655077 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.165108    0.000209   12.655286 v io_east_out[2] (out)
                                             12.655286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -12.655286   data arrival time
---------------------------------------------------------------------------------------------
                                           2012.405273   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.663066 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.663066 v cell0/CBeast_in[7] (fpgacell)
     1    0.007609    0.023665    9.438474   21.101540 v cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.023665    0.000075   21.101614 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.165885    0.323649   21.425262 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.165885    0.000345   21.425608 v io_south_out[0] (out)
                                             21.425608   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.425608   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.175537   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.649963 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.649963 v cell2/CBeast_in[7] (fpgacell)
     1    0.005941    0.022457    9.486094   21.136057 v cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.022457    0.000103   21.136160 v output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034134    0.165368    0.322817   21.458977 v output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.165368    0.000250   21.459229 v io_west_out[16] (out)
                                             21.459229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.459229   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.209229   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.663066 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.663066 v cell0/CBeast_in[7] (fpgacell)
     1    0.006199    0.022645    9.486378   21.149445 v cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.022645    0.000105   21.149548 v output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.165206    0.322773   21.472321 v output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.165206    0.000243   21.472565 v io_west_out[0] (out)
                                             21.472565   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.472565   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.222412   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.649963 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.649963 v cell2/CBeast_in[7] (fpgacell)
     1    0.004993    0.021378    9.821526   21.471489 v cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.021378    0.000060   21.471548 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165942    0.322721   21.794270 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.165942    0.000373   21.794643 v io_north_out[0] (out)
                                             21.794643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.794643   data arrival time
---------------------------------------------------------------------------------------------
                                           2021.544678   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.649963 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.649963 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726019   21.375982 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.375982 v cell3/SBwest_in[0] (fpgacell)
     1    0.013576    0.027625    2.137364   23.513346 v cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.027625    0.000030   23.513376 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.033979    0.164820    0.324578   23.837954 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.164820    0.000183   23.838137 v io_east_out[16] (out)
                                             23.838137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.838137   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.588013   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.965948 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.965948 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735844   21.701792 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.701792 v cell1/SBwest_in[0] (fpgacell)
     1    0.007526    0.023605    1.817671   23.519463 v cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.023605    0.000073   23.519535 v output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.165884    0.323624   23.843159 v output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.165884    0.000345   23.843504 v io_south_out[16] (out)
                                             23.843504   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.843504   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.593506   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.232575    0.006080    0.823620 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.649963 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.649963 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726019   21.375982 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   21.375982 v cell3/SBwest_in[0] (fpgacell)
     1    0.004914    0.021285    2.250445   23.626429 v cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.021285    0.000057   23.626484 v output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.165940    0.322681   23.949165 v output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.165940    0.000373   23.949537 v io_north_out[16] (out)
                                             23.949537   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.949537   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.699463   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025320    0.187247    0.128978    0.128978 ^ clk (in)
                                                         clk (net)
                      0.187271    0.000000    0.128978 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054710    0.113153    0.319320    0.448298 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113153    0.000604    0.448902 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138756    0.232350    0.368638    0.817540 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.234814    0.019182    0.836722 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.965948 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.965948 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735844   21.701792 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.701792 v cell1/SBwest_in[0] (fpgacell)
     1    0.013453    0.027537    2.137227   23.839018 v cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.027537    0.000023   23.839041 v output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.164507    0.324306   24.163347 v output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.164507    0.000165   24.163513 v io_east_out[0] (out)
                                             24.163513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -24.163513   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.913452   slack (MET)



