verilog work "ipcore_dir/clk_gen.v"
verilog work "ipcore_dir/chipscope_ila_5.v"
verilog work "ipcore_dir/chipscope_icon.v"
verilog work "ipcore_dir/asyn_fifo.v"
verilog work "../../design_rtl/my_rtl/dual_port_ram/dual_port_ram.v"
verilog work "../../design_rtl/my_rtl/sdram_ctrl/sdram_t.v"
verilog work "../../design_rtl/my_rtl/sdram_ctrl/sdram_data.v"
verilog work "../../design_rtl/my_rtl/sdram_ctrl/sdram_core.v"
verilog work "../../design_rtl/my_rtl/sdram_ctrl/sdram_cmd.v"
verilog work "../../design_rtl/my_rtl/qspi2sdram/ram_rd_sdram.v"
verilog work "../../design_rtl/my_rtl/qspi2sdram/qspi_rd_ram.v"
verilog work "../../design_rtl/my_rtl/cyp2sdram/fifo_wr_sdram.v"
verilog work "../../design_rtl/my_rtl/cyp2sdram/cyp_wr_fifo.v"
verilog work "../../design_rtl/my_rtl/sdram_ctrl/sdram_top.v"
verilog work "../../design_rtl/my_rtl/qspi2sdram/qspi2sdram_top.v"
verilog work "../../design_rtl/my_rtl/cyp2sdram/cyp2sdram_top.v"
verilog work "../../design_rtl/my_rtl/qspi_simulator_top.v"
verilog work "../../design_rtl/my_rtl/fpga_qspi_simulator_top.v"
