Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: register_file_plus_alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "register_file_plus_alu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "register_file_plus_alu"
Output Format                      : NGC
Target Device                      : xc6slx25t-3-fgg484

---- Source Options
Top Module Name                    : register_file_plus_alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Full_CPU_HDL/Three_to_8_decoder.v" into library work
Parsing module <Three_to_8_decoder>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/sixteen_bit_dff.v" into library work
Parsing module <sixteen_bit_dff>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/sixteen_bit_8_to_1_MUX.v" into library work
Parsing module <sixteen_bit_8_to_1_MUX>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/full_adder.v" into library work
Parsing module <full_adder>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/sixteen_bit_ALU.v" into library work
Parsing module <sixteen_bit_ALU>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "/home/ise/Full_CPU_HDL/register_file_plus_alu.v" into library work
Parsing module <register_file_plus_alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <register_file_plus_alu>.

Elaborating module <register_file>.

Elaborating module <Three_to_8_decoder>.

Elaborating module <sixteen_bit_8_to_1_MUX>.

Elaborating module <sixteen_bit_dff>.

Elaborating module <sixteen_bit_ALU>.

Elaborating module <full_adder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <register_file_plus_alu>.
    Related source file is "/home/ise/Full_CPU_HDL/register_file_plus_alu.v".
    Found 16-bit register for signal <OutR>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <register_file_plus_alu> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "/home/ise/Full_CPU_HDL/register_file.v".
        N = 16
    Summary:
	no macro.
Unit <register_file> synthesized.

Synthesizing Unit <Three_to_8_decoder>.
    Related source file is "/home/ise/Full_CPU_HDL/Three_to_8_decoder.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Three_to_8_decoder> synthesized.

Synthesizing Unit <sixteen_bit_8_to_1_MUX>.
    Related source file is "/home/ise/Full_CPU_HDL/sixteen_bit_8_to_1_MUX.v".
        N = 16
    Found 16-bit 8-to-1 multiplexer for signal <out1> created at line 25.
    Summary:
	inferred   1 Multiplexer(s).
Unit <sixteen_bit_8_to_1_MUX> synthesized.

Synthesizing Unit <sixteen_bit_dff>.
    Related source file is "/home/ise/Full_CPU_HDL/sixteen_bit_dff.v".
        N = 16
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <sixteen_bit_dff> synthesized.

Synthesizing Unit <sixteen_bit_ALU>.
    Related source file is "/home/ise/Full_CPU_HDL/sixteen_bit_ALU.v".
    Summary:
Unit <sixteen_bit_ALU> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "/home/ise/Full_CPU_HDL/full_adder.v".
    Found 2-bit adder for signal <n0009> created at line 24.
    Found 2-bit adder for signal <n0003> created at line 24.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <full_adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 2-bit adder                                           : 32
# Registers                                            : 9
 16-bit register                                       : 9
# Multiplexers                                         : 6
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 3
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 2-bit adder carry in                                  : 16
# Registers                                            : 144
 Flip-Flops                                            : 144
# Multiplexers                                         : 6
 16-bit 2-to-1 multiplexer                             : 3
 16-bit 8-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 4
 1-bit xor2                                            : 3
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <register_file_plus_alu> ...

Optimizing unit <register_file> ...

Optimizing unit <sixteen_bit_ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block register_file_plus_alu, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 144
 Flip-Flops                                            : 144

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : register_file_plus_alu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 164
#      INV                         : 1
#      LUT4                        : 15
#      LUT5                        : 29
#      LUT6                        : 87
#      MUXF7                       : 32
# FlipFlops/Latches                : 144
#      FDCE                        : 16
#      FDRE                        : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 116
#      IBUF                        : 48
#      OBUF                        : 68

Device utilization summary:
---------------------------

Selected Device : 6slx25tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             144  out of  30064     0%  
 Number of Slice LUTs:                  132  out of  15032     0%  
    Number used as Logic:               132  out of  15032     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    195
   Number with an unused Flip Flop:      51  out of    195    26%  
   Number with an unused LUT:            63  out of    195    32%  
   Number of fully used LUT-FF pairs:    81  out of    195    41%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                         117
 Number of bonded IOBs:                 117  out of    250    46%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 144   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.756ns (Maximum Frequency: 569.395MHz)
   Minimum input arrival time before clock: 4.815ns
   Maximum output required time after clock: 19.032ns
   Maximum combinational path delay: 20.599ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.756ns (frequency: 569.395MHz)
  Total number of paths / destination ports: 128 / 16
-------------------------------------------------------------------------
Delay:               1.756ns (Levels of Logic = 2)
  Source:            rf/d7/q_0 (FF)
  Destination:       OutR_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: rf/d7/q_0 to OutR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  rf/d7/q_0 (rf/d7/q_0)
     LUT6:I2->O            1   0.203   0.000  rf/m1/Mmux_out1_3 (rf/m1/Mmux_out1_3)
     MUXF7:I1->O           8   0.140   0.000  rf/m1/Mmux_out1_2_f7 (rA_0_OBUF)
     FDCE:D                    0.102          OutR_0
    ----------------------------------------
    Total                      1.756ns (0.892ns logic, 0.864ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 880 / 432
-------------------------------------------------------------------------
Offset:              4.815ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       OutR_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to OutR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           129   1.222   1.953  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             16   0.206   1.004  rst_n_inv1_INV_0 (rst_n_inv)
     FDCE:CLR                  0.430          OutR_0
    ----------------------------------------
    Total                      4.815ns (1.858ns logic, 2.957ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7056 / 68
-------------------------------------------------------------------------
Offset:              19.032ns (Levels of Logic = 16)
  Source:            rf/d7/q_1 (FF)
  Destination:       Z (PAD)
  Source Clock:      clk rising

  Data Path: rf/d7/q_1 to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  rf/d7/q_1 (rf/d7/q_1)
     LUT6:I2->O            1   0.203   0.000  rf/m1/Mmux_out1_37 (rf/m1/Mmux_out1_37)
     MUXF7:I1->O           6   0.140   1.089  rf/m1/Mmux_out1_2_f7_6 (rA_1_OBUF)
     LUT5:I0->O            3   0.203   0.995  alu/f1/Madd_n0003_Madd_lut<0>1 (alu/f1/Madd_n0003_Madd_lut<0>)
     LUT5:I0->O            2   0.203   0.961  alu/f2/Madd_n0003_Madd_cy<0>11 (alu/f2/Madd_n0003_Madd_cy<0>1)
     LUT6:I1->O            4   0.203   0.788  alu/f2/Madd_n0003_Madd_cy<0>12 (alu/f2/Madd_n0003_Madd_cy<0>)
     LUT5:I3->O            2   0.203   0.961  alu/f5/Madd_n0003_Madd_cy<0>11 (alu/f5/Madd_n0003_Madd_cy<0>1)
     LUT6:I1->O            4   0.203   0.788  alu/f5/Madd_n0003_Madd_cy<0>12 (alu/f5/Madd_n0003_Madd_cy<0>)
     LUT5:I3->O            1   0.203   0.924  alu/f8/Madd_n0003_Madd_cy<0>11 (alu/f8/Madd_n0003_Madd_cy<0>1)
     LUT6:I1->O            4   0.203   1.028  alu/f8/Madd_n0003_Madd_cy<0>12 (alu/f8/Madd_n0003_Madd_cy<0>)
     LUT6:I1->O            4   0.203   0.788  alu/f9/Madd_n0003_Madd_cy<0>11 (alu/f9/Madd_n0003_Madd_cy<0>)
     LUT5:I3->O            2   0.203   0.961  alu/f12/Madd_n0003_Madd_cy<0>11 (alu/f12/Madd_n0003_Madd_cy<0>1)
     LUT6:I1->O            3   0.203   0.755  alu/f12/Madd_n0003_Madd_cy<0>12 (alu/f12/Madd_n0003_Madd_cy<0>)
     LUT5:I3->O            3   0.203   0.651  alu/f14/Madd_n0003_Madd_cy<0>11 (alu/f14/Madd_n0003_Madd_cy<0>)
     LUT6:I5->O            3   0.205   0.898  alu/f15/Madd_n0003_Madd_xor<0>11 (N_OBUF)
     LUT5:I1->O            1   0.203   0.579  alu/Z4 (Z_OBUF)
     OBUF:I->O                 2.571          Z_OBUF (Z)
    ----------------------------------------
    Total                     19.032ns (6.002ns logic, 13.030ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5441 / 52
-------------------------------------------------------------------------
Delay:               20.599ns (Levels of Logic = 17)
  Source:            read_A<1> (PAD)
  Destination:       Z (PAD)

  Data Path: read_A<1> to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.656  read_A_1_IBUF (read_A_1_IBUF)
     LUT6:I0->O            1   0.203   0.000  rf/m1/Mmux_out1_37 (rf/m1/Mmux_out1_37)
     MUXF7:I1->O           6   0.140   1.089  rf/m1/Mmux_out1_2_f7_6 (rA_1_OBUF)
     LUT5:I0->O            3   0.203   0.995  alu/f1/Madd_n0003_Madd_lut<0>1 (alu/f1/Madd_n0003_Madd_lut<0>)
     LUT5:I0->O            2   0.203   0.961  alu/f2/Madd_n0003_Madd_cy<0>11 (alu/f2/Madd_n0003_Madd_cy<0>1)
     LUT6:I1->O            4   0.203   0.788  alu/f2/Madd_n0003_Madd_cy<0>12 (alu/f2/Madd_n0003_Madd_cy<0>)
     LUT5:I3->O            2   0.203   0.961  alu/f5/Madd_n0003_Madd_cy<0>11 (alu/f5/Madd_n0003_Madd_cy<0>1)
     LUT6:I1->O            4   0.203   0.788  alu/f5/Madd_n0003_Madd_cy<0>12 (alu/f5/Madd_n0003_Madd_cy<0>)
     LUT5:I3->O            1   0.203   0.924  alu/f8/Madd_n0003_Madd_cy<0>11 (alu/f8/Madd_n0003_Madd_cy<0>1)
     LUT6:I1->O            4   0.203   1.028  alu/f8/Madd_n0003_Madd_cy<0>12 (alu/f8/Madd_n0003_Madd_cy<0>)
     LUT6:I1->O            4   0.203   0.788  alu/f9/Madd_n0003_Madd_cy<0>11 (alu/f9/Madd_n0003_Madd_cy<0>)
     LUT5:I3->O            2   0.203   0.961  alu/f12/Madd_n0003_Madd_cy<0>11 (alu/f12/Madd_n0003_Madd_cy<0>1)
     LUT6:I1->O            3   0.203   0.755  alu/f12/Madd_n0003_Madd_cy<0>12 (alu/f12/Madd_n0003_Madd_cy<0>)
     LUT5:I3->O            3   0.203   0.651  alu/f14/Madd_n0003_Madd_cy<0>11 (alu/f14/Madd_n0003_Madd_cy<0>)
     LUT6:I5->O            3   0.205   0.898  alu/f15/Madd_n0003_Madd_xor<0>11 (N_OBUF)
     LUT5:I1->O            1   0.203   0.579  alu/Z4 (Z_OBUF)
     OBUF:I->O                 2.571          Z_OBUF (Z)
    ----------------------------------------
    Total                     20.599ns (6.777ns logic, 13.822ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.756|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.93 secs
 
--> 


Total memory usage is 483968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

