$date
	Thu Mar 24 17:51:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! zero $end
$var wire 32 " result [31:0] $end
$var reg 3 # ALUControl [2:0] $end
$var reg 32 $ SrcA [31:0] $end
$var reg 32 % SrcB [31:0] $end
$var reg 1 & clk $end
$scope module ALU1 $end
$var wire 3 ' ALUControl [2:0] $end
$var wire 32 ( SrcA [31:0] $end
$var wire 32 ) SrcB [31:0] $end
$var wire 1 & clk $end
$var wire 1 ! zero $end
$var wire 32 * result [31:0] $end
$var reg 32 + result_temp [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
b0 )
b0 (
bx '
0&
b0 %
b0 $
bx #
bx "
x!
$end
#5000
0!
b1010 "
b1010 *
b1010 +
1&
b0 #
b0 '
b1001 %
b1001 )
b1 $
b1 (
#10000
0&
#15000
1!
b0 "
b0 *
b0 +
1&
b1 #
b1 '
b101 %
b101 )
b101 $
b101 (
#20000
0&
#25000
0!
b1 "
b1 *
b1 +
1&
b10 #
b10 '
b1 %
b1 )
b1 $
b1 (
#30000
0&
