opl3_fpga
=========
Reverse engineered RTL version of Yamaha OPL3 (YM262). Project is currently in progress and not yet complete.

The top level is targeted to the Digilent ZYBO board. The interface to the CPU is AXI4-Lite and the interface to the DAC is I2S.

Tools used are Modelsim, Vivado, and Octave (for sample analysis).
