// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Self_attention (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v75_address0,
        v75_ce0,
        v75_q0,
        v76_address0,
        v76_ce0,
        v76_q0,
        v77_address0,
        v77_ce0,
        v77_q0,
        v78_address0,
        v78_ce0,
        v78_we0,
        v78_d0,
        grp_fu_690_p_din0,
        grp_fu_690_p_din1,
        grp_fu_690_p_opcode,
        grp_fu_690_p_dout0,
        grp_fu_690_p_ce,
        grp_fu_694_p_din0,
        grp_fu_694_p_din1,
        grp_fu_694_p_dout0,
        grp_fu_694_p_ce,
        grp_fu_698_p_din0,
        grp_fu_698_p_din1,
        grp_fu_698_p_dout0,
        grp_fu_698_p_ce
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] v75_address0;
output   v75_ce0;
input  [31:0] v75_q0;
output  [13:0] v76_address0;
output   v76_ce0;
input  [31:0] v76_q0;
output  [13:0] v77_address0;
output   v77_ce0;
input  [31:0] v77_q0;
output  [13:0] v78_address0;
output   v78_ce0;
output   v78_we0;
output  [31:0] v78_d0;
output  [31:0] grp_fu_690_p_din0;
output  [31:0] grp_fu_690_p_din1;
output  [0:0] grp_fu_690_p_opcode;
input  [31:0] grp_fu_690_p_dout0;
output   grp_fu_690_p_ce;
output  [31:0] grp_fu_694_p_din0;
output  [31:0] grp_fu_694_p_din1;
input  [31:0] grp_fu_694_p_dout0;
output   grp_fu_694_p_ce;
output  [31:0] grp_fu_698_p_din0;
output  [31:0] grp_fu_698_p_din1;
input  [31:0] grp_fu_698_p_dout0;
output   grp_fu_698_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] add_ln172_fu_274_p2;
reg   [3:0] add_ln172_reg_443;
wire    ap_CS_fsm_state2;
wire   [9:0] tmp_fu_280_p3;
reg   [9:0] tmp_reg_448;
wire   [0:0] icmp_ln172_fu_268_p2;
wire   [3:0] add_ln69_fu_295_p2;
reg   [3:0] add_ln69_reg_457;
wire    ap_CS_fsm_state4;
wire   [9:0] tmp_s_fu_301_p3;
reg   [9:0] tmp_s_reg_462;
wire    ap_CS_fsm_state6;
wire   [7:0] sub_ln89_fu_330_p2;
reg   [7:0] sub_ln89_reg_467;
wire    ap_CS_fsm_state8;
wire   [3:0] add_ln108_fu_343_p2;
reg   [3:0] add_ln108_reg_476;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln108_fu_337_p2;
wire   [31:0] inp_sumRow_q0;
reg   [31:0] inp_sumRow_load_reg_486;
wire    ap_CS_fsm_state14;
wire   [7:0] sub_ln111_fu_374_p2;
reg   [7:0] sub_ln111_reg_491;
wire    ap_CS_fsm_state15;
wire   [3:0] add_ln141_fu_387_p2;
reg   [3:0] add_ln141_reg_499;
wire    ap_CS_fsm_state18;
wire   [7:0] empty_374_fu_417_p2;
reg   [7:0] empty_374_reg_504;
wire    ap_CS_fsm_state20;
wire   [9:0] tmp_30_fu_424_p3;
reg   [9:0] tmp_30_reg_509;
wire    ap_CS_fsm_state22;
reg   [5:0] v64_address0;
reg    v64_ce0;
reg    v64_we0;
reg   [31:0] v64_d0;
wire   [31:0] v64_q0;
reg    v64_ce1;
wire   [31:0] v64_q1;
reg   [3:0] inp_sumRow_address0;
reg    inp_sumRow_ce0;
reg    inp_sumRow_we0;
reg   [31:0] inp_sumRow_d0;
reg   [3:0] v28_address0;
reg    v28_ce0;
reg    v28_we0;
reg   [31:0] v28_d0;
wire   [31:0] v28_q0;
reg    v28_ce1;
wire   [31:0] v28_q1;
reg   [9:0] Q_h_address0;
reg    Q_h_ce0;
reg    Q_h_we0;
wire   [31:0] Q_h_q0;
reg   [9:0] K_h_address0;
reg    K_h_ce0;
reg    K_h_we0;
wire   [31:0] K_h_q0;
reg   [9:0] V_h_address0;
reg    V_h_ce0;
reg    V_h_we0;
wire   [31:0] V_h_q0;
reg   [7:0] v88_address0;
reg    v88_ce0;
reg    v88_we0;
reg   [31:0] v88_d0;
wire   [31:0] v88_q0;
reg   [7:0] v88_address1;
reg    v88_ce1;
wire   [31:0] v88_q1;
reg   [7:0] v89_address0;
reg    v89_ce0;
reg    v89_we0;
wire   [31:0] v89_q0;
reg   [9:0] v90_address0;
reg    v90_ce0;
reg    v90_we0;
reg   [31:0] v90_d0;
wire   [31:0] v90_q0;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_done;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_idle;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_ready;
wire   [9:0] grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_address0;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_ce0;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_d0;
wire   [9:0] grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_address0;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_ce0;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_d0;
wire   [9:0] grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_address0;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_ce0;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_d0;
wire   [13:0] grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_address0;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_ce0;
wire   [13:0] grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_address0;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_ce0;
wire   [13:0] grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_address0;
wire    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_ce0;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_done;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_idle;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_ready;
wire   [7:0] grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_address0;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_ce0;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_we0;
wire   [31:0] grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_d0;
wire    grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start;
wire    grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_done;
wire    grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_idle;
wire    grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_ready;
wire   [3:0] grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_address0;
wire    grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_ce0;
wire    grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_d0;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_idle;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_ready;
wire   [3:0] grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_address0;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_ce0;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_we0;
wire   [31:0] grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_d0;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_done;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_idle;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_ready;
wire   [9:0] grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_address0;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_ce0;
wire   [9:0] grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_address0;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_ce0;
wire   [3:0] grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address0;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce0;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_d0;
wire   [3:0] grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address1;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce1;
wire   [31:0] grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din0;
wire   [31:0] grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din1;
wire   [0:0] grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_opcode;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_ce;
wire   [31:0] grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din0;
wire   [31:0] grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din1;
wire    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_ce;
wire    grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start;
wire    grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_done;
wire    grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_idle;
wire    grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_ready;
wire   [7:0] grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_address0;
wire    grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_ce0;
wire    grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_d0;
wire   [3:0] grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_address0;
wire    grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_ce0;
wire    grp_Self_attention_Pipeline_l_j3_fu_204_ap_start;
wire    grp_Self_attention_Pipeline_l_j3_fu_204_ap_done;
wire    grp_Self_attention_Pipeline_l_j3_fu_204_ap_idle;
wire    grp_Self_attention_Pipeline_l_j3_fu_204_ap_ready;
wire   [7:0] grp_Self_attention_Pipeline_l_j3_fu_204_v88_address0;
wire    grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce0;
wire    grp_Self_attention_Pipeline_l_j3_fu_204_v88_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_j3_fu_204_v88_d0;
wire   [7:0] grp_Self_attention_Pipeline_l_j3_fu_204_v88_address1;
wire    grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce1;
wire   [31:0] grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din0;
wire   [31:0] grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din1;
wire    grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_ce;
wire    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start;
wire    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_done;
wire    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_idle;
wire    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_ready;
wire   [3:0] grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_address0;
wire    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_ce0;
wire   [7:0] grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_address0;
wire    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_ce0;
wire   [7:0] grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_address0;
wire    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_ce0;
wire    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_d0;
wire   [31:0] grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din0;
wire   [31:0] grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din1;
wire    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_ce;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_done;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_idle;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_ready;
wire   [9:0] grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_address0;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_ce0;
wire    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_we0;
wire   [31:0] grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_d0;
wire    grp_Self_attention_Pipeline_l_j4_fu_222_ap_start;
wire    grp_Self_attention_Pipeline_l_j4_fu_222_ap_done;
wire    grp_Self_attention_Pipeline_l_j4_fu_222_ap_idle;
wire    grp_Self_attention_Pipeline_l_j4_fu_222_ap_ready;
wire   [3:0] grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_address0;
wire    grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_ce0;
wire    grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_d0;
wire   [7:0] grp_Self_attention_Pipeline_l_j4_fu_222_v88_address0;
wire    grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce0;
wire    grp_Self_attention_Pipeline_l_j4_fu_222_v88_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_j4_fu_222_v88_d0;
wire   [7:0] grp_Self_attention_Pipeline_l_j4_fu_222_v88_address1;
wire    grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce1;
wire   [31:0] grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din0;
wire   [31:0] grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din1;
wire   [0:0] grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_opcode;
wire    grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_ce;
wire    grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start;
wire    grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_done;
wire    grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_idle;
wire    grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_ready;
wire   [5:0] grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_address0;
wire    grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_ce0;
wire    grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_d0;
wire    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start;
wire    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_done;
wire    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_idle;
wire    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_ready;
wire   [9:0] grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_address0;
wire    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_ce0;
wire   [13:0] grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_address0;
wire    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_ce0;
wire    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_d0;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_done;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_idle;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_ready;
wire   [7:0] grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_address0;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_ce0;
wire   [9:0] grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_address0;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_ce0;
wire   [5:0] grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address0;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce0;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_d0;
wire   [5:0] grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address1;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce1;
wire   [31:0] grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din0;
wire   [31:0] grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din1;
wire   [0:0] grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_opcode;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_ce;
wire   [31:0] grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din0;
wire   [31:0] grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din1;
wire    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_ce;
wire    grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start;
wire    grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done;
wire    grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_idle;
wire    grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_ready;
wire   [9:0] grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_address0;
wire    grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_ce0;
wire    grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_we0;
wire   [31:0] grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_d0;
wire   [5:0] grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_address0;
wire    grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_ce0;
reg   [3:0] i1_reg_124;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state3;
reg    ap_block_state3_on_subcall_done;
reg   [3:0] i2_reg_136;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state12;
reg   [3:0] i4_reg_148;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state17;
reg    ap_block_state17_on_subcall_done;
reg    grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg;
reg    grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg;
reg    grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg;
wire   [0:0] icmp_ln69_fu_289_p2;
wire    ap_CS_fsm_state5;
reg    grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg;
reg    grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg;
reg    grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg;
reg    grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg;
reg    grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg;
wire   [0:0] icmp_ln141_fu_381_p2;
wire    ap_CS_fsm_state19;
reg    grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg;
wire    ap_CS_fsm_state24;
reg    grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg;
wire   [63:0] zext_ln108_fu_349_p1;
reg   [3:0] h_fu_72;
wire   [5:0] tmp_25_fu_318_p3;
wire   [7:0] tmp_24_fu_310_p3;
wire   [7:0] zext_ln89_fu_326_p1;
wire   [5:0] tmp_27_fu_362_p3;
wire   [7:0] tmp_26_fu_354_p3;
wire   [7:0] zext_ln111_fu_370_p1;
wire   [5:0] tmp_29_fu_405_p3;
wire   [7:0] tmp_28_fu_397_p3;
wire   [7:0] tmp_58_cast_fu_413_p1;
reg   [31:0] grp_fu_514_p0;
reg   [31:0] grp_fu_514_p1;
reg   [1:0] grp_fu_514_opcode;
reg    grp_fu_514_ce;
reg   [31:0] grp_fu_518_p0;
reg   [31:0] grp_fu_518_p1;
reg    grp_fu_518_ce;
reg    grp_fu_522_ce;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg = 1'b0;
#0 grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg = 1'b0;
end

Bert_layer_Self_attention_v64_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
v64_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v64_address0),
    .ce0(v64_ce0),
    .we0(v64_we0),
    .d0(v64_d0),
    .q0(v64_q0),
    .address1(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address1),
    .ce1(v64_ce1),
    .q1(v64_q1)
);

Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
inp_sumRow_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inp_sumRow_address0),
    .ce0(inp_sumRow_ce0),
    .we0(inp_sumRow_we0),
    .d0(inp_sumRow_d0),
    .q0(inp_sumRow_q0)
);

Bert_layer_Self_attention_v28_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
v28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v28_address0),
    .ce0(v28_ce0),
    .we0(v28_we0),
    .d0(v28_d0),
    .q0(v28_q0),
    .address1(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address1),
    .ce1(v28_ce1),
    .q1(v28_q1)
);

Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
Q_h_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Q_h_address0),
    .ce0(Q_h_ce0),
    .we0(Q_h_we0),
    .d0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_d0),
    .q0(Q_h_q0)
);

Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
K_h_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(K_h_address0),
    .ce0(K_h_ce0),
    .we0(K_h_we0),
    .d0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_d0),
    .q0(K_h_q0)
);

Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
V_h_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(V_h_address0),
    .ce0(V_h_ce0),
    .we0(V_h_we0),
    .d0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_d0),
    .q0(V_h_q0)
);

Bert_layer_Self_attention_v88_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
v88_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v88_address0),
    .ce0(v88_ce0),
    .we0(v88_we0),
    .d0(v88_d0),
    .q0(v88_q0),
    .address1(v88_address1),
    .ce1(v88_ce1),
    .q1(v88_q1)
);

Bert_layer_Self_attention_v89_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
v89_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v89_address0),
    .ce0(v89_ce0),
    .we0(v89_we0),
    .d0(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_d0),
    .q0(v89_q0)
);

Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
v90_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v90_address0),
    .ce0(v90_ce0),
    .we0(v90_we0),
    .d0(v90_d0),
    .q0(v90_q0)
);

Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_ready),
    .Q_h_address0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_address0),
    .Q_h_ce0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_ce0),
    .Q_h_we0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_we0),
    .Q_h_d0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_d0),
    .K_h_address0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_address0),
    .K_h_ce0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_ce0),
    .K_h_we0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_we0),
    .K_h_d0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_d0),
    .V_h_address0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_address0),
    .V_h_ce0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_ce0),
    .V_h_we0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_we0),
    .V_h_d0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_d0),
    .tmp(tmp_reg_448),
    .v75_address0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_address0),
    .v75_ce0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_ce0),
    .v75_q0(v75_q0),
    .v76_address0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_address0),
    .v76_ce0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_ce0),
    .v76_q0(v76_q0),
    .v77_address0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_address0),
    .v77_ce0(grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_ce0),
    .v77_q0(v77_q0)
);

Bert_layer_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start),
    .ap_done(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_ready),
    .v88_address0(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_address0),
    .v88_ce0(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_ce0),
    .v88_we0(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_we0),
    .v88_d0(grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_d0)
);

Bert_layer_Self_attention_Pipeline_l_j_init1 grp_Self_attention_Pipeline_l_j_init1_fu_179(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_ready),
    .v28_address0(grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_address0),
    .v28_ce0(grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_ce0),
    .v28_we0(grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_we0),
    .v28_d0(grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_d0)
);

Bert_layer_Self_attention_Pipeline_VITIS_LOOP_105_1 grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start),
    .ap_done(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_ready),
    .inp_sumRow_address0(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_address0),
    .inp_sumRow_ce0(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_ce0),
    .inp_sumRow_we0(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_we0),
    .inp_sumRow_d0(grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_d0)
);

Bert_layer_Self_attention_Pipeline_l_S_k_0_k1_l_j2 grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_ready),
    .empty(tmp_s_reg_462),
    .Q_h_address0(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_address0),
    .Q_h_ce0(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_ce0),
    .Q_h_q0(Q_h_q0),
    .K_h_address0(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_address0),
    .K_h_ce0(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_ce0),
    .K_h_q0(K_h_q0),
    .v28_address0(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address0),
    .v28_ce0(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce0),
    .v28_we0(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_we0),
    .v28_d0(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_d0),
    .v28_address1(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address1),
    .v28_ce1(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce1),
    .v28_q1(v28_q1),
    .grp_fu_514_p_din0(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din0),
    .grp_fu_514_p_din1(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din1),
    .grp_fu_514_p_opcode(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_opcode),
    .grp_fu_514_p_dout0(grp_fu_690_p_dout0),
    .grp_fu_514_p_ce(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_ce),
    .grp_fu_518_p_din0(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din0),
    .grp_fu_518_p_din1(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din1),
    .grp_fu_518_p_dout0(grp_fu_694_p_dout0),
    .grp_fu_518_p_ce(grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_ce)
);

Bert_layer_Self_attention_Pipeline_l_j_back1 grp_Self_attention_Pipeline_l_j_back1_fu_197(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_ready),
    .sub_ln89(sub_ln89_reg_467),
    .v88_address0(grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_address0),
    .v88_ce0(grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_ce0),
    .v88_we0(grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_we0),
    .v88_d0(grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_d0),
    .v28_address0(grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_address0),
    .v28_ce0(grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_ce0),
    .v28_q0(v28_q0)
);

Bert_layer_Self_attention_Pipeline_l_j3 grp_Self_attention_Pipeline_l_j3_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_j3_fu_204_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_j3_fu_204_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_j3_fu_204_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_j3_fu_204_ap_ready),
    .sub_ln89(sub_ln89_reg_467),
    .v88_address0(grp_Self_attention_Pipeline_l_j3_fu_204_v88_address0),
    .v88_ce0(grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce0),
    .v88_we0(grp_Self_attention_Pipeline_l_j3_fu_204_v88_we0),
    .v88_d0(grp_Self_attention_Pipeline_l_j3_fu_204_v88_d0),
    .v88_address1(grp_Self_attention_Pipeline_l_j3_fu_204_v88_address1),
    .v88_ce1(grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce1),
    .v88_q1(v88_q1),
    .grp_fu_518_p_din0(grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din0),
    .grp_fu_518_p_din1(grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din1),
    .grp_fu_518_p_dout0(grp_fu_694_p_dout0),
    .grp_fu_518_p_ce(grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_ce)
);

Bert_layer_Self_attention_Pipeline_l_update_i3_l_j5 grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_ready),
    .inp_sumRow_address0(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_address0),
    .inp_sumRow_ce0(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_ce0),
    .inp_sumRow_q0(inp_sumRow_q0),
    .v88_address0(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_address0),
    .v88_ce0(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_ce0),
    .v88_q0(v88_q0),
    .v89_address0(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_address0),
    .v89_ce0(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_ce0),
    .v89_we0(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_we0),
    .v89_d0(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_d0),
    .grp_fu_522_p_din0(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din0),
    .grp_fu_522_p_din1(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din1),
    .grp_fu_522_p_dout0(grp_fu_698_p_dout0),
    .grp_fu_522_p_ce(grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_ce)
);

Bert_layer_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start),
    .ap_done(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_ready),
    .v90_address0(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_address0),
    .v90_ce0(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_ce0),
    .v90_we0(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_we0),
    .v90_d0(grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_d0)
);

Bert_layer_Self_attention_Pipeline_l_j4 grp_Self_attention_Pipeline_l_j4_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_j4_fu_222_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_j4_fu_222_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_j4_fu_222_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_j4_fu_222_ap_ready),
    .inp_sumRow_load(inp_sumRow_load_reg_486),
    .inp_sumRow_address0(grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_address0),
    .inp_sumRow_ce0(grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_ce0),
    .inp_sumRow_we0(grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_we0),
    .inp_sumRow_d0(grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_d0),
    .zext_ln108(i2_reg_136),
    .sub_ln111(sub_ln111_reg_491),
    .v88_address0(grp_Self_attention_Pipeline_l_j4_fu_222_v88_address0),
    .v88_ce0(grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce0),
    .v88_we0(grp_Self_attention_Pipeline_l_j4_fu_222_v88_we0),
    .v88_d0(grp_Self_attention_Pipeline_l_j4_fu_222_v88_d0),
    .v88_address1(grp_Self_attention_Pipeline_l_j4_fu_222_v88_address1),
    .v88_ce1(grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce1),
    .v88_q1(v88_q1),
    .grp_fu_514_p_din0(grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din0),
    .grp_fu_514_p_din1(grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din1),
    .grp_fu_514_p_opcode(grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_opcode),
    .grp_fu_514_p_dout0(grp_fu_690_p_dout0),
    .grp_fu_514_p_ce(grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_ce)
);

Bert_layer_Self_attention_Pipeline_l_j_init2 grp_Self_attention_Pipeline_l_j_init2_fu_232(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_ready),
    .v64_address0(grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_address0),
    .v64_ce0(grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_ce0),
    .v64_we0(grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_we0),
    .v64_d0(grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_d0)
);

Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_ready),
    .v90_address0(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_address0),
    .v90_ce0(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_ce0),
    .v90_q0(v90_q0),
    .tmp(tmp_reg_448),
    .v78_address0(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_address0),
    .v78_ce0(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_ce0),
    .v78_we0(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_we0),
    .v78_d0(grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_d0)
);

Bert_layer_Self_attention_Pipeline_l_S_k_0_k2_l_j6 grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_ready),
    .empty(empty_374_reg_504),
    .v89_address0(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_address0),
    .v89_ce0(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_ce0),
    .v89_q0(v89_q0),
    .V_h_address0(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_address0),
    .V_h_ce0(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_ce0),
    .V_h_q0(V_h_q0),
    .v64_address0(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address0),
    .v64_ce0(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce0),
    .v64_we0(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_we0),
    .v64_d0(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_d0),
    .v64_address1(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address1),
    .v64_ce1(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce1),
    .v64_q1(v64_q1),
    .grp_fu_514_p_din0(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din0),
    .grp_fu_514_p_din1(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din1),
    .grp_fu_514_p_opcode(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_opcode),
    .grp_fu_514_p_dout0(grp_fu_690_p_dout0),
    .grp_fu_514_p_ce(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_ce),
    .grp_fu_518_p_din0(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din0),
    .grp_fu_518_p_din1(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din1),
    .grp_fu_518_p_dout0(grp_fu_694_p_dout0),
    .grp_fu_518_p_ce(grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_ce)
);

Bert_layer_Self_attention_Pipeline_l_j_back2 grp_Self_attention_Pipeline_l_j_back2_fu_253(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start),
    .ap_done(grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done),
    .ap_idle(grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_idle),
    .ap_ready(grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_ready),
    .zext_ln161(tmp_30_reg_509),
    .v90_address0(grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_address0),
    .v90_ce0(grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_ce0),
    .v90_we0(grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_we0),
    .v90_d0(grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_d0),
    .v64_address0(grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_address0),
    .v64_ce0(grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_ce0),
    .v64_q0(v64_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln69_fu_289_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln108_fu_337_p2 == 1'd1))) begin
            grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln172_fu_268_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_j3_fu_204_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_j4_fu_222_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln69_fu_289_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln141_fu_381_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
            grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln141_fu_381_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
            grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln172_fu_268_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln108_fu_337_p2 == 1'd1))) begin
            grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg <= 1'b1;
        end else if ((grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_ready == 1'b1)) begin
            grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        h_fu_72 <= 4'd0;
    end else if (((icmp_ln141_fu_381_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        h_fu_72 <= add_ln172_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_reg_124 <= 4'd0;
    end else if (((grp_Self_attention_Pipeline_l_j3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        i1_reg_124 <= add_ln69_reg_457;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        i2_reg_136 <= 4'd0;
    end else if (((grp_Self_attention_Pipeline_l_j4_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        i2_reg_136 <= add_ln108_reg_476;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
        i4_reg_148 <= 4'd0;
    end else if (((grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        i4_reg_148 <= add_ln141_reg_499;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln108_reg_476 <= add_ln108_fu_343_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln141_reg_499 <= add_ln141_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln172_reg_443 <= add_ln172_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln69_reg_457 <= add_ln69_fu_295_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        empty_374_reg_504[7 : 2] <= empty_374_fu_417_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        inp_sumRow_load_reg_486 <= inp_sumRow_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sub_ln111_reg_491[7 : 2] <= sub_ln111_fu_374_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        sub_ln89_reg_467[7 : 2] <= sub_ln89_fu_330_p2[7 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_30_reg_509[9 : 6] <= tmp_30_fu_424_p3[9 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln172_fu_268_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_reg_448[9 : 6] <= tmp_fu_280_p3[9 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_s_reg_462[9 : 6] <= tmp_s_fu_301_p3[9 : 6];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        K_h_address0 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        K_h_address0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_address0;
    end else begin
        K_h_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        K_h_ce0 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_K_h_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        K_h_ce0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_ce0;
    end else begin
        K_h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        K_h_we0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_K_h_we0;
    end else begin
        K_h_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        Q_h_address0 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Q_h_address0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_address0;
    end else begin
        Q_h_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        Q_h_ce0 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_Q_h_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Q_h_ce0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_ce0;
    end else begin
        Q_h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Q_h_we0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_Q_h_we0;
    end else begin
        Q_h_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        V_h_address0 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        V_h_address0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_address0;
    end else begin
        V_h_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        V_h_ce0 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_V_h_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        V_h_ce0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_ce0;
    end else begin
        V_h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        V_h_we0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_V_h_we0;
    end else begin
        V_h_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_Self_attention_Pipeline_l_j3_fu_204_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_Self_attention_Pipeline_l_j4_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state17_on_subcall_done)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln172_fu_268_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln172_fu_268_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_514_ce = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_514_ce = grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_514_ce = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_ce;
    end else begin
        grp_fu_514_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_514_opcode = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_514_opcode = grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_514_opcode = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_opcode;
    end else begin
        grp_fu_514_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_514_p0 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_514_p0 = grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_514_p0 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din0;
    end else begin
        grp_fu_514_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_514_p1 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_514_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_514_p1 = grp_Self_attention_Pipeline_l_j4_fu_222_grp_fu_514_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_514_p1 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_514_p_din1;
    end else begin
        grp_fu_514_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_518_ce = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_518_ce = grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_518_ce = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_ce;
    end else begin
        grp_fu_518_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_518_p0 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_518_p0 = grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_518_p0 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din0;
    end else begin
        grp_fu_518_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_518_p1 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_grp_fu_518_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_518_p1 = grp_Self_attention_Pipeline_l_j3_fu_204_grp_fu_518_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_518_p1 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_grp_fu_518_p_din1;
    end else begin
        grp_fu_518_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_522_ce = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_ce;
    end else begin
        grp_fu_522_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln108_fu_337_p2 == 1'd0))) begin
        inp_sumRow_address0 = zext_ln108_fu_349_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        inp_sumRow_address0 = grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        inp_sumRow_address0 = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        inp_sumRow_address0 = grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_address0;
    end else begin
        inp_sumRow_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln108_fu_337_p2 == 1'd0))) begin
        inp_sumRow_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        inp_sumRow_ce0 = grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        inp_sumRow_ce0 = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_inp_sumRow_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        inp_sumRow_ce0 = grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_ce0;
    end else begin
        inp_sumRow_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        inp_sumRow_d0 = grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_d0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        inp_sumRow_d0 = grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_d0;
    end else begin
        inp_sumRow_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        inp_sumRow_we0 = grp_Self_attention_Pipeline_l_j4_fu_222_inp_sumRow_we0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        inp_sumRow_we0 = grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_inp_sumRow_we0;
    end else begin
        inp_sumRow_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        v28_address0 = grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v28_address0 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        v28_address0 = grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_address0;
    end else begin
        v28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        v28_ce0 = grp_Self_attention_Pipeline_l_j_back1_fu_197_v28_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v28_ce0 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        v28_ce0 = grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_ce0;
    end else begin
        v28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v28_ce1 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_ce1;
    end else begin
        v28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v28_d0 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        v28_d0 = grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_d0;
    end else begin
        v28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v28_we0 = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_v28_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        v28_we0 = grp_Self_attention_Pipeline_l_j_init1_fu_179_v28_we0;
    end else begin
        v28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        v64_address0 = grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        v64_address0 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        v64_address0 = grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_address0;
    end else begin
        v64_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        v64_ce0 = grp_Self_attention_Pipeline_l_j_back2_fu_253_v64_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        v64_ce0 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        v64_ce0 = grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_ce0;
    end else begin
        v64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        v64_ce1 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_ce1;
    end else begin
        v64_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        v64_d0 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_d0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        v64_d0 = grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_d0;
    end else begin
        v64_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        v64_we0 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v64_we0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        v64_we0 = grp_Self_attention_Pipeline_l_j_init2_fu_232_v64_we0;
    end else begin
        v64_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        v88_address0 = grp_Self_attention_Pipeline_l_j4_fu_222_v88_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v88_address0 = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v88_address0 = grp_Self_attention_Pipeline_l_j3_fu_204_v88_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        v88_address0 = grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v88_address0 = grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_address0;
    end else begin
        v88_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        v88_address1 = grp_Self_attention_Pipeline_l_j4_fu_222_v88_address1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v88_address1 = grp_Self_attention_Pipeline_l_j3_fu_204_v88_address1;
    end else begin
        v88_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        v88_ce0 = grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v88_ce0 = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v88_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v88_ce0 = grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        v88_ce0 = grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v88_ce0 = grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_ce0;
    end else begin
        v88_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        v88_ce1 = grp_Self_attention_Pipeline_l_j4_fu_222_v88_ce1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v88_ce1 = grp_Self_attention_Pipeline_l_j3_fu_204_v88_ce1;
    end else begin
        v88_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        v88_d0 = grp_Self_attention_Pipeline_l_j4_fu_222_v88_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v88_d0 = grp_Self_attention_Pipeline_l_j3_fu_204_v88_d0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        v88_d0 = grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v88_d0 = grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_d0;
    end else begin
        v88_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        v88_we0 = grp_Self_attention_Pipeline_l_j4_fu_222_v88_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v88_we0 = grp_Self_attention_Pipeline_l_j3_fu_204_v88_we0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        v88_we0 = grp_Self_attention_Pipeline_l_j_back1_fu_197_v88_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v88_we0 = grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_v88_we0;
    end else begin
        v88_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        v89_address0 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v89_address0 = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_address0;
    end else begin
        v89_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        v89_ce0 = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_v89_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v89_ce0 = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_ce0;
    end else begin
        v89_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        v89_we0 = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_v89_we0;
    end else begin
        v89_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        v90_address0 = grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_address0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        v90_address0 = grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v90_address0 = grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_address0;
    end else begin
        v90_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        v90_ce0 = grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_ce0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        v90_ce0 = grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v90_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v90_ce0 = grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_ce0;
    end else begin
        v90_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        v90_d0 = grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_d0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v90_d0 = grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_d0;
    end else begin
        v90_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        v90_we0 = grp_Self_attention_Pipeline_l_j_back2_fu_253_v90_we0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        v90_we0 = grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_v90_we0;
    end else begin
        v90_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln172_fu_268_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln69_fu_289_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_Self_attention_Pipeline_l_j3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln108_fu_337_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_Self_attention_Pipeline_l_j4_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln141_fu_381_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln108_fu_343_p2 = (i2_reg_136 + 4'd1);

assign add_ln141_fu_387_p2 = (i4_reg_148 + 4'd1);

assign add_ln172_fu_274_p2 = (h_fu_72 + 4'd1);

assign add_ln69_fu_295_p2 = (i1_reg_124 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state17_on_subcall_done = ((grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_done == 1'b0) | (grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_done == 1'b0) | (grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_done == 1'b0));
end

assign empty_374_fu_417_p2 = (tmp_28_fu_397_p3 - tmp_58_cast_fu_413_p1);

assign grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start = grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184_ap_start_reg;

assign grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start = grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217_ap_start_reg;

assign grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start = grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174_ap_start_reg;

assign grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start = grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189_ap_start_reg;

assign grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start = grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245_ap_start_reg;

assign grp_Self_attention_Pipeline_l_j3_fu_204_ap_start = grp_Self_attention_Pipeline_l_j3_fu_204_ap_start_reg;

assign grp_Self_attention_Pipeline_l_j4_fu_222_ap_start = grp_Self_attention_Pipeline_l_j4_fu_222_ap_start_reg;

assign grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start = grp_Self_attention_Pipeline_l_j_back1_fu_197_ap_start_reg;

assign grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start = grp_Self_attention_Pipeline_l_j_back2_fu_253_ap_start_reg;

assign grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start = grp_Self_attention_Pipeline_l_j_init1_fu_179_ap_start_reg;

assign grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start = grp_Self_attention_Pipeline_l_j_init2_fu_232_ap_start_reg;

assign grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start = grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_ap_start_reg;

assign grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_ap_start_reg;

assign grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_ap_start_reg;

assign grp_fu_690_p_ce = grp_fu_514_ce;

assign grp_fu_690_p_din0 = grp_fu_514_p0;

assign grp_fu_690_p_din1 = grp_fu_514_p1;

assign grp_fu_690_p_opcode = grp_fu_514_opcode;

assign grp_fu_694_p_ce = grp_fu_518_ce;

assign grp_fu_694_p_din0 = grp_fu_518_p0;

assign grp_fu_694_p_din1 = grp_fu_518_p1;

assign grp_fu_698_p_ce = grp_fu_522_ce;

assign grp_fu_698_p_din0 = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din0;

assign grp_fu_698_p_din1 = grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210_grp_fu_522_p_din1;

assign icmp_ln108_fu_337_p2 = ((i2_reg_136 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_381_p2 = ((i4_reg_148 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_268_p2 = ((h_fu_72 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_289_p2 = ((i1_reg_124 == 4'd12) ? 1'b1 : 1'b0);

assign sub_ln111_fu_374_p2 = (tmp_26_fu_354_p3 - zext_ln111_fu_370_p1);

assign sub_ln89_fu_330_p2 = (tmp_24_fu_310_p3 - zext_ln89_fu_326_p1);

assign tmp_24_fu_310_p3 = {{i1_reg_124}, {4'd0}};

assign tmp_25_fu_318_p3 = {{i1_reg_124}, {2'd0}};

assign tmp_26_fu_354_p3 = {{i2_reg_136}, {4'd0}};

assign tmp_27_fu_362_p3 = {{i2_reg_136}, {2'd0}};

assign tmp_28_fu_397_p3 = {{i4_reg_148}, {4'd0}};

assign tmp_29_fu_405_p3 = {{i4_reg_148}, {2'd0}};

assign tmp_30_fu_424_p3 = {{i4_reg_148}, {6'd0}};

assign tmp_58_cast_fu_413_p1 = tmp_29_fu_405_p3;

assign tmp_fu_280_p3 = {{h_fu_72}, {6'd0}};

assign tmp_s_fu_301_p3 = {{i1_reg_124}, {6'd0}};

assign v75_address0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_address0;

assign v75_ce0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v75_ce0;

assign v76_address0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_address0;

assign v76_ce0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v76_ce0;

assign v77_address0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_address0;

assign v77_ce0 = grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160_v77_ce0;

assign v78_address0 = grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_address0;

assign v78_ce0 = grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_ce0;

assign v78_d0 = grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_d0;

assign v78_we0 = grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237_v78_we0;

assign zext_ln108_fu_349_p1 = i2_reg_136;

assign zext_ln111_fu_370_p1 = tmp_27_fu_362_p3;

assign zext_ln89_fu_326_p1 = tmp_25_fu_318_p3;

always @ (posedge ap_clk) begin
    tmp_reg_448[5:0] <= 6'b000000;
    tmp_s_reg_462[5:0] <= 6'b000000;
    sub_ln89_reg_467[1:0] <= 2'b00;
    sub_ln111_reg_491[1:0] <= 2'b00;
    empty_374_reg_504[1:0] <= 2'b00;
    tmp_30_reg_509[5:0] <= 6'b000000;
end

endmodule //Bert_layer_Self_attention
