/****************************************************************************
 * arch/tricore/src/common/tricore_irq.c
 *
 * Licensed to the Apache Software Foundation (ASF) under one or more
 * contributor license agreements.  See the NOTICE file distributed with
 * this work for additional information regarding copyright ownership.  The
 * ASF licenses this file to you under the Apache License, Version 2.0 (the
 * "License"); you may not use this file except in compliance with the
 * License.  You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.  See the
 * License for the specific language governing permissions and limitations
 * under the License.
 *
 ****************************************************************************/

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>

#include <stdint.h>
#include <assert.h>
#include <debug.h>
#include <sched.h>

#include <nuttx/arch.h>
#include <nuttx/irq.h>
#include <nuttx/spinlock.h>

#include "tricore_internal.h"

#include "IfxSrc.h"
#include "IfxCpu.h"

/****************************************************************************
 * Private Data
 ****************************************************************************/

const IfxSrc_Tos tricore_tos[] =
{
  IfxSrc_Tos_cpu0,
  IfxSrc_Tos_cpu1,
  IfxSrc_Tos_cpu2,
  IfxSrc_Tos_cpu3,
  IfxSrc_Tos_cpu4,
  IfxSrc_Tos_cpu5,
#ifdef CONFIG_ARCH_CHIP_AURIX_TC4XX
  IfxSrc_Tos_csrm,
#endif
};

static spinlock_t g_irqlock = SP_UNLOCKED;
static int g_irqmap_count = 1;

/****************************************************************************
 * Private Functions
 ****************************************************************************/

/****************************************************************************
 * Name: tricore_color_intstack
 *
 * Description:
 *   Set the interrupt stack to a value so that later we can determine how
 *   much stack space was used by interrupt handling logic
 *
 ****************************************************************************/

#if defined(CONFIG_STACK_COLORATION) && CONFIG_ARCH_INTERRUPTSTACK > 15
static inline void tricore_color_intstack(void)
{
  uint32_t *ptr = (uint32_t *)g_intstackalloc;
  ssize_t size;

  for (size = (CONFIG_ARCH_INTERRUPTSTACK & ~15);
       size > 0;
       size -= sizeof(uint32_t), ptr++)
    {
      if (!TC_CONTEXT_ALIGNED(ptr))
        {
          *ptr = STACK_COLOR;
        }
    }
}
#else
#  define tricore_color_intstack()
#endif

/****************************************************************************
 * Name: tricore_gettos
 *
 * Description:
 *   Get current cpu tos
 *
 ****************************************************************************/

static inline_function IfxSrc_Tos tricore_gettos(int cpu_idx)
{
  return tricore_tos[cpu_idx];
}

#ifdef CONFIG_ARCH_HAVE_IRQTRIGGER
/****************************************************************************
 * Name: tricore_gpsrinitialize
 *
 * Description:
 *   Perform gpsr initialization for the CPU
 *
 ****************************************************************************/

static void tricore_gpsrinitialize(void)
{
  volatile Ifx_SRC_SRCR *src;
  int cpu_idx;
  int i;

  cpu_idx = up_cpu_index();
  src = &SRC_GPSR0_SR0 + cpu_idx;

  /* Cpux gpsr init */

  for (i = 0; i < CONFIG_NCPUS; i++)
    {
#ifdef CONFIG_ARCH_CHIP_AURIX_TC3XX
      IfxSrc_init(src, tricore_gettos(cpu_idx),
                  IRQ_TO_NDX(TRICORE_SRC2IRQ(src)));
#else
      IfxSrc_init(src, tricore_gettos(cpu_idx),
                  IRQ_TO_NDX(TRICORE_SRC2IRQ(src)),
                  IfxSrc_VmId_none);
#endif

      src += TRICORE_SRCNUM_PER_GPSR;
    }

  /* Cpucs gpsr init */

#ifndef CONFIG_ARCH_CHIP_AURIX_TC3XX
  src = &SRC_GPSR6_SR0 + cpu_idx;
  IfxSrc_init(src, tricore_gettos(cpu_idx),
              IRQ_TO_NDX(TRICORE_SRC2IRQ(src)),
              IfxSrc_VmId_none);
#endif
}
#endif

/****************************************************************************
 * Public Functions
 ****************************************************************************/

/****************************************************************************
 * Name: up_irq_enable
 *
 * Description:
 *   Enable interrupts globally.
 *
 ****************************************************************************/

void up_irq_enable(void)
{
  IfxCpu_enableInterrupts();
}

/****************************************************************************
 * Name: up_irqinitialize
 ****************************************************************************/

void up_irqinitialize(void)
{
#ifdef CONFIG_ARCH_HAVE_IRQTRIGGER
  tricore_gpsrinitialize();
#endif

  tricore_region_csainit(g_intstackalloc, CONFIG_ARCH_INTERRUPTSTACK);

  tricore_color_intstack();
  up_irq_enable();
}

/****************************************************************************
 * Name: up_disable_irq
 *
 * Description:
 *   Disable the IRQ specified by 'irq'
 *
 ****************************************************************************/

void up_disable_irq(int irq)
{
  volatile Ifx_SRC_SRCR *src = &SRC_CPU_CPU0_SB + irq;
  Ifx_SRC_SRCR srctmp;

  IfxSrc_disable(src);

  /* Clear, keep SRPN */

  srctmp.U      = 0U;
  srctmp.B.TOS  = ~0;
  srctmp.B.SRPN = src->B.SRPN;
  src->U = srctmp.U;
}

/****************************************************************************
 * Name: up_enable_irq
 *
 * Description:
 *   Enable the IRQ specified by 'irq'
 *
 ****************************************************************************/

void up_enable_irq(int irq)
{
  volatile Ifx_SRC_SRCR *src = &SRC_CPU_CPU0_SB + irq;

#ifdef CONFIG_ARCH_CHIP_AURIX_TC3XX
  IfxSrc_init(src, tricore_gettos(up_cpu_index()), IRQ_TO_NDX(irq));
#else
  IfxSrc_init(src, tricore_gettos(up_cpu_index()), IRQ_TO_NDX(irq),
              IfxSrc_VmId_none);
#endif
  IfxSrc_enable(src);
}

/****************************************************************************
 * Name: tricore_ack_irq
 *
 * Description:
 *   Acknowledge the IRQ
 *
 ****************************************************************************/

void tricore_ack_irq(int irq)
{
  volatile Ifx_SRC_SRCR *src = &SRC_CPU_CPU0_SB + irq;
  IfxSrc_clearRequest(src);
}

#ifdef CONFIG_ARCH_HAVE_IRQTRIGGER
/****************************************************************************
 * Name: up_trigger_irq
 *
 * Description:
 *   Trigger an IRQ by software. May not be supported by all architectures.
 *
 ****************************************************************************/

void up_trigger_irq(int irq, cpu_set_t cpuset)
{
  volatile Ifx_INT_SRB *srb = &INT_SRB0 + up_cpu_index();
  srb->U = cpuset;
}
#endif

/****************************************************************************
 * Name: up_irq_to_ndx
 *
 * Description:
 *   Irq to ndx
 *
 ****************************************************************************/

int up_irq_to_ndx(int irq)
{
  volatile Ifx_SRC_SRCR *src = &SRC_CPU_CPU0_SB + irq;
  Ifx_SRC_SRCR srctmp;
  irqstate_t flags;
  int ndx;

  ndx = src->B.SRPN;
  if (ndx != 0)
    {
      return ndx;
    }

  flags = spin_lock_irqsave(&g_irqlock);
  ndx = src->B.SRPN;
  if (ndx == 0)
    {
      ndx = g_irqmap_count++;
      g_irqrevmap[ndx] = irq;
      srctmp.U = src->U;
      srctmp.B.SRPN = ndx;
      src->U = srctmp.U;
    }

  spin_unlock_irqrestore(&g_irqlock, flags);

  return ndx;
}

/****************************************************************************
 * Name: up_affinity_irq
 *
 * Description:
 *   Set an IRQ affinity by software.
 *
 ****************************************************************************/

#ifndef CONFIG_UP
void up_affinity_irq(int irq, cpu_set_t cpuset)
{
  volatile Ifx_SRC_SRCR *src = &SRC_CPU_CPU0_SB + irq;
  bool enabled = src->B.SRE;
  int cpu;

  for (cpu = 0; cpu < CONFIG_NCPUS; cpu++)
    {
      if (CPU_ISSET(cpu, &cpuset))
        {
          IfxSrc_deinit(src);
#ifdef CONFIG_ARCH_CHIP_AURIX_TC3XX
          IfxSrc_init(src, tricore_gettos(cpu), IRQ_TO_NDX(irq));
#else
          IfxSrc_init(src, tricore_gettos(cpu), IRQ_TO_NDX(irq),
                      IfxSrc_VmId_none);
#endif
          if (enabled)
            {
              IfxSrc_enable(src);
            }

          return;
        }
    }
}
#endif
