Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: FIFO.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FIFO.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FIFO"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : FIFO
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/FIFO is now defined in a different file.  It was defined in "C:/Users/danzu_000/Desktop/prueba unir/proyecto/MemFifo/FIFO.vhd", and is now defined in "C:/Users/danzu_000/Desktop/Proyecto Final E3/onda vhdl/MemFifo/FIFO.vhd".
WARNING:HDLParsers:3607 - Unit work/FIFO/Behavioral is now defined in a different file.  It was defined in "C:/Users/danzu_000/Desktop/prueba unir/proyecto/MemFifo/FIFO.vhd", and is now defined in "C:/Users/danzu_000/Desktop/Proyecto Final E3/onda vhdl/MemFifo/FIFO.vhd".
Compiling vhdl file "C:/Users/danzu_000/Desktop/Proyecto Final E3/onda vhdl/MemFifo/FIFO.vhd" in Library work.
Entity <fifo> compiled.
Entity <fifo> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <FIFO> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <FIFO> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <tiempo> in unit <FIFO> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <FIFO> analyzed. Unit <FIFO> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FIFO>.
    Related source file is "C:/Users/danzu_000/Desktop/Proyecto Final E3/onda vhdl/MemFifo/FIFO.vhd".
WARNING:Xst:1306 - Output <led> is never assigned.
WARNING:Xst:1781 - Signal <triansie> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <trian> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <tiempo<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <sine> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <gauss> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <bits> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State fempezar is never reached in FSM <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 31                                             |
    | Inputs             | 15                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | empezar                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 100x8-bit ROM for signal <$varindex0003> created at line 272.
    Found 100x8-bit ROM for signal <$varindex0002> created at line 280.
    Found 100x8-bit ROM for signal <$varindex0001> created at line 288.
    Found 100x8-bit ROM for signal <$varindex0000> created at line 296.
    Found 8-bit register for signal <dataout>.
    Found 8-bit register for signal <dataout2>.
    Found 1-bit register for signal <Tx>.
    Found 14-bit up counter for signal <contador>.
    Found 11-bit up counter for signal <contbit>.
    Found 1-bit register for signal <enable11>.
    Found 1-bit register for signal <enable21>.
    Found 1-bit register for signal <enable31>.
    Found 1-bit register for signal <enable41>.
    Found 1-bit register for signal <flag>.
    Found 7-bit register for signal <i>.
    Found 7-bit adder for signal <i$addsub0000> created at line 273.
    Found 7-bit register for signal <i1>.
    Found 7-bit adder for signal <i1$addsub0000> created at line 281.
    Found 7-bit register for signal <i2>.
    Found 7-bit adder for signal <i2$addsub0000> created at line 289.
    Found 7-bit register for signal <i3>.
    Found 7-bit adder for signal <i3$addsub0000> created at line 297.
    Found 4-bit up counter for signal <num>.
    Found 8-bit register for signal <vector>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 ROM(s).
	inferred   3 Counter(s).
	inferred  58 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <FIFO> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 100x8-bit ROM                                         : 4
# Adders/Subtractors                                   : 4
 7-bit adder                                           : 4
# Counters                                             : 3
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 20
 1-bit register                                        : 14
 7-bit register                                        : 4
 8-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <State/FSM> on signal <State[1:16]> with one-hot encoding.
--------------------------------
 State      | Encoding
--------------------------------
 empezar    | 0000000000000001
 empezar11  | 0000000000010000
 empezar21  | 0000000000100000
 empezar31  | 0000000001000000
 empezar41  | 0000000010000000
 apagar     | 0000000000000010
 reiniciar  | 0000000000000100
 salir      | 0000000000001000
 fempezar   | unreached
 fempezar11 | 0000001000000000
 fempezar21 | 0000010000000000
 fempezar31 | 0000100000000000
 fempezar41 | 0001000000000000
 fapagar    | 0010000000000000
 freiniciar | 0100000000000000
 fsalir     | 1000000000000000
 espera     | 0000000100000000
--------------------------------

Synthesizing (advanced) Unit <FIFO>.
INFO:Xst:3044 - The ROM <Mrom__varindex0003> will be implemented as a read-only BLOCK RAM, absorbing the register: <i>.
INFO:Xst:3044 - The ROM <Mrom__varindex0002> will be implemented as a read-only BLOCK RAM, absorbing the register: <i1>.
INFO:Xst:3044 - The ROM <Mrom__varindex0001> will be implemented as a read-only BLOCK RAM, absorbing the register: <i2>.
INFO:Xst:3045 - The ROM description <Mrom__varindex0000> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3225 - The RAM <Mrom__varindex0003> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mrom__varindex0002> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <Mrom__varindex0001> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 100-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to internal node          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FIFO> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 3
 100x8-bit single-port block RAM                       : 3
# ROMs                                                 : 1
 100x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 7-bit adder                                           : 4
# Counters                                             : 3
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FIFO> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FIFO, actual ratio is 20.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FIFO.ngr
Top Level Output File Name         : FIFO
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 313
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 23
#      LUT2                        : 30
#      LUT2_D                      : 4
#      LUT2_L                      : 6
#      LUT3                        : 42
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 114
#      LUT4_D                      : 11
#      LUT4_L                      : 10
#      MUXCY                       : 23
#      MUXF5                       : 15
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 103
#      FD                          : 34
#      FDE                         : 25
#      FDR                         : 3
#      FDRE                        : 29
#      FDS                         : 8
#      FDSE                        : 4
# RAMS                             : 3
#      RAMB16BWE                   : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 1
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      131  out of    704    18%  
 Number of Slice Flip Flops:            102  out of   1408     7%  
 Number of 4 input LUTs:                248  out of   1408    17%  
 Number of IOs:                          23
 Number of bonded IOBs:                  19  out of    108    17%  
    IOB Flip Flops:                       1
 Number of BRAMs:                         3  out of      3   100%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 106   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.151ns (Maximum Frequency: 162.570MHz)
   Minimum input arrival time before clock: 5.943ns
   Maximum output required time after clock: 5.248ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.151ns (frequency: 162.570MHz)
  Total number of paths / destination ports: 2364 / 213
-------------------------------------------------------------------------
Delay:               6.151ns (Levels of Logic = 4)
  Source:            contador_6 (FF)
  Destination:       contbit_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: contador_6 to contbit_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.495   0.488  contador_6 (contador_6)
     LUT3:I0->O            1   0.561   0.423  contbit_and0001121 (contbit_and0001121)
     LUT3:I1->O            3   0.562   0.453  contbit_and0001146 (N8)
     LUT4:I3->O           12   0.561   0.819  contbit_and00001 (contbit_not0001)
     LUT4:I3->O           11   0.561   0.793  contbit_and00002 (contbit_and0000)
     FDRE:R                    0.435          contbit_0
    ----------------------------------------
    Total                      6.151ns (3.175ns logic, 2.976ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              5.943ns (Levels of Logic = 4)
  Source:            Rx (PAD)
  Destination:       contbit_0 (FF)
  Destination Clock: clk rising

  Data Path: Rx to contbit_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.824   0.901  Rx_IBUF (Rx_IBUF)
     LUT4:I0->O            2   0.561   0.488  num_not0001_SW0 (N4)
     LUT4:I0->O           12   0.561   0.819  contbit_and00001 (contbit_not0001)
     LUT4:I3->O           11   0.561   0.793  contbit_and00002 (contbit_and0000)
     FDRE:R                    0.435          contbit_0
    ----------------------------------------
    Total                      5.943ns (2.942ns logic, 3.001ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            Tx (FF)
  Destination:       Tx (PAD)
  Source Clock:      clk rising

  Data Path: Tx to Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.495   0.357  Tx (Tx_OBUF)
     OBUF:I->O                 4.396          Tx_OBUF (Tx)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.45 secs
 
--> 

Total memory usage is 267232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    9 (   0 filtered)

