	component pll5 is
		port (
			refclk     : in  std_logic                    := 'X';             -- clk
			rst        : in  std_logic                    := 'X';             -- reset
			outclk_0   : out std_logic;                                       -- clk
			outclk_1   : out std_logic;                                       -- clk
			outclk_2   : out std_logic;                                       -- clk
			locked     : out std_logic;                                       -- export
			refclk1    : in  std_logic                    := 'X';             -- refclk1
			extswitch  : in  std_logic                    := 'X';             -- extswitch
			activeclk  : out std_logic;                                       -- activeclk
			clkbad     : out std_logic_vector(1 downto 0);                    -- clkbad
			phase_en   : in  std_logic                    := 'X';             -- phase_en
			scanclk    : in  std_logic                    := 'X';             -- scanclk
			updn       : in  std_logic                    := 'X';             -- updn
			cntsel     : in  std_logic_vector(4 downto 0) := (others => 'X'); -- cntsel
			phase_done : out std_logic                                        -- phase_done
		);
	end component pll5;

