{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674729207047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674729207047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:33:26 2023 " "Processing started: Thu Jan 26 14:33:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674729207047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674729207047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GPIO -c DE10_Standard_GPIO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GPIO -c DE10_Standard_GPIO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674729207047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674729207472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674729207472 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_standard_gpio.v(2685) " "Verilog HDL information at de10_standard_gpio.v(2685): always construct contains both blocking and non-blocking assignments" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2685 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674729214161 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_standard_gpio.v 4 4 " "Using design file de10_standard_gpio.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_GPIO " "Found entity 1: DE10_Standard_GPIO" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674729214162 ""} { "Info" "ISGN_ENTITY_NAME" "2 Binary_To_7Segment " "Found entity 2: Binary_To_7Segment" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674729214162 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx " "Found entity 3: uart_rx" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2734 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674729214162 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_tx " "Found entity 4: uart_tx" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2883 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674729214162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1674729214162 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard_gpio.v(2742) " "Verilog HDL Parameter Declaration warning at de10_standard_gpio.v(2742): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2742 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674729214163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard_gpio.v(2743) " "Verilog HDL Parameter Declaration warning at de10_standard_gpio.v(2743): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2743 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674729214163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard_gpio.v(2744) " "Verilog HDL Parameter Declaration warning at de10_standard_gpio.v(2744): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2744 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674729214163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard_gpio.v(2745) " "Verilog HDL Parameter Declaration warning at de10_standard_gpio.v(2745): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2745 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674729214163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard_gpio.v(2746) " "Verilog HDL Parameter Declaration warning at de10_standard_gpio.v(2746): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2746 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674729214163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard_gpio.v(2894) " "Verilog HDL Parameter Declaration warning at de10_standard_gpio.v(2894): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2894 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674729214163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard_gpio.v(2895) " "Verilog HDL Parameter Declaration warning at de10_standard_gpio.v(2895): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2895 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674729214163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard_gpio.v(2896) " "Verilog HDL Parameter Declaration warning at de10_standard_gpio.v(2896): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2896 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674729214163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard_gpio.v(2897) " "Verilog HDL Parameter Declaration warning at de10_standard_gpio.v(2897): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2897 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674729214163 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard_gpio.v(2898) " "Verilog HDL Parameter Declaration warning at de10_standard_gpio.v(2898): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2898 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674729214163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_GPIO " "Elaborating entity \"DE10_Standard_GPIO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674729214167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 de10_standard_gpio.v(104) " "Verilog HDL assignment warning at de10_standard_gpio.v(104): truncated value with size 32 to match size of target (10)" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674729214172 "|DE10_Standard_GPIO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 de10_standard_gpio.v(121) " "Verilog HDL assignment warning at de10_standard_gpio.v(121): truncated value with size 32 to match size of target (10)" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674729214182 "|DE10_Standard_GPIO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] de10_standard_gpio.v(21) " "Output port \"LEDR\[9..2\]\" at de10_standard_gpio.v(21) has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674729214238 "|DE10_Standard_GPIO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] de10_standard_gpio.v(21) " "Output port \"LEDR\[0\]\" at de10_standard_gpio.v(21) has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674729214238 "|DE10_Standard_GPIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_To_7Segment Binary_To_7Segment:seg1 " "Elaborating entity \"Binary_To_7Segment\" for hierarchy \"Binary_To_7Segment:seg1\"" {  } { { "de10_standard_gpio.v" "seg1" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674729214588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:R3 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:R3\"" {  } { { "de10_standard_gpio.v" "R3" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674729214593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard_gpio.v(2799) " "Verilog HDL assignment warning at de10_standard_gpio.v(2799): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674729214593 "|DE10_Standard_GPIO|uart_rx:R3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard_gpio.v(2810) " "Verilog HDL assignment warning at de10_standard_gpio.v(2810): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674729214594 "|DE10_Standard_GPIO|uart_rx:R3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 de10_standard_gpio.v(2821) " "Verilog HDL assignment warning at de10_standard_gpio.v(2821): truncated value with size 32 to match size of target (3)" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674729214594 "|DE10_Standard_GPIO|uart_rx:R3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard_gpio.v(2839) " "Verilog HDL assignment warning at de10_standard_gpio.v(2839): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674729214594 "|DE10_Standard_GPIO|uart_rx:R3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:T1 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:T1\"" {  } { { "de10_standard_gpio.v" "T1" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674729214599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard_gpio.v(2937) " "Verilog HDL assignment warning at de10_standard_gpio.v(2937): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674729214600 "|DE10_Standard_GPIO|uart_tx:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard_gpio.v(2955) " "Verilog HDL assignment warning at de10_standard_gpio.v(2955): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674729214600 "|DE10_Standard_GPIO|uart_tx:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 de10_standard_gpio.v(2965) " "Verilog HDL assignment warning at de10_standard_gpio.v(2965): truncated value with size 32 to match size of target (3)" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674729214600 "|DE10_Standard_GPIO|uart_tx:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard_gpio.v(2985) " "Verilog HDL assignment warning at de10_standard_gpio.v(2985): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 2985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674729214600 "|DE10_Standard_GPIO|uart_tx:T1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1674729215169 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674729215174 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1674729215174 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674729215226 "|DE10_Standard_GPIO|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674729215226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674729215288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674729215442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674729215462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674729215535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674729215535 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674729215563 "|DE10_Standard_GPIO|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1674729215563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674729215564 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674729215564 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1674729215564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674729215564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674729215564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674729215575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:33:35 2023 " "Processing ended: Thu Jan 26 14:33:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674729215575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674729215575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674729215575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674729215575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1674729216669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674729216669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:33:36 2023 " "Processing started: Thu Jan 26 14:33:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674729216669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1674729216669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_GPIO -c DE10_Standard_GPIO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_GPIO -c DE10_Standard_GPIO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1674729216669 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1674729216774 ""}
{ "Info" "0" "" "Project  = DE10_Standard_GPIO" {  } {  } 0 0 "Project  = DE10_Standard_GPIO" 0 0 "Fitter" 0 0 1674729216774 ""}
{ "Info" "0" "" "Revision = DE10_Standard_GPIO" {  } {  } 0 0 "Revision = DE10_Standard_GPIO" 0 0 "Fitter" 0 0 1674729216774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1674729216868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1674729216868 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_GPIO 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_GPIO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1674729216887 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1674729216922 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1674729216922 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1674729217194 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1674729217207 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1674729217361 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1674729224208 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 97 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 97 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1674729224364 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1674729224364 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674729224364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1674729224367 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674729224368 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674729224369 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1674729224369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1674729224369 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1674729224370 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_GPIO.SDC " "Reading SDC File: 'DE10_Standard_GPIO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1674729224903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GPIO.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_GPIO.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674729224905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_GPIO.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_GPIO.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674729224905 ""}  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674729224905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GPIO.sdc 16 altera_reserved_tdi port " "Ignored filter at DE10_Standard_GPIO.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674729224905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GPIO.sdc 16 altera_reserved_tck clock " "Ignored filter at DE10_Standard_GPIO.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674729224905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GPIO.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GPIO.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674729224905 ""}  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674729224905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GPIO.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GPIO.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674729224905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GPIO.sdc 17 altera_reserved_tms port " "Ignored filter at DE10_Standard_GPIO.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674729224905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GPIO.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GPIO.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674729224905 ""}  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674729224905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GPIO.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GPIO.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674729224905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GPIO.sdc 18 altera_reserved_tdo port " "Ignored filter at DE10_Standard_GPIO.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674729224906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GPIO.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GPIO.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674729224906 ""}  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674729224906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GPIO.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GPIO.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674729224906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1674729224906 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:R3\|r_Rx_DV " "Node: uart_rx:R3\|r_Rx_DV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LEDR\[1\]~reg0 uart_rx:R3\|r_Rx_DV " "Register LEDR\[1\]~reg0 is being clocked by uart_rx:R3\|r_Rx_DV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674729224907 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1674729224907 "|DE10_Standard_GPIO|uart_rx:R3|r_Rx_DV"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1674729224908 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1674729224908 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674729224908 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674729224908 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674729224908 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674729224908 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674729224908 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674729224908 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1674729224908 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1674729224925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1674729224925 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1674729224925 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674729224985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1674729228802 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1674729229083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674729229621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1674729230095 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1674729230434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674729230434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1674729231499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1674729234863 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1674729234863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1674729235142 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1674729235142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1674729235142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674729235145 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1674729236296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674729236328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674729236688 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674729236689 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674729237067 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674729239166 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de10_standard_gpio.v" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/de10_standard_gpio.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674729239395 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1674729239395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.fit.smsg " "Generated suppressed messages file C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1674729239439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6579 " "Peak virtual memory: 6579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674729239804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:33:59 2023 " "Processing ended: Thu Jan 26 14:33:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674729239804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674729239804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674729239804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1674729239804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1674729240792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674729240792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:34:00 2023 " "Processing started: Thu Jan 26 14:34:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674729240792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1674729240792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_GPIO -c DE10_Standard_GPIO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_GPIO -c DE10_Standard_GPIO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1674729240792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1674729241380 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1674729244728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674729245061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:34:05 2023 " "Processing ended: Thu Jan 26 14:34:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674729245061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674729245061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674729245061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1674729245061 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1674729245735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1674729246223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674729246223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:34:05 2023 " "Processing started: Thu Jan 26 14:34:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674729246223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1674729246223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard_GPIO -c DE10_Standard_GPIO " "Command: quartus_sta DE10_Standard_GPIO -c DE10_Standard_GPIO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1674729246223 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1674729246340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1674729246812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1674729246813 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1674729246843 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1674729246843 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_GPIO.SDC " "Reading SDC File: 'DE10_Standard_GPIO.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674729247206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GPIO.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_GPIO.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_GPIO.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_GPIO.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674729247208 ""}  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GPIO.sdc 16 altera_reserved_tdi port " "Ignored filter at DE10_Standard_GPIO.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GPIO.sdc 16 altera_reserved_tck clock " "Ignored filter at DE10_Standard_GPIO.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GPIO.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GPIO.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674729247209 ""}  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GPIO.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GPIO.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GPIO.sdc 17 altera_reserved_tms port " "Ignored filter at DE10_Standard_GPIO.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GPIO.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_GPIO.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674729247209 ""}  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_GPIO.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_GPIO.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_GPIO.sdc 18 altera_reserved_tdo port " "Ignored filter at DE10_Standard_GPIO.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GPIO.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_GPIO.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674729247209 ""}  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_GPIO.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_GPIO.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus files/DE10_Standard_GPIO.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674729247209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1674729247209 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:R3\|r_Rx_DV " "Node: uart_rx:R3\|r_Rx_DV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LEDR\[1\]~reg0 uart_rx:R3\|r_Rx_DV " "Register LEDR\[1\]~reg0 is being clocked by uart_rx:R3\|r_Rx_DV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674729247211 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674729247211 "|DE10_Standard_GPIO|uart_rx:R3|r_Rx_DV"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674729247211 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1674729247212 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674729247219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.754 " "Worst-case setup slack is 15.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729247228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729247228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.754               0.000 CLOCK_50  " "   15.754               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729247228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729247228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729247230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729247230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 CLOCK_50  " "    0.373               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729247230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729247230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674729247232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674729247234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.921 " "Worst-case minimum pulse width slack is 8.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729247235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729247235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.921               0.000 CLOCK_50  " "    8.921               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729247235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729247235 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729247241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729247241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729247241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729247241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.980 ns " "Worst Case Available Settling Time: 36.980 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729247241 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729247241 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674729247241 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674729247243 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674729247267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674729247999 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:R3\|r_Rx_DV " "Node: uart_rx:R3\|r_Rx_DV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LEDR\[1\]~reg0 uart_rx:R3\|r_Rx_DV " "Register LEDR\[1\]~reg0 is being clocked by uart_rx:R3\|r_Rx_DV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674729248045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674729248045 "|DE10_Standard_GPIO|uart_rx:R3|r_Rx_DV"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674729248045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.598 " "Worst-case setup slack is 15.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.598               0.000 CLOCK_50  " "   15.598               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729248051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLOCK_50  " "    0.386               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729248052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674729248054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674729248056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.910 " "Worst-case minimum pulse width slack is 8.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.910               0.000 CLOCK_50  " "    8.910               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729248057 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.082 ns " "Worst Case Available Settling Time: 37.082 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248062 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248062 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674729248062 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674729248064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674729248172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674729248800 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:R3\|r_Rx_DV " "Node: uart_rx:R3\|r_Rx_DV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LEDR\[1\]~reg0 uart_rx:R3\|r_Rx_DV " "Register LEDR\[1\]~reg0 is being clocked by uart_rx:R3\|r_Rx_DV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674729248841 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674729248841 "|DE10_Standard_GPIO|uart_rx:R3|r_Rx_DV"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674729248841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.309 " "Worst-case setup slack is 17.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.309               0.000 CLOCK_50  " "   17.309               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729248844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729248847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674729248849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674729248853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.852 " "Worst-case minimum pulse width slack is 8.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.852               0.000 CLOCK_50  " "    8.852               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729248854 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248861 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248861 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248861 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248861 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.094 ns " "Worst Case Available Settling Time: 38.094 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248861 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248861 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674729248861 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674729248863 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:R3\|r_Rx_DV " "Node: uart_rx:R3\|r_Rx_DV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LEDR\[1\]~reg0 uart_rx:R3\|r_Rx_DV " "Register LEDR\[1\]~reg0 is being clocked by uart_rx:R3\|r_Rx_DV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674729248978 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674729248978 "|DE10_Standard_GPIO|uart_rx:R3|r_Rx_DV"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674729248978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.528 " "Worst-case setup slack is 17.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.528               0.000 CLOCK_50  " "   17.528               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729248981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 CLOCK_50  " "    0.172               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729248983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674729248985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674729248987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.818 " "Worst-case minimum pulse width slack is 8.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.818               0.000 CLOCK_50  " "    8.818               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674729248988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674729248988 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.214 ns " "Worst Case Available Settling Time: 38.214 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248993 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674729248993 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674729248993 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674729250325 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674729250326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5156 " "Peak virtual memory: 5156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674729250366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:34:10 2023 " "Processing ended: Thu Jan 26 14:34:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674729250366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674729250366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674729250366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674729250366 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus Prime Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674729251027 ""}
