
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549826 heartbeat IPC: 3.92184 cumulative IPC: 3.92184 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242333 heartbeat IPC: 3.71401 cumulative IPC: 3.8151 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005851 heartbeat IPC: 3.61858 cumulative IPC: 3.74726 (Simulation time: 0 hr 1 min 40 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005851 (Simulation time: 0 hr 1 min 40 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 54264249 heartbeat IPC: 0.216177 cumulative IPC: 0.216177 (Simulation time: 0 hr 2 min 41 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 99745594 heartbeat IPC: 0.21987 cumulative IPC: 0.218008 (Simulation time: 0 hr 3 min 42 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 143679681 heartbeat IPC: 0.227614 cumulative IPC: 0.221119 (Simulation time: 0 hr 4 min 43 sec) 
Finished CPU 0 instructions: 30000004 cycles: 135673831 cumulative IPC: 0.221119 (Simulation time: 0 hr 4 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.221119 instructions: 30000004 cycles: 135673831
cpu0_DTLB TOTAL     ACCESS:    7950616  HIT:    6372882  MISS:    1577734
cpu0_DTLB LOAD      ACCESS:    7844047  HIT:    6266313  MISS:    1577734
cpu0_DTLB RFO       ACCESS:     106569  HIT:     106569  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74822 cycles
cpu0_ITLB TOTAL     ACCESS:    3227795  HIT:    3227795  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3227795  HIT:    3227795  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_STLB TOTAL     ACCESS:    1577734  HIT:    1575396  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577734  HIT:    1575396  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 221.267 cycles
cpu0_L1D TOTAL     ACCESS:    6524317  HIT:    4137269  MISS:    2387048
cpu0_L1D LOAD      ACCESS:    6415047  HIT:    4030177  MISS:    2384870
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        160  MISS:       2178
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 68.3158 cycles
cpu0_L2C TOTAL     ACCESS:    2475007  HIT:     819066  MISS:    1655941
cpu0_L2C LOAD      ACCESS:    2384870  HIT:     729067  MISS:    1655803
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87959  HIT:      87940  MISS:         19
cpu0_L2C TRANSLATION ACCESS:       2178  HIT:       2059  MISS:        119
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 82.2889 cycles
LLC TOTAL     ACCESS:    1743622  HIT:    1129246  MISS:     614376
LLC LOAD      ACCESS:    1655803  HIT:    1078520  MISS:     577283
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87700  HIT:      50635  MISS:      37065
LLC TRANSLATION ACCESS:        119  HIT:         91  MISS:         28
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 165.194 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      13801  ROW_BUFFER_MISS:     563510
 DBUS AVG_CONGESTED_CYCLE:    3.66884
 WQ ROW_BUFFER_HIT:      25780  ROW_BUFFER_MISS:      27166  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6398
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

