# FPGA Mini Project â€“ NIELIT Calicut (2025)

This repository showcases a mini project completed during the **Online Lab Workshop on FPGA Architecture & Programming using Verilog HDL**, organized by **NIELIT Calicut** in collaboration with **Arm Education**.

---

## ğŸ“Œ Objective

- Implement a modular digital system on FPGA using Verilog HDL
- Use virtual I/O cores and IP counter
- Simulate, synthesize, and generate bitstream using Xilinx Vivado

ğŸ“ See: [`01_Objective/`](./01_Objective/)

---

## ğŸ”§ Verilog HDL Modules

This design includes:
- 4:1 Multiplexer (Dataflow)
- 2:4 Decoder (Behavioral)
- 4-bit Latch (Behavioral)
- IP-based Counter

ğŸ“ See: [`02_verilog_modules/`](./02_verilog_modules/)

---

## ğŸ§ª Simulation

- Testbench: `tb_miniproject.v`
- Waveforms generated using Vivado simulator

ğŸ“ See: [`03_simulation/`](./03_simulation/)

---

## ğŸ” Bitstream

- Synthesized `.bit` file for FPGA implementation

ğŸ“ See: [`04_bitstream/`](./04_bitstream/)

---

## ğŸ“„ Project Report

ğŸ“ See: [`05_report/`](./05_report/)

---

## ğŸ† Certificate

ğŸ“ See: [`06_certificate/`](./06_certificate/)

---

## ğŸ› ï¸ Tools Used

- **Language**: Verilog HDL  
- **Tool**: Xilinx Vivado  
- **Simulator**: Vivado simulator  
- **Platform**: FPGA development board (used during workshop)

---

This project helped solidify my understanding of **FPGA architecture**, **HDL modeling styles**, and the complete **design-to-deployment** process.

