Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto d7a2098513044e6eb80bfc71f507d00a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_look_ahead_16bits_sim_behav xil_defaultlib.carry_look_ahead_16bits_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.carry_look_ahead_4bits
Compiling module xil_defaultlib.carry_look_ahead_16bits
Compiling module xil_defaultlib.carry_look_ahead_16bits_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot carry_look_ahead_16bits_sim_behav
