    *** *** *** *** 
    Results are good 
    *** *** *** *** 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_dct_top -prj dct.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile /opt/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s dct 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/dct_2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/dct_1d2_dct_coeffbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_1d2_dct_coeffbkb_rom
INFO: [VRFC 10-311] analyzing module dct_1d2_dct_coeffbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/dct_mac_muladd_15cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15cud_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/dct_1d2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_1d2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/dct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dct_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/dct_2d_row_outbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_2d_row_outbuf_ram
INFO: [VRFC 10-311] analyzing module dct_2d_row_outbuf
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dct_2d_row_outbuf_ram
Compiling module xil_defaultlib.dct_2d_row_outbuf(DataWidth=16,A...
Compiling module xil_defaultlib.dct_1d2_dct_coeffbkb_rom
Compiling module xil_defaultlib.dct_1d2_dct_coeffbkb(DataWidth=1...
Compiling module xil_defaultlib.dct_mac_muladd_15cud_DSP48_0
Compiling module xil_defaultlib.dct_mac_muladd_15cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.dct_1d2
Compiling module xil_defaultlib.dct_2d
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.apatb_dct_top
Built simulation snapshot dct

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/xsim.dir/dct/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 26 17:28:37 2021...

****** xsim v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dct/xsim_script.tcl
# xsim {dct} -autoloadwcfg -tclbatch {dct.tcl}
Vivado Simulator 2017.1
Time resolution is 1 ps
source dct.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "116000"
// RTL Simulation : 1 / 1 [0.00%] @ "31804000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 31836 ns : File "/home/lfvelez/Documentos/ISPR/HLS/labsource/labs/lab3/dct.prj/solution1/sim/verilog/dct.autotb.v" Line 268
## quit
INFO: [Common 17-206] Exiting xsim at Wed May 26 17:28:51 2021...
    *** *** *** *** 
    Results are good 
    *** *** *** *** 
