Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 26 10:42:02 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.605        0.000                      0                  124        0.149        0.000                      0                  124       11.520        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         19.605        0.000                      0                  124        0.149        0.000                      0                  124       11.520        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       19.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.605ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/msgcntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msgcntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.828ns (18.533%)  route 3.640ns (81.467%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 27.765 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.752     3.060    design_1_i/main_0/inst/clk40
    SLICE_X39Y43         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  design_1_i/main_0/inst/msgcntr_reg[16]/Q
                         net (fo=3, routed)           0.833     4.349    design_1_i/main_0/inst/msgcntr_reg_n_0_[16]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.473 f  design_1_i/main_0/inst/msgcntr[31]_i_13/O
                         net (fo=2, routed)           0.751     5.224    design_1_i/main_0/inst/msgcntr[31]_i_13_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.348 f  design_1_i/main_0/inst/msgcntr[31]_i_6/O
                         net (fo=29, routed)          1.061     6.409    design_1_i/main_0/inst/msgcntr[31]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  design_1_i/main_0/inst/msgcntr[31]_i_1/O
                         net (fo=46, routed)          0.995     7.528    design_1_i/main_0/inst/sendcntr
    SLICE_X38Y40         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.573    27.765    design_1_i/main_0/inst/clk40
    SLICE_X38Y40         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[0]/C
                         clock pessimism              0.267    28.033    
                         clock uncertainty           -0.377    27.656    
    SLICE_X38Y40         FDRE (Setup_fdre_C_R)       -0.524    27.132    design_1_i/main_0/inst/msgcntr_reg[0]
  -------------------------------------------------------------------
                         required time                         27.132    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 19.605    

Slack (MET) :             19.700ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/msgcntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msgcntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.828ns (18.533%)  route 3.640ns (81.467%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 27.765 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.752     3.060    design_1_i/main_0/inst/clk40
    SLICE_X39Y43         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  design_1_i/main_0/inst/msgcntr_reg[16]/Q
                         net (fo=3, routed)           0.833     4.349    design_1_i/main_0/inst/msgcntr_reg_n_0_[16]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.473 f  design_1_i/main_0/inst/msgcntr[31]_i_13/O
                         net (fo=2, routed)           0.751     5.224    design_1_i/main_0/inst/msgcntr[31]_i_13_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.348 f  design_1_i/main_0/inst/msgcntr[31]_i_6/O
                         net (fo=29, routed)          1.061     6.409    design_1_i/main_0/inst/msgcntr[31]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  design_1_i/main_0/inst/msgcntr[31]_i_1/O
                         net (fo=46, routed)          0.995     7.528    design_1_i/main_0/inst/sendcntr
    SLICE_X39Y40         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.573    27.765    design_1_i/main_0/inst/clk40
    SLICE_X39Y40         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[1]/C
                         clock pessimism              0.267    28.033    
                         clock uncertainty           -0.377    27.656    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    27.227    design_1_i/main_0/inst/msgcntr_reg[1]
  -------------------------------------------------------------------
                         required time                         27.227    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 19.700    

Slack (MET) :             19.700ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/msgcntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msgcntr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.828ns (18.533%)  route 3.640ns (81.467%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 27.765 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.752     3.060    design_1_i/main_0/inst/clk40
    SLICE_X39Y43         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  design_1_i/main_0/inst/msgcntr_reg[16]/Q
                         net (fo=3, routed)           0.833     4.349    design_1_i/main_0/inst/msgcntr_reg_n_0_[16]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.473 f  design_1_i/main_0/inst/msgcntr[31]_i_13/O
                         net (fo=2, routed)           0.751     5.224    design_1_i/main_0/inst/msgcntr[31]_i_13_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.348 f  design_1_i/main_0/inst/msgcntr[31]_i_6/O
                         net (fo=29, routed)          1.061     6.409    design_1_i/main_0/inst/msgcntr[31]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  design_1_i/main_0/inst/msgcntr[31]_i_1/O
                         net (fo=46, routed)          0.995     7.528    design_1_i/main_0/inst/sendcntr
    SLICE_X39Y40         FDSE                                         r  design_1_i/main_0/inst/msgcntr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.573    27.765    design_1_i/main_0/inst/clk40
    SLICE_X39Y40         FDSE                                         r  design_1_i/main_0/inst/msgcntr_reg[2]/C
                         clock pessimism              0.267    28.033    
                         clock uncertainty           -0.377    27.656    
    SLICE_X39Y40         FDSE (Setup_fdse_C_S)       -0.429    27.227    design_1_i/main_0/inst/msgcntr_reg[2]
  -------------------------------------------------------------------
                         required time                         27.227    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 19.700    

Slack (MET) :             19.700ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/msgcntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msgcntr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.828ns (18.533%)  route 3.640ns (81.467%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 27.765 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.752     3.060    design_1_i/main_0/inst/clk40
    SLICE_X39Y43         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  design_1_i/main_0/inst/msgcntr_reg[16]/Q
                         net (fo=3, routed)           0.833     4.349    design_1_i/main_0/inst/msgcntr_reg_n_0_[16]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.473 f  design_1_i/main_0/inst/msgcntr[31]_i_13/O
                         net (fo=2, routed)           0.751     5.224    design_1_i/main_0/inst/msgcntr[31]_i_13_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.348 f  design_1_i/main_0/inst/msgcntr[31]_i_6/O
                         net (fo=29, routed)          1.061     6.409    design_1_i/main_0/inst/msgcntr[31]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  design_1_i/main_0/inst/msgcntr[31]_i_1/O
                         net (fo=46, routed)          0.995     7.528    design_1_i/main_0/inst/sendcntr
    SLICE_X39Y40         FDSE                                         r  design_1_i/main_0/inst/msgcntr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.573    27.765    design_1_i/main_0/inst/clk40
    SLICE_X39Y40         FDSE                                         r  design_1_i/main_0/inst/msgcntr_reg[3]/C
                         clock pessimism              0.267    28.033    
                         clock uncertainty           -0.377    27.656    
    SLICE_X39Y40         FDSE (Setup_fdse_C_S)       -0.429    27.227    design_1_i/main_0/inst/msgcntr_reg[3]
  -------------------------------------------------------------------
                         required time                         27.227    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 19.700    

Slack (MET) :             19.700ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/msgcntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msgcntr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.828ns (18.533%)  route 3.640ns (81.467%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 27.765 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.752     3.060    design_1_i/main_0/inst/clk40
    SLICE_X39Y43         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  design_1_i/main_0/inst/msgcntr_reg[16]/Q
                         net (fo=3, routed)           0.833     4.349    design_1_i/main_0/inst/msgcntr_reg_n_0_[16]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.473 f  design_1_i/main_0/inst/msgcntr[31]_i_13/O
                         net (fo=2, routed)           0.751     5.224    design_1_i/main_0/inst/msgcntr[31]_i_13_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.348 f  design_1_i/main_0/inst/msgcntr[31]_i_6/O
                         net (fo=29, routed)          1.061     6.409    design_1_i/main_0/inst/msgcntr[31]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  design_1_i/main_0/inst/msgcntr[31]_i_1/O
                         net (fo=46, routed)          0.995     7.528    design_1_i/main_0/inst/sendcntr
    SLICE_X39Y40         FDSE                                         r  design_1_i/main_0/inst/msgcntr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.573    27.765    design_1_i/main_0/inst/clk40
    SLICE_X39Y40         FDSE                                         r  design_1_i/main_0/inst/msgcntr_reg[4]/C
                         clock pessimism              0.267    28.033    
                         clock uncertainty           -0.377    27.656    
    SLICE_X39Y40         FDSE (Setup_fdse_C_S)       -0.429    27.227    design_1_i/main_0/inst/msgcntr_reg[4]
  -------------------------------------------------------------------
                         required time                         27.227    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 19.700    

Slack (MET) :             19.737ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/msgcntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[167]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 0.828ns (19.249%)  route 3.474ns (80.751%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 27.768 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.752     3.060    design_1_i/main_0/inst/clk40
    SLICE_X39Y43         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  design_1_i/main_0/inst/msgcntr_reg[16]/Q
                         net (fo=3, routed)           0.833     4.349    design_1_i/main_0/inst/msgcntr_reg_n_0_[16]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.473 f  design_1_i/main_0/inst/msgcntr[31]_i_13/O
                         net (fo=2, routed)           0.751     5.224    design_1_i/main_0/inst/msgcntr[31]_i_13_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.348 f  design_1_i/main_0/inst/msgcntr[31]_i_6/O
                         net (fo=29, routed)          1.061     6.409    design_1_i/main_0/inst/msgcntr[31]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  design_1_i/main_0/inst/msgcntr[31]_i_1/O
                         net (fo=46, routed)          0.829     7.362    design_1_i/main_0/inst/sendcntr
    SLICE_X42Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[167]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.576    27.768    design_1_i/main_0/inst/clk40
    SLICE_X42Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[167]/C
                         clock pessimism              0.230    27.999    
                         clock uncertainty           -0.377    27.622    
    SLICE_X42Y45         FDRE (Setup_fdre_C_R)       -0.524    27.098    design_1_i/main_0/inst/msg_reg[167]
  -------------------------------------------------------------------
                         required time                         27.098    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                 19.737    

Slack (MET) :             19.746ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/msgcntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.828ns (19.135%)  route 3.499ns (80.865%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 27.766 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.752     3.060    design_1_i/main_0/inst/clk40
    SLICE_X39Y43         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  design_1_i/main_0/inst/msgcntr_reg[16]/Q
                         net (fo=3, routed)           0.833     4.349    design_1_i/main_0/inst/msgcntr_reg_n_0_[16]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.473 f  design_1_i/main_0/inst/msgcntr[31]_i_13/O
                         net (fo=2, routed)           0.751     5.224    design_1_i/main_0/inst/msgcntr[31]_i_13_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.348 f  design_1_i/main_0/inst/msgcntr[31]_i_6/O
                         net (fo=29, routed)          1.061     6.409    design_1_i/main_0/inst/msgcntr[31]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  design_1_i/main_0/inst/msgcntr[31]_i_1/O
                         net (fo=46, routed)          0.854     7.387    design_1_i/main_0/inst/sendcntr
    SLICE_X38Y42         FDRE                                         r  design_1_i/main_0/inst/msg_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.574    27.766    design_1_i/main_0/inst/clk40
    SLICE_X38Y42         FDRE                                         r  design_1_i/main_0/inst/msg_reg_r/C
                         clock pessimism              0.267    28.034    
                         clock uncertainty           -0.377    27.657    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524    27.133    design_1_i/main_0/inst/msg_reg_r
  -------------------------------------------------------------------
                         required time                         27.133    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 19.746    

Slack (MET) :             19.746ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/msgcntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.828ns (19.135%)  route 3.499ns (80.865%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 27.766 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.752     3.060    design_1_i/main_0/inst/clk40
    SLICE_X39Y43         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  design_1_i/main_0/inst/msgcntr_reg[16]/Q
                         net (fo=3, routed)           0.833     4.349    design_1_i/main_0/inst/msgcntr_reg_n_0_[16]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.473 f  design_1_i/main_0/inst/msgcntr[31]_i_13/O
                         net (fo=2, routed)           0.751     5.224    design_1_i/main_0/inst/msgcntr[31]_i_13_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.348 f  design_1_i/main_0/inst/msgcntr[31]_i_6/O
                         net (fo=29, routed)          1.061     6.409    design_1_i/main_0/inst/msgcntr[31]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  design_1_i/main_0/inst/msgcntr[31]_i_1/O
                         net (fo=46, routed)          0.854     7.387    design_1_i/main_0/inst/sendcntr
    SLICE_X38Y42         FDRE                                         r  design_1_i/main_0/inst/msg_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.574    27.766    design_1_i/main_0/inst/clk40
    SLICE_X38Y42         FDRE                                         r  design_1_i/main_0/inst/msg_reg_r_0/C
                         clock pessimism              0.267    28.034    
                         clock uncertainty           -0.377    27.657    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524    27.133    design_1_i/main_0/inst/msg_reg_r_0
  -------------------------------------------------------------------
                         required time                         27.133    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 19.746    

Slack (MET) :             19.746ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/msgcntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.828ns (19.135%)  route 3.499ns (80.865%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 27.766 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.752     3.060    design_1_i/main_0/inst/clk40
    SLICE_X39Y43         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  design_1_i/main_0/inst/msgcntr_reg[16]/Q
                         net (fo=3, routed)           0.833     4.349    design_1_i/main_0/inst/msgcntr_reg_n_0_[16]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.473 f  design_1_i/main_0/inst/msgcntr[31]_i_13/O
                         net (fo=2, routed)           0.751     5.224    design_1_i/main_0/inst/msgcntr[31]_i_13_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.348 f  design_1_i/main_0/inst/msgcntr[31]_i_6/O
                         net (fo=29, routed)          1.061     6.409    design_1_i/main_0/inst/msgcntr[31]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  design_1_i/main_0/inst/msgcntr[31]_i_1/O
                         net (fo=46, routed)          0.854     7.387    design_1_i/main_0/inst/sendcntr
    SLICE_X38Y42         FDRE                                         r  design_1_i/main_0/inst/msg_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.574    27.766    design_1_i/main_0/inst/clk40
    SLICE_X38Y42         FDRE                                         r  design_1_i/main_0/inst/msg_reg_r_1/C
                         clock pessimism              0.267    28.034    
                         clock uncertainty           -0.377    27.657    
    SLICE_X38Y42         FDRE (Setup_fdre_C_R)       -0.524    27.133    design_1_i/main_0/inst/msg_reg_r_1
  -------------------------------------------------------------------
                         required time                         27.133    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 19.746    

Slack (MET) :             19.841ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/msgcntr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msgcntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.828ns (19.135%)  route 3.499ns (80.865%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 27.766 - 25.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.752     3.060    design_1_i/main_0/inst/clk40
    SLICE_X39Y43         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     3.516 f  design_1_i/main_0/inst/msgcntr_reg[16]/Q
                         net (fo=3, routed)           0.833     4.349    design_1_i/main_0/inst/msgcntr_reg_n_0_[16]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.473 f  design_1_i/main_0/inst/msgcntr[31]_i_13/O
                         net (fo=2, routed)           0.751     5.224    design_1_i/main_0/inst/msgcntr[31]_i_13_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.348 f  design_1_i/main_0/inst/msgcntr[31]_i_6/O
                         net (fo=29, routed)          1.061     6.409    design_1_i/main_0/inst/msgcntr[31]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  design_1_i/main_0/inst/msgcntr[31]_i_1/O
                         net (fo=46, routed)          0.854     7.387    design_1_i/main_0/inst/sendcntr
    SLICE_X39Y42         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          1.574    27.766    design_1_i/main_0/inst/clk40
    SLICE_X39Y42         FDRE                                         r  design_1_i/main_0/inst/msgcntr_reg[10]/C
                         clock pessimism              0.267    28.034    
                         clock uncertainty           -0.377    27.657    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.429    27.228    design_1_i/main_0/inst/msgcntr_reg[10]
  -------------------------------------------------------------------
                         required time                         27.228    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 19.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/msg_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.464%)  route 0.118ns (45.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.592     0.933    design_1_i/main_0/inst/clk40
    SLICE_X40Y46         FDRE                                         r  design_1_i/main_0/inst/msg_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_i/main_0/inst/msg_reg[160]/Q
                         net (fo=1, routed)           0.118     1.191    design_1_i/main_0/inst/msg_reg_n_0_[160]
    SLICE_X39Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.859     1.229    design_1_i/main_0/inst/clk40
    SLICE_X39Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[161]/C
                         clock pessimism             -0.262     0.967    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.076     1.043    design_1_i/main_0/inst/msg_reg[161]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/msg_reg[151]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.108%)  route 0.118ns (38.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.592     0.933    design_1_i/main_0/inst/clk40
    SLICE_X40Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_i/main_0/inst/msg_reg[151]/Q
                         net (fo=1, routed)           0.118     1.192    design_1_i/main_0/inst/msg_reg_n_0_[151]
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.237 r  design_1_i/main_0/inst/msg[152]_i_1/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/main_0/inst/msg[152]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.859     1.229    design_1_i/main_0/inst/clk40
    SLICE_X38Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[152]/C
                         clock pessimism             -0.262     0.967    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120     1.087    design_1_i/main_0/inst/msg_reg[152]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/msg_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[167]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.592     0.933    design_1_i/main_0/inst/clk40
    SLICE_X41Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_i/main_0/inst/msg_reg[166]/Q
                         net (fo=1, routed)           0.101     1.175    design_1_i/main_0/inst/msg_reg_n_0_[166]
    SLICE_X42Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[167]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.861     1.231    design_1_i/main_0/inst/clk40
    SLICE_X42Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[167]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.059     1.008    design_1_i/main_0/inst/msg_reg[167]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/msg_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[133]_srl2___msg_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.321%)  route 0.177ns (55.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.592     0.933    design_1_i/main_0/inst/clk40
    SLICE_X40Y44         FDRE                                         r  design_1_i/main_0/inst/msg_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_i/main_0/inst/msg_reg[131]/Q
                         net (fo=1, routed)           0.177     1.251    design_1_i/main_0/inst/msg_reg_n_0_[131]
    SLICE_X38Y43         SRL16E                                       r  design_1_i/main_0/inst/msg_reg[133]_srl2___msg_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.859     1.229    design_1_i/main_0/inst/clk40
    SLICE_X38Y43         SRL16E                                       r  design_1_i/main_0/inst/msg_reg[133]_srl2___msg_reg_r_0/CLK
                         clock pessimism             -0.262     0.967    
    SLICE_X38Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.084    design_1_i/main_0/inst/msg_reg[133]_srl2___msg_reg_r_0
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/msg_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[142]_srl3___msg_reg_r_1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.595%)  route 0.175ns (55.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.592     0.933    design_1_i/main_0/inst/clk40
    SLICE_X40Y43         FDRE                                         r  design_1_i/main_0/inst/msg_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_i/main_0/inst/msg_reg[139]/Q
                         net (fo=1, routed)           0.175     1.249    design_1_i/main_0/inst/msg_reg_n_0_[139]
    SLICE_X38Y43         SRL16E                                       r  design_1_i/main_0/inst/msg_reg[142]_srl3___msg_reg_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.859     1.229    design_1_i/main_0/inst/clk40
    SLICE_X38Y43         SRL16E                                       r  design_1_i/main_0/inst/msg_reg[142]_srl3___msg_reg_r_1/CLK
                         clock pessimism             -0.262     0.967    
    SLICE_X38Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.082    design_1_i/main_0/inst/msg_reg[142]_srl3___msg_reg_r_1
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/msg_reg[147]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.592     0.933    design_1_i/main_0/inst/clk40
    SLICE_X43Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_i/main_0/inst/msg_reg[147]/Q
                         net (fo=1, routed)           0.112     1.186    design_1_i/main_0/inst/msg_reg_n_0_[147]
    SLICE_X42Y46         FDRE                                         r  design_1_i/main_0/inst/msg_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.861     1.231    design_1_i/main_0/inst/clk40
    SLICE_X42Y46         FDRE                                         r  design_1_i/main_0/inst/msg_reg[148]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.059     1.008    design_1_i/main_0/inst/msg_reg[148]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/msg_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.592     0.933    design_1_i/main_0/inst/clk40
    SLICE_X41Y43         FDRE                                         r  design_1_i/main_0/inst/msg_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_i/main_0/inst/msg_reg[135]/Q
                         net (fo=1, routed)           0.097     1.170    design_1_i/main_0/inst/msg_reg_n_0_[135]
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.215 r  design_1_i/main_0/inst/msg[136]_i_1/O
                         net (fo=1, routed)           0.000     1.215    design_1_i/main_0/inst/msg[136]_i_1_n_0
    SLICE_X40Y43         FDRE                                         r  design_1_i/main_0/inst/msg_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.861     1.231    design_1_i/main_0/inst/clk40
    SLICE_X40Y43         FDRE                                         r  design_1_i/main_0/inst/msg_reg[136]/C
                         clock pessimism             -0.285     0.946    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.091     1.036    design_1_i/main_0/inst/msg_reg[136]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/msg_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.592     0.933    design_1_i/main_0/inst/clk40
    SLICE_X42Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     1.097 r  design_1_i/main_0/inst/msg_reg[167]/Q
                         net (fo=1, routed)           0.112     1.209    design_1_i/main_0/inst/msg_reg_n_0_[167]
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.254 r  design_1_i/main_0/inst/msg[168]_i_1/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/main_0/inst/msg[168]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  design_1_i/main_0/inst/msg_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.861     1.231    design_1_i/main_0/inst/clk40
    SLICE_X42Y44         FDRE                                         r  design_1_i/main_0/inst/msg_reg[168]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.120     1.069    design_1_i/main_0/inst/msg_reg[168]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/msg_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.592     0.933    design_1_i/main_0/inst/clk40
    SLICE_X41Y43         FDRE                                         r  design_1_i/main_0/inst/msg_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.128     1.061 r  design_1_i/main_0/inst/msg_reg_r_2/Q
                         net (fo=1, routed)           0.053     1.114    design_1_i/main_0/inst/msg_reg_r_2_n_0
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.099     1.213 r  design_1_i/main_0/inst/msg_reg_gate/O
                         net (fo=1, routed)           0.000     1.213    design_1_i/main_0/inst/msg_reg_gate_n_0
    SLICE_X41Y43         FDRE                                         r  design_1_i/main_0/inst/msg_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.861     1.231    design_1_i/main_0/inst/clk40
    SLICE_X41Y43         FDRE                                         r  design_1_i/main_0/inst/msg_reg[144]/C
                         clock pessimism             -0.298     0.933    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.092     1.025    design_1_i/main_0/inst/msg_reg[144]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/msg_reg[150]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.360%)  route 0.117ns (38.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.592     0.933    design_1_i/main_0/inst/clk40
    SLICE_X40Y46         FDRE                                         r  design_1_i/main_0/inst/msg_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_i/main_0/inst/msg_reg[150]/Q
                         net (fo=1, routed)           0.117     1.191    design_1_i/main_0/inst/msg_reg_n_0_[150]
    SLICE_X40Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.236 r  design_1_i/main_0/inst/msg[151]_i_1/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/main_0/inst/msg[151]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80, routed)          0.861     1.231    design_1_i/main_0/inst/clk40
    SLICE_X40Y45         FDRE                                         r  design_1_i/main_0/inst/msg_reg[151]/C
                         clock pessimism             -0.282     0.949    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.092     1.041    design_1_i/main_0/inst/msg_reg[151]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0  design_1_i/main_0/inst/BUFG_clk40/I
Min Period        n/a     BUFG/I      n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     ODDR/C      n/a            1.474         25.000      23.526     OLOGIC_X0Y40   design_1_i/main_0/inst/ODDR_clk40/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X42Y46   design_1_i/main_0/inst/msg_reg[148]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X42Y46   design_1_i/main_0/inst/msg_reg[149]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X40Y46   design_1_i/main_0/inst/msg_reg[150]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X40Y45   design_1_i/main_0/inst/msg_reg[151]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X38Y45   design_1_i/main_0/inst/msg_reg[152]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X38Y45   design_1_i/main_0/inst/msg_reg[153]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X38Y45   design_1_i/main_0/inst/msg_reg[154]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y43   design_1_i/main_0/inst/msg_reg[133]_srl2___msg_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y43   design_1_i/main_0/inst/msg_reg[133]_srl2___msg_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y43   design_1_i/main_0/inst/msg_reg[142]_srl3___msg_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y43   design_1_i/main_0/inst/msg_reg[142]_srl3___msg_reg_r_1/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y46   design_1_i/main_0/inst/msg_reg[148]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y46   design_1_i/main_0/inst/msg_reg[148]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y46   design_1_i/main_0/inst/msg_reg[149]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y46   design_1_i/main_0/inst/msg_reg[149]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X40Y46   design_1_i/main_0/inst/msg_reg[150]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X40Y46   design_1_i/main_0/inst/msg_reg[150]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y43   design_1_i/main_0/inst/msg_reg[133]_srl2___msg_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y43   design_1_i/main_0/inst/msg_reg[133]_srl2___msg_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y43   design_1_i/main_0/inst/msg_reg[142]_srl3___msg_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X38Y43   design_1_i/main_0/inst/msg_reg[142]_srl3___msg_reg_r_1/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y46   design_1_i/main_0/inst/msg_reg[148]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y46   design_1_i/main_0/inst/msg_reg[148]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y46   design_1_i/main_0/inst/msg_reg[149]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y46   design_1_i/main_0/inst/msg_reg[149]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X40Y46   design_1_i/main_0/inst/msg_reg[150]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X40Y46   design_1_i/main_0/inst/msg_reg[150]/C



