;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11.7.2018. 14:25:53
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x17150000  	5909
0x0008	0x16F90000  	5881
0x000C	0x16F90000  	5881
0x0010	0x16F90000  	5881
0x0014	0x16F90000  	5881
0x0018	0x16F90000  	5881
0x001C	0x16F90000  	5881
0x0020	0x16F90000  	5881
0x0024	0x16F90000  	5881
0x0028	0x16F90000  	5881
0x002C	0x16F90000  	5881
0x0030	0x16F90000  	5881
0x0034	0x16F90000  	5881
0x0038	0x16F90000  	5881
0x003C	0x16F90000  	5881
0x0040	0x16F90000  	5881
0x0044	0x16F90000  	5881
0x0048	0x16F90000  	5881
0x004C	0x16F90000  	5881
0x0050	0x16F90000  	5881
0x0054	0x16F90000  	5881
0x0058	0x16F90000  	5881
0x005C	0x16F90000  	5881
0x0060	0x16F90000  	5881
0x0064	0x16F90000  	5881
0x0068	0x16F90000  	5881
0x006C	0x16F90000  	5881
0x0070	0x16F90000  	5881
0x0074	0x16F90000  	5881
0x0078	0x16F90000  	5881
0x007C	0x16F90000  	5881
0x0080	0x16F90000  	5881
0x0084	0x16F90000  	5881
0x0088	0x16F90000  	5881
0x008C	0x16F90000  	5881
0x0090	0x16F90000  	5881
0x0094	0x16F90000  	5881
0x0098	0x16F90000  	5881
0x009C	0x16F90000  	5881
0x00A0	0x16F90000  	5881
0x00A4	0x16F90000  	5881
0x00A8	0x16F90000  	5881
0x00AC	0x16F90000  	5881
0x00B0	0x16F90000  	5881
0x00B4	0x16F90000  	5881
0x00B8	0x16F90000  	5881
0x00BC	0x16F90000  	5881
0x00C0	0x16F90000  	5881
0x00C4	0x16F90000  	5881
0x00C8	0x16F90000  	5881
0x00CC	0x16F90000  	5881
0x00D0	0x16F90000  	5881
0x00D4	0x16F90000  	5881
0x00D8	0x16F90000  	5881
0x00DC	0x16F90000  	5881
0x00E0	0x16F90000  	5881
0x00E4	0x16F90000  	5881
0x00E8	0x16F90000  	5881
0x00EC	0x16F90000  	5881
0x00F0	0x16F90000  	5881
0x00F4	0x16F90000  	5881
0x00F8	0x16F90000  	5881
0x00FC	0x16F90000  	5881
0x0100	0x16F90000  	5881
0x0104	0x16F90000  	5881
0x0108	0x16F90000  	5881
0x010C	0x16F90000  	5881
0x0110	0x16F90000  	5881
0x0114	0x16F90000  	5881
0x0118	0x16F90000  	5881
0x011C	0x16F90000  	5881
0x0120	0x16F90000  	5881
0x0124	0x16F90000  	5881
0x0128	0x16F90000  	5881
0x012C	0x16F90000  	5881
0x0130	0x16F90000  	5881
0x0134	0x16F90000  	5881
0x0138	0x16F90000  	5881
0x013C	0x16F90000  	5881
0x0140	0x16F90000  	5881
0x0144	0x16F90000  	5881
0x0148	0x16F90000  	5881
0x014C	0x16F90000  	5881
; end of ____SysVT
_main:
;Click_Boost_INV_STM.c, 80 :: 		void main()
0x1714	0xF000F80E  BL	5940
0x1718	0xF000F96A  BL	6640
0x171C	0xF7FFFFF0  BL	5888
0x1720	0xF000F926  BL	6512
;Click_Boost_INV_STM.c, 82 :: 		systemInit();
0x1724	0xF7FFFF90  BL	_systemInit+0
;Click_Boost_INV_STM.c, 83 :: 		applicationInit();
0x1728	0xF7FFFFAC  BL	_applicationInit+0
;Click_Boost_INV_STM.c, 85 :: 		while (1)
L_main18:
;Click_Boost_INV_STM.c, 87 :: 		applicationTask();
0x172C	0xF7FFFEE0  BL	_applicationTask+0
;Click_Boost_INV_STM.c, 88 :: 		}
0x1730	0xE7FC    B	L_main18
;Click_Boost_INV_STM.c, 89 :: 		}
L_end_main:
L__main_end_loop:
0x1732	0xE7FE    B	L__main_end_loop
; end of _main
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x16BC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x16BE	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x16C2	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x16C6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x16CA	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x16CC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x16D0	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x16D2	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x16D4	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x16D6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x16DA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x16DE	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x16E0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x16E4	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x16E6	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x16E8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x16EC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x16F0	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x16F2	0xB001    ADD	SP, SP, #4
0x16F4	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_Boost_INV_STM.c, 34 :: 		void systemInit()
0x1648	0xB081    SUB	SP, SP, #4
0x164A	0xF8CDE000  STR	LR, [SP, #0]
;Click_Boost_INV_STM.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x164E	0x2200    MOVS	R2, #0
0x1650	0x2101    MOVS	R1, #1
0x1652	0x2000    MOVS	R0, #0
0x1654	0xF7FFFE90  BL	_mikrobus_gpioInit+0
;Click_Boost_INV_STM.c, 37 :: 		mikrobus_i2cInit( _MIKROBUS1, &_BOOSTINV_I2C_CFG[0] );
0x1658	0x4809    LDR	R0, [PC, #36]
0x165A	0x4601    MOV	R1, R0
0x165C	0x2000    MOVS	R0, #0
0x165E	0xF7FFFEEF  BL	_mikrobus_i2cInit+0
;Click_Boost_INV_STM.c, 38 :: 		Delay_ms( 100 );
0x1662	0xF644777F  MOVW	R7, #20351
0x1666	0xF2C00712  MOVT	R7, #18
L_systemInit0:
0x166A	0x1E7F    SUBS	R7, R7, #1
0x166C	0xD1FD    BNE	L_systemInit0
0x166E	0xBF00    NOP
0x1670	0xBF00    NOP
0x1672	0xBF00    NOP
0x1674	0xBF00    NOP
0x1676	0xBF00    NOP
;Click_Boost_INV_STM.c, 39 :: 		}
L_end_systemInit:
0x1678	0xF8DDE000  LDR	LR, [SP, #0]
0x167C	0xB001    ADD	SP, SP, #4
0x167E	0x4770    BX	LR
0x1680	0x196C0000  	__BOOSTINV_I2C_CFG+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1378	0xB081    SUB	SP, SP, #4
0x137A	0xF8CDE000  STR	LR, [SP, #0]
0x137E	0xFA5FF981  UXTB	R9, R1
0x1382	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x1386	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x1388	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x138C	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x1390	0xF7FFFE82  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x1394	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x1396	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x139A	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x139E	0xF7FFFD83  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x13A2	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x13A4	0x2001    MOVS	R0, #1
0x13A6	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x13A8	0x2800    CMP	R0, #0
0x13AA	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x13AC	0x2801    CMP	R0, #1
0x13AE	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x13B0	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x13B2	0xF8DDE000  LDR	LR, [SP, #0]
0x13B6	0xB001    ADD	SP, SP, #4
0x13B8	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1098	0xB081    SUB	SP, SP, #4
0x109A	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x109E	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x10A0	0x2901    CMP	R1, #1
0x10A2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x10A4	0xF2400110  MOVW	R1, #16
0x10A8	0x4865    LDR	R0, [PC, #404]
0x10AA	0xF7FFFDD1  BL	_GPIO_Digital_Input+0
0x10AE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x10B0	0xF2400110  MOVW	R1, #16
0x10B4	0x4862    LDR	R0, [PC, #392]
0x10B6	0xF7FFFDA5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x10BA	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x10BC	0x2901    CMP	R1, #1
0x10BE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x10C0	0xF2400104  MOVW	R1, #4
0x10C4	0x485F    LDR	R0, [PC, #380]
0x10C6	0xF7FFFDC3  BL	_GPIO_Digital_Input+0
0x10CA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x10CC	0xF2400104  MOVW	R1, #4
0x10D0	0x485C    LDR	R0, [PC, #368]
0x10D2	0xF7FFFD97  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x10D6	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x10D8	0x2901    CMP	R1, #1
0x10DA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x10DC	0xF2420100  MOVW	R1, #8192
0x10E0	0x4859    LDR	R0, [PC, #356]
0x10E2	0xF7FFFDB5  BL	_GPIO_Digital_Input+0
0x10E6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x10E8	0xF2420100  MOVW	R1, #8192
0x10EC	0x4856    LDR	R0, [PC, #344]
0x10EE	0xF7FFFD89  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x10F2	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x10F4	0x2901    CMP	R1, #1
0x10F6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x10F8	0xF2404100  MOVW	R1, #1024
0x10FC	0x4851    LDR	R0, [PC, #324]
0x10FE	0xF7FFFDA7  BL	_GPIO_Digital_Input+0
0x1102	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x1104	0xF2404100  MOVW	R1, #1024
0x1108	0x484E    LDR	R0, [PC, #312]
0x110A	0xF7FFFD7B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x110E	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x1110	0x2901    CMP	R1, #1
0x1112	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x1114	0xF6400100  MOVW	R1, #2048
0x1118	0x484A    LDR	R0, [PC, #296]
0x111A	0xF7FFFD99  BL	_GPIO_Digital_Input+0
0x111E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x1120	0xF6400100  MOVW	R1, #2048
0x1124	0x4847    LDR	R0, [PC, #284]
0x1126	0xF7FFFD6D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x112A	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x112C	0x2901    CMP	R1, #1
0x112E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x1130	0xF2410100  MOVW	R1, #4096
0x1134	0x4843    LDR	R0, [PC, #268]
0x1136	0xF7FFFD8B  BL	_GPIO_Digital_Input+0
0x113A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x113C	0xF2410100  MOVW	R1, #4096
0x1140	0x4840    LDR	R0, [PC, #256]
0x1142	0xF7FFFD5F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x1146	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x1148	0x2901    CMP	R1, #1
0x114A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x114C	0xF2400101  MOVW	R1, #1
0x1150	0x483B    LDR	R0, [PC, #236]
0x1152	0xF7FFFD7D  BL	_GPIO_Digital_Input+0
0x1156	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x1158	0xF2400101  MOVW	R1, #1
0x115C	0x4838    LDR	R0, [PC, #224]
0x115E	0xF7FFFD51  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x1162	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x1164	0x2901    CMP	R1, #1
0x1166	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x1168	0xF2404100  MOVW	R1, #1024
0x116C	0x4836    LDR	R0, [PC, #216]
0x116E	0xF7FFFD6F  BL	_GPIO_Digital_Input+0
0x1172	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x1174	0xF2404100  MOVW	R1, #1024
0x1178	0x4833    LDR	R0, [PC, #204]
0x117A	0xF7FFFD43  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x117E	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x1180	0x2901    CMP	R1, #1
0x1182	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x1184	0xF2402100  MOVW	R1, #512
0x1188	0x482F    LDR	R0, [PC, #188]
0x118A	0xF7FFFD61  BL	_GPIO_Digital_Input+0
0x118E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x1190	0xF2402100  MOVW	R1, #512
0x1194	0x482C    LDR	R0, [PC, #176]
0x1196	0xF7FFFD35  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x119A	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x119C	0x2901    CMP	R1, #1
0x119E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x11A0	0xF2401100  MOVW	R1, #256
0x11A4	0x4828    LDR	R0, [PC, #160]
0x11A6	0xF7FFFD53  BL	_GPIO_Digital_Input+0
0x11AA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x11AC	0xF2401100  MOVW	R1, #256
0x11B0	0x4825    LDR	R0, [PC, #148]
0x11B2	0xF7FFFD27  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x11B6	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x11B8	0x2901    CMP	R1, #1
0x11BA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x11BC	0xF2400140  MOVW	R1, #64
0x11C0	0x4822    LDR	R0, [PC, #136]
0x11C2	0xF7FFFD45  BL	_GPIO_Digital_Input+0
0x11C6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x11C8	0xF2400140  MOVW	R1, #64
0x11CC	0x481F    LDR	R0, [PC, #124]
0x11CE	0xF7FFFD19  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x11D2	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x11D4	0x2901    CMP	R1, #1
0x11D6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x11D8	0xF2400180  MOVW	R1, #128
0x11DC	0x481B    LDR	R0, [PC, #108]
0x11DE	0xF7FFFD37  BL	_GPIO_Digital_Input+0
0x11E2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x11E4	0xF2400180  MOVW	R1, #128
0x11E8	0x4818    LDR	R0, [PC, #96]
0x11EA	0xF7FFFD0B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x11EE	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x11F0	0x2001    MOVS	R0, #1
0x11F2	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x11F4	0x2800    CMP	R0, #0
0x11F6	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x11FA	0x2801    CMP	R0, #1
0x11FC	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x1200	0x2802    CMP	R0, #2
0x1202	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x1206	0x2803    CMP	R0, #3
0x1208	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x120C	0x2804    CMP	R0, #4
0x120E	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x1212	0x2805    CMP	R0, #5
0x1214	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x1218	0x2806    CMP	R0, #6
0x121A	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x121E	0x2807    CMP	R0, #7
0x1220	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x1222	0x2808    CMP	R0, #8
0x1224	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x1226	0x2809    CMP	R0, #9
0x1228	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x122A	0x280A    CMP	R0, #10
0x122C	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x122E	0x280B    CMP	R0, #11
0x1230	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1232	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x1234	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x1236	0xF8DDE000  LDR	LR, [SP, #0]
0x123A	0xB001    ADD	SP, SP, #4
0x123C	0x4770    BX	LR
0x123E	0xBF00    NOP
0x1240	0x08004001  	GPIOA_BASE+0
0x1244	0x10004001  	GPIOC_BASE+0
0x1248	0x14004001  	GPIOD_BASE+0
0x124C	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C50	0xB081    SUB	SP, SP, #4
0x0C52	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x0C56	0xF04F0242  MOV	R2, #66
0x0C5A	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0C5C	0xF7FFFD3A  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x0C60	0xF8DDE000  LDR	LR, [SP, #0]
0x0C64	0xB001    ADD	SP, SP, #4
0x0C66	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x06D4	0xB081    SUB	SP, SP, #4
0x06D6	0xF8CDE000  STR	LR, [SP, #0]
0x06DA	0xB28C    UXTH	R4, R1
0x06DC	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x06DE	0x4B77    LDR	R3, [PC, #476]
0x06E0	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x06E4	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x06E6	0x4618    MOV	R0, R3
0x06E8	0xF7FFFD9E  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x06EC	0xF1B40FFF  CMP	R4, #255
0x06F0	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x06F2	0x4B73    LDR	R3, [PC, #460]
0x06F4	0x429D    CMP	R5, R3
0x06F6	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x06F8	0xF04F3333  MOV	R3, #858993459
0x06FC	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x06FE	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0700	0x2D42    CMP	R5, #66
0x0702	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0704	0xF04F3344  MOV	R3, #1145324612
0x0708	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x070A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x070C	0xF64F73FF  MOVW	R3, #65535
0x0710	0x429C    CMP	R4, R3
0x0712	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0714	0x4B6A    LDR	R3, [PC, #424]
0x0716	0x429D    CMP	R5, R3
0x0718	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x071A	0xF04F3333  MOV	R3, #858993459
0x071E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0720	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0722	0xF04F3333  MOV	R3, #858993459
0x0726	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0728	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x072A	0x2D42    CMP	R5, #66
0x072C	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x072E	0xF04F3344  MOV	R3, #1145324612
0x0732	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0734	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0736	0xF04F3344  MOV	R3, #1145324612
0x073A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x073C	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x073E	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0740	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0742	0xF0050301  AND	R3, R5, #1
0x0746	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0748	0x2100    MOVS	R1, #0
0x074A	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x074C	0xF0050302  AND	R3, R5, #2
0x0750	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0752	0xF40573C0  AND	R3, R5, #384
0x0756	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0758	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x075A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x075C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x075E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0760	0xF0050304  AND	R3, R5, #4
0x0764	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0766	0xF0050320  AND	R3, R5, #32
0x076A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x076C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x076E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0770	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0772	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0774	0xF0050308  AND	R3, R5, #8
0x0778	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x077A	0xF0050320  AND	R3, R5, #32
0x077E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0780	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0782	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0784	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0786	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0788	0x4B4E    LDR	R3, [PC, #312]
0x078A	0xEA050303  AND	R3, R5, R3, LSL #0
0x078E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0790	0x2003    MOVS	R0, #3
0x0792	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0794	0xF4057300  AND	R3, R5, #512
0x0798	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x079A	0x2002    MOVS	R0, #2
0x079C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x079E	0xF4056380  AND	R3, R5, #1024
0x07A2	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x07A4	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x07A6	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x07A8	0xF005030C  AND	R3, R5, #12
0x07AC	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x07AE	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x07B0	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x07B2	0xF00403FF  AND	R3, R4, #255
0x07B6	0xB29B    UXTH	R3, R3
0x07B8	0x2B00    CMP	R3, #0
0x07BA	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x07BC	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x07BE	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x07C0	0xFA1FF884  UXTH	R8, R4
0x07C4	0x4632    MOV	R2, R6
0x07C6	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x07C8	0x2808    CMP	R0, #8
0x07CA	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x07CC	0xF04F0301  MOV	R3, #1
0x07D0	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x07D4	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x07D8	0x42A3    CMP	R3, R4
0x07DA	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x07DC	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x07DE	0xF04F030F  MOV	R3, #15
0x07E2	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x07E4	0x43DB    MVN	R3, R3
0x07E6	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x07EA	0xFA01F305  LSL	R3, R1, R5
0x07EE	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x07F2	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x07F4	0xF4067381  AND	R3, R6, #258
0x07F8	0xF5B37F81  CMP	R3, #258
0x07FC	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x07FE	0xF2020414  ADDW	R4, R2, #20
0x0802	0xF04F0301  MOV	R3, #1
0x0806	0x4083    LSLS	R3, R0
0x0808	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x080A	0xF0060382  AND	R3, R6, #130
0x080E	0x2B82    CMP	R3, #130
0x0810	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0812	0xF2020410  ADDW	R4, R2, #16
0x0816	0xF04F0301  MOV	R3, #1
0x081A	0x4083    LSLS	R3, R0
0x081C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x081E	0x462F    MOV	R7, R5
0x0820	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0822	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0824	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0826	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0828	0xFA1FF088  UXTH	R0, R8
0x082C	0x460F    MOV	R7, R1
0x082E	0x4631    MOV	R1, R6
0x0830	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0832	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0834	0x460F    MOV	R7, R1
0x0836	0x4629    MOV	R1, R5
0x0838	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x083A	0xF1B00FFF  CMP	R0, #255
0x083E	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0840	0x1D33    ADDS	R3, R6, #4
0x0842	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0846	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0848	0x2A08    CMP	R2, #8
0x084A	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x084C	0xF2020408  ADDW	R4, R2, #8
0x0850	0xF04F0301  MOV	R3, #1
0x0854	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0858	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x085C	0x42A3    CMP	R3, R4
0x085E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0860	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0862	0xF04F030F  MOV	R3, #15
0x0866	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0868	0x43DB    MVN	R3, R3
0x086A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x086E	0xFA07F305  LSL	R3, R7, R5
0x0872	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0876	0xF4017381  AND	R3, R1, #258
0x087A	0xF5B37F81  CMP	R3, #258
0x087E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0880	0xF2060514  ADDW	R5, R6, #20
0x0884	0xF2020408  ADDW	R4, R2, #8
0x0888	0xF04F0301  MOV	R3, #1
0x088C	0x40A3    LSLS	R3, R4
0x088E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0890	0xF0010382  AND	R3, R1, #130
0x0894	0x2B82    CMP	R3, #130
0x0896	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0898	0xF2060510  ADDW	R5, R6, #16
0x089C	0xF2020408  ADDW	R4, R2, #8
0x08A0	0xF04F0301  MOV	R3, #1
0x08A4	0x40A3    LSLS	R3, R4
0x08A6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x08A8	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x08AA	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x08AC	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x08AE	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x08B0	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x08B4	0xF8DDE000  LDR	LR, [SP, #0]
0x08B8	0xB001    ADD	SP, SP, #4
0x08BA	0x4770    BX	LR
0x08BC	0xFC00FFFF  	#-1024
0x08C0	0x00140008  	#524308
0x08C4	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0228	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x022A	0x4919    LDR	R1, [PC, #100]
0x022C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0230	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0232	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0234	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0236	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0238	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x023A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x023C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x023E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0240	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0242	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0244	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0246	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0248	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x024A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x024C	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x024E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0252	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0254	0x490F    LDR	R1, [PC, #60]
0x0256	0x4288    CMP	R0, R1
0x0258	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x025A	0x490F    LDR	R1, [PC, #60]
0x025C	0x4288    CMP	R0, R1
0x025E	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0260	0x490E    LDR	R1, [PC, #56]
0x0262	0x4288    CMP	R0, R1
0x0264	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0266	0x490E    LDR	R1, [PC, #56]
0x0268	0x4288    CMP	R0, R1
0x026A	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x026C	0x490D    LDR	R1, [PC, #52]
0x026E	0x4288    CMP	R0, R1
0x0270	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0272	0x490D    LDR	R1, [PC, #52]
0x0274	0x4288    CMP	R0, R1
0x0276	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0278	0x490C    LDR	R1, [PC, #48]
0x027A	0x4288    CMP	R0, R1
0x027C	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x027E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0280	0x490B    LDR	R1, [PC, #44]
0x0282	0x6809    LDR	R1, [R1, #0]
0x0284	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0288	0x4909    LDR	R1, [PC, #36]
0x028A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x028C	0xB001    ADD	SP, SP, #4
0x028E	0x4770    BX	LR
0x0290	0xFC00FFFF  	#-1024
0x0294	0x08004001  	#1073809408
0x0298	0x0C004001  	#1073810432
0x029C	0x10004001  	#1073811456
0x02A0	0x14004001  	#1073812480
0x02A4	0x18004001  	#1073813504
0x02A8	0x1C004001  	#1073814528
0x02AC	0x20004001  	#1073815552
0x02B0	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C04	0xB081    SUB	SP, SP, #4
0x0C06	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x0C0A	0x4A04    LDR	R2, [PC, #16]
0x0C0C	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0C0E	0xF7FFFD61  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0C12	0xF8DDE000  LDR	LR, [SP, #0]
0x0C16	0xB001    ADD	SP, SP, #4
0x0C18	0x4770    BX	LR
0x0C1A	0xBF00    NOP
0x0C1C	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x0EA8	0xB081    SUB	SP, SP, #4
0x0EAA	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x0EAE	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x0EB0	0x2901    CMP	R1, #1
0x0EB2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x0EB4	0xF2400120  MOVW	R1, #32
0x0EB8	0x4865    LDR	R0, [PC, #404]
0x0EBA	0xF7FFFEC9  BL	_GPIO_Digital_Input+0
0x0EBE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x0EC0	0xF2400120  MOVW	R1, #32
0x0EC4	0x4862    LDR	R0, [PC, #392]
0x0EC6	0xF7FFFE9D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x0ECA	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x0ECC	0x2901    CMP	R1, #1
0x0ECE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x0ED0	0xF2400108  MOVW	R1, #8
0x0ED4	0x485F    LDR	R0, [PC, #380]
0x0ED6	0xF7FFFEBB  BL	_GPIO_Digital_Input+0
0x0EDA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x0EDC	0xF2400108  MOVW	R1, #8
0x0EE0	0x485C    LDR	R0, [PC, #368]
0x0EE2	0xF7FFFE8F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x0EE6	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x0EE8	0x2901    CMP	R1, #1
0x0EEA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x0EEC	0xF2440100  MOVW	R1, #16384
0x0EF0	0x4859    LDR	R0, [PC, #356]
0x0EF2	0xF7FFFEAD  BL	_GPIO_Digital_Input+0
0x0EF6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x0EF8	0xF2440100  MOVW	R1, #16384
0x0EFC	0x4856    LDR	R0, [PC, #344]
0x0EFE	0xF7FFFE81  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x0F02	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x0F04	0x2901    CMP	R1, #1
0x0F06	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x0F08	0xF2404100  MOVW	R1, #1024
0x0F0C	0x4851    LDR	R0, [PC, #324]
0x0F0E	0xF7FFFE9F  BL	_GPIO_Digital_Input+0
0x0F12	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x0F14	0xF2404100  MOVW	R1, #1024
0x0F18	0x484E    LDR	R0, [PC, #312]
0x0F1A	0xF7FFFE73  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x0F1E	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x0F20	0x2901    CMP	R1, #1
0x0F22	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x0F24	0xF6400100  MOVW	R1, #2048
0x0F28	0x484A    LDR	R0, [PC, #296]
0x0F2A	0xF7FFFE91  BL	_GPIO_Digital_Input+0
0x0F2E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x0F30	0xF6400100  MOVW	R1, #2048
0x0F34	0x4847    LDR	R0, [PC, #284]
0x0F36	0xF7FFFE65  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x0F3A	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x0F3C	0x2901    CMP	R1, #1
0x0F3E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x0F40	0xF2410100  MOVW	R1, #4096
0x0F44	0x4843    LDR	R0, [PC, #268]
0x0F46	0xF7FFFE83  BL	_GPIO_Digital_Input+0
0x0F4A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x0F4C	0xF2410100  MOVW	R1, #4096
0x0F50	0x4840    LDR	R0, [PC, #256]
0x0F52	0xF7FFFE57  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x0F56	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x0F58	0x2901    CMP	R1, #1
0x0F5A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x0F5C	0xF2410100  MOVW	R1, #4096
0x0F60	0x483D    LDR	R0, [PC, #244]
0x0F62	0xF7FFFE75  BL	_GPIO_Digital_Input+0
0x0F66	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x0F68	0xF2410100  MOVW	R1, #4096
0x0F6C	0x483A    LDR	R0, [PC, #232]
0x0F6E	0xF7FFFE49  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x0F72	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x0F74	0x2901    CMP	R1, #1
0x0F76	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x0F78	0xF6400100  MOVW	R1, #2048
0x0F7C	0x4836    LDR	R0, [PC, #216]
0x0F7E	0xF7FFFE67  BL	_GPIO_Digital_Input+0
0x0F82	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x0F84	0xF6400100  MOVW	R1, #2048
0x0F88	0x4833    LDR	R0, [PC, #204]
0x0F8A	0xF7FFFE3B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x0F8E	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x0F90	0x2901    CMP	R1, #1
0x0F92	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x0F94	0xF2400140  MOVW	R1, #64
0x0F98	0x482F    LDR	R0, [PC, #188]
0x0F9A	0xF7FFFE59  BL	_GPIO_Digital_Input+0
0x0F9E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x0FA0	0xF2400140  MOVW	R1, #64
0x0FA4	0x482C    LDR	R0, [PC, #176]
0x0FA6	0xF7FFFE2D  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x0FAA	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x0FAC	0x2901    CMP	R1, #1
0x0FAE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x0FB0	0xF2400120  MOVW	R1, #32
0x0FB4	0x4828    LDR	R0, [PC, #160]
0x0FB6	0xF7FFFE4B  BL	_GPIO_Digital_Input+0
0x0FBA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x0FBC	0xF2400120  MOVW	R1, #32
0x0FC0	0x4825    LDR	R0, [PC, #148]
0x0FC2	0xF7FFFE1F  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x0FC6	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x0FC8	0x2901    CMP	R1, #1
0x0FCA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x0FCC	0xF2400140  MOVW	R1, #64
0x0FD0	0x4822    LDR	R0, [PC, #136]
0x0FD2	0xF7FFFE3D  BL	_GPIO_Digital_Input+0
0x0FD6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x0FD8	0xF2400140  MOVW	R1, #64
0x0FDC	0x481F    LDR	R0, [PC, #124]
0x0FDE	0xF7FFFE11  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x0FE2	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x0FE4	0x2901    CMP	R1, #1
0x0FE6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x0FE8	0xF2400180  MOVW	R1, #128
0x0FEC	0x481B    LDR	R0, [PC, #108]
0x0FEE	0xF7FFFE2F  BL	_GPIO_Digital_Input+0
0x0FF2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x0FF4	0xF2400180  MOVW	R1, #128
0x0FF8	0x4818    LDR	R0, [PC, #96]
0x0FFA	0xF7FFFE03  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x0FFE	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x1000	0x2001    MOVS	R0, #1
0x1002	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x1004	0x2800    CMP	R0, #0
0x1006	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x100A	0x2801    CMP	R0, #1
0x100C	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x1010	0x2802    CMP	R0, #2
0x1012	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x1016	0x2803    CMP	R0, #3
0x1018	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x101C	0x2804    CMP	R0, #4
0x101E	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x1022	0x2805    CMP	R0, #5
0x1024	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x1028	0x2806    CMP	R0, #6
0x102A	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x102E	0x2807    CMP	R0, #7
0x1030	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x1032	0x2808    CMP	R0, #8
0x1034	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x1036	0x2809    CMP	R0, #9
0x1038	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x103A	0x280A    CMP	R0, #10
0x103C	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x103E	0x280B    CMP	R0, #11
0x1040	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x1042	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x1044	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x1046	0xF8DDE000  LDR	LR, [SP, #0]
0x104A	0xB001    ADD	SP, SP, #4
0x104C	0x4770    BX	LR
0x104E	0xBF00    NOP
0x1050	0x08004001  	GPIOA_BASE+0
0x1054	0x10004001  	GPIOC_BASE+0
0x1058	0x14004001  	GPIOD_BASE+0
0x105C	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_mikrobus_i2cInit:
;easymx_v7_STM32F107VC.c, 222 :: 		T_mikrobus_ret mikrobus_i2cInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1440	0xB081    SUB	SP, SP, #4
0x1442	0xF8CDE000  STR	LR, [SP, #0]
0x1446	0x468B    MOV	R11, R1
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 44 (R11)
;easymx_v7_STM32F107VC.c, 224 :: 		switch( bus )
0x1448	0xE009    B	L_mikrobus_i2cInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 227 :: 		case _MIKROBUS1 : return _i2cInit_1( cfg );
L_mikrobus_i2cInit85:
0x144A	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x144C	0xF7FFFD1C  BL	easymx_v7_STM32F107VC__i2cInit_1+0
0x1450	0xE00A    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 230 :: 		case _MIKROBUS2 : return _i2cInit_2( cfg );
L_mikrobus_i2cInit86:
; cfg start address is: 44 (R11)
0x1452	0x4658    MOV	R0, R11
; cfg end address is: 44 (R11)
0x1454	0xF7FFFD08  BL	easymx_v7_STM32F107VC__i2cInit_2+0
0x1458	0xE006    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 244 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_i2cInit87:
0x145A	0x2001    MOVS	R0, #1
0x145C	0xE004    B	L_end_mikrobus_i2cInit
;easymx_v7_STM32F107VC.c, 245 :: 		}
L_mikrobus_i2cInit83:
; cfg start address is: 44 (R11)
; bus start address is: 0 (R0)
0x145E	0x2800    CMP	R0, #0
0x1460	0xD0F3    BEQ	L_mikrobus_i2cInit85
0x1462	0x2801    CMP	R0, #1
0x1464	0xD0F5    BEQ	L_mikrobus_i2cInit86
; bus end address is: 0 (R0)
; cfg end address is: 44 (R11)
0x1466	0xE7F8    B	L_mikrobus_i2cInit87
;easymx_v7_STM32F107VC.c, 248 :: 		}
L_end_mikrobus_i2cInit:
0x1468	0xF8DDE000  LDR	LR, [SP, #0]
0x146C	0xB001    ADD	SP, SP, #4
0x146E	0x4770    BX	LR
; end of _mikrobus_i2cInit
easymx_v7_STM32F107VC__i2cInit_1:
;__em_f107vc_i2c.c, 29 :: 		static T_mikrobus_ret _i2cInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x0E88	0xB081    SUB	SP, SP, #4
0x0E8A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_i2c.c, 31 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x0E8E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x0E90	0x4608    MOV	R0, R1
0x0E92	0x4904    LDR	R1, [PC, #16]
0x0E94	0xF7FFFF48  BL	_I2C1_Init_Advanced+0
;__em_f107vc_i2c.c, 32 :: 		return _MIKROBUS_OK;
0x0E98	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_i2c.c, 33 :: 		}
L_end__i2cInit_1:
0x0E9A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E9E	0xB001    ADD	SP, SP, #4
0x0EA0	0x4770    BX	LR
0x0EA2	0xBF00    NOP
0x0EA4	0x18780000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F107VC__i2cInit_1
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 544 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x0D28	0xB081    SUB	SP, SP, #4
0x0D2A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 545 :: 		
0x0D2E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0D30	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x0D32	0x4803    LDR	R0, [PC, #12]
0x0D34	0xF7FFFBF4  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 546 :: 		
L_end_I2C1_Init_Advanced:
0x0D38	0xF8DDE000  LDR	LR, [SP, #0]
0x0D3C	0xB001    ADD	SP, SP, #4
0x0D3E	0x4770    BX	LR
0x0D40	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 591 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0520	0xB088    SUB	SP, SP, #32
0x0522	0xF8CDE000  STR	LR, [SP, #0]
0x0526	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 593 :: 		
;__Lib_I2C_12.c, 600 :: 		
0x0528	0x4B55    LDR	R3, [PC, #340]
0x052A	0x4298    CMP	R0, R3
0x052C	0xD10D    BNE	L_I2Cx_Init_Advanced112
;__Lib_I2C_12.c, 601 :: 		
0x052E	0x2401    MOVS	R4, #1
0x0530	0xB264    SXTB	R4, R4
0x0532	0x4B54    LDR	R3, [PC, #336]
0x0534	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 602 :: 		
0x0536	0x4C54    LDR	R4, [PC, #336]
0x0538	0x4B54    LDR	R3, [PC, #336]
0x053A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 603 :: 		
0x053C	0x4C54    LDR	R4, [PC, #336]
0x053E	0x4B55    LDR	R3, [PC, #340]
0x0540	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 604 :: 		
0x0542	0x4C55    LDR	R4, [PC, #340]
0x0544	0x4B55    LDR	R3, [PC, #340]
0x0546	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 605 :: 		
0x0548	0xE00F    B	L_I2Cx_Init_Advanced113
L_I2Cx_Init_Advanced112:
;__Lib_I2C_12.c, 606 :: 		
0x054A	0x4B55    LDR	R3, [PC, #340]
0x054C	0x4298    CMP	R0, R3
0x054E	0xD10C    BNE	L_I2Cx_Init_Advanced114
;__Lib_I2C_12.c, 607 :: 		
0x0550	0x2401    MOVS	R4, #1
0x0552	0xB264    SXTB	R4, R4
0x0554	0x4B53    LDR	R3, [PC, #332]
0x0556	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 608 :: 		
0x0558	0x4C53    LDR	R4, [PC, #332]
0x055A	0x4B4C    LDR	R3, [PC, #304]
0x055C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 609 :: 		
0x055E	0x4C53    LDR	R4, [PC, #332]
0x0560	0x4B4C    LDR	R3, [PC, #304]
0x0562	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 610 :: 		
0x0564	0x4C52    LDR	R4, [PC, #328]
0x0566	0x4B4D    LDR	R3, [PC, #308]
0x0568	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 611 :: 		
L_I2Cx_Init_Advanced114:
L_I2Cx_Init_Advanced113:
;__Lib_I2C_12.c, 612 :: 		
0x056A	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x056C	0x9002    STR	R0, [SP, #8]
0x056E	0x4610    MOV	R0, R2
0x0570	0xF7FFFEF4  BL	_GPIO_Alternate_Function_Enable+0
0x0574	0x9802    LDR	R0, [SP, #8]
0x0576	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 617 :: 		
0x0578	0x1D03    ADDS	R3, R0, #4
0x057A	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 619 :: 		
0x057C	0xB29C    UXTH	R4, R3
0x057E	0xF06F033F  MVN	R3, #63
0x0582	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0586	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 621 :: 		
0x0588	0xAB03    ADD	R3, SP, #12
0x058A	0x9001    STR	R0, [SP, #4]
0x058C	0x4618    MOV	R0, R3
0x058E	0xF7FFFE91  BL	_RCC_GetClocksFrequency+0
0x0592	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 622 :: 		
; pclk1 start address is: 28 (R7)
0x0594	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 624 :: 		
0x0596	0x9C05    LDR	R4, [SP, #20]
0x0598	0x4B46    LDR	R3, [PC, #280]
0x059A	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x059E	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 625 :: 		
0x05A0	0xB29B    UXTH	R3, R3
0x05A2	0xEA450403  ORR	R4, R5, R3, LSL #0
0x05A6	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 627 :: 		
0x05A8	0x1D03    ADDS	R3, R0, #4
0x05AA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 631 :: 		
0x05AC	0x2400    MOVS	R4, #0
0x05AE	0x6803    LDR	R3, [R0, #0]
0x05B0	0xF3640300  BFI	R3, R4, #0, #1
0x05B4	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 634 :: 		
; tmpreg start address is: 8 (R2)
0x05B6	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 637 :: 		
0x05B8	0x4B3F    LDR	R3, [PC, #252]
0x05BA	0x429E    CMP	R6, R3
0x05BC	0xD812    BHI	L_I2Cx_Init_Advanced115
;__Lib_I2C_12.c, 640 :: 		
0x05BE	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x05C0	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x05C4	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 642 :: 		
0x05C6	0x2C04    CMP	R4, #4
0x05C8	0xD202    BCS	L__I2Cx_Init_Advanced144
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 645 :: 		
; result start address is: 12 (R3)
0x05CA	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x05CC	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 646 :: 		
0x05CE	0xE7FF    B	L_I2Cx_Init_Advanced116
L__I2Cx_Init_Advanced144:
;__Lib_I2C_12.c, 642 :: 		
;__Lib_I2C_12.c, 646 :: 		
L_I2Cx_Init_Advanced116:
;__Lib_I2C_12.c, 648 :: 		
; result start address is: 16 (R4)
0x05D0	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x05D4	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 650 :: 		
0x05D6	0xF2000420  ADDW	R4, R0, #32
0x05DA	0x1C4B    ADDS	R3, R1, #1
0x05DC	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x05DE	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 651 :: 		
0x05E0	0xB291    UXTH	R1, R2
0x05E2	0xE03F    B	L_I2Cx_Init_Advanced117
L_I2Cx_Init_Advanced115:
;__Lib_I2C_12.c, 656 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x05E4	0x2303    MOVS	R3, #3
0x05E6	0xFB06F403  MUL	R4, R6, R3
0x05EA	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x05EE	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 659 :: 		
0x05F2	0x2319    MOVS	R3, #25
0x05F4	0xFB06F503  MUL	R5, R6, R3
0x05F8	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x05FC	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 661 :: 		
0x0600	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 663 :: 		
0x0604	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 665 :: 		
0x0608	0x1B3C    SUB	R4, R7, R4
0x060A	0x1AFB    SUB	R3, R7, R3
0x060C	0x429C    CMP	R4, R3
0x060E	0xD205    BCS	L_I2Cx_Init_Advanced118
;__Lib_I2C_12.c, 666 :: 		
0x0610	0x2303    MOVS	R3, #3
0x0612	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0614	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0618	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 667 :: 		
; result end address is: 16 (R4)
0x061A	0xE006    B	L_I2Cx_Init_Advanced119
L_I2Cx_Init_Advanced118:
;__Lib_I2C_12.c, 669 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x061C	0x2319    MOVS	R3, #25
0x061E	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0620	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0624	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 670 :: 		
0x0626	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 671 :: 		
L_I2Cx_Init_Advanced119:
;__Lib_I2C_12.c, 674 :: 		
; result start address is: 16 (R4)
0x062A	0xF64073FF  MOVW	R3, #4095
0x062E	0xEA040303  AND	R3, R4, R3, LSL #0
0x0632	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced145
;__Lib_I2C_12.c, 677 :: 		
0x0634	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 678 :: 		
0x0638	0xE7FF    B	L_I2Cx_Init_Advanced120
L__I2Cx_Init_Advanced145:
;__Lib_I2C_12.c, 674 :: 		
;__Lib_I2C_12.c, 678 :: 		
L_I2Cx_Init_Advanced120:
;__Lib_I2C_12.c, 680 :: 		
; result start address is: 16 (R4)
0x063A	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x063E	0xB29B    UXTH	R3, R3
0x0640	0x431A    ORRS	R2, R3
0x0642	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 682 :: 		
0x0644	0xF2000520  ADDW	R5, R0, #32
0x0648	0xF240132C  MOVW	R3, #300
0x064C	0xFB01F403  MUL	R4, R1, R3
0x0650	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x0652	0xF24033E8  MOVW	R3, #1000
0x0656	0xFBB4F3F3  UDIV	R3, R4, R3
0x065A	0xB29B    UXTH	R3, R3
0x065C	0x1C5B    ADDS	R3, R3, #1
0x065E	0xB29B    UXTH	R3, R3
0x0660	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x0662	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 683 :: 		
L_I2Cx_Init_Advanced117:
;__Lib_I2C_12.c, 685 :: 		
; tmpreg start address is: 4 (R1)
0x0664	0xF200031C  ADDW	R3, R0, #28
0x0668	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 687 :: 		
0x066A	0x2300    MOVS	R3, #0
0x066C	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 688 :: 		
0x066E	0x2401    MOVS	R4, #1
0x0670	0x6803    LDR	R3, [R0, #0]
0x0672	0xF3640300  BFI	R3, R4, #0, #1
0x0676	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 689 :: 		
L_end_I2Cx_Init_Advanced:
0x0678	0xF8DDE000  LDR	LR, [SP, #0]
0x067C	0xB008    ADD	SP, SP, #32
0x067E	0x4770    BX	LR
0x0680	0x54004000  	I2C1_CR1+0
0x0684	0x03D44242  	RCC_APB1ENR+0
0x0688	0x0B450000  	_I2C1_Start+0
0x068C	0x00342000  	_I2C_Start_Ptr+0
0x0690	0xFFFFFFFF  	_I2C1_Read+0
0x0694	0x00382000  	_I2C_Read_Ptr+0
0x0698	0x0C8D0000  	_I2C1_Write+0
0x069C	0x003C2000  	_I2C_Write_Ptr+0
0x06A0	0x58004000  	I2C2_CR1+0
0x06A4	0x03D84242  	RCC_APB1ENR+0
0x06A8	0x0BA50000  	_I2C2_Start+0
0x06AC	0xFFFFFFFF  	_I2C2_Read+0
0x06B0	0x0C690000  	_I2C2_Write+0
0x06B4	0x4240000F  	#1000000
0x06B8	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x02B4	0xB082    SUB	SP, SP, #8
0x02B6	0xF8CDE000  STR	LR, [SP, #0]
0x02BA	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x02BC	0x4619    MOV	R1, R3
0x02BE	0x9101    STR	R1, [SP, #4]
0x02C0	0xF7FFFFAC  BL	_Get_Fosc_kHz+0
0x02C4	0xF24031E8  MOVW	R1, #1000
0x02C8	0xFB00F201  MUL	R2, R0, R1
0x02CC	0x9901    LDR	R1, [SP, #4]
0x02CE	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x02D0	0x491F    LDR	R1, [PC, #124]
0x02D2	0x7809    LDRB	R1, [R1, #0]
0x02D4	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x02D8	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x02DA	0x491E    LDR	R1, [PC, #120]
0x02DC	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x02DE	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x02E0	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x02E2	0x1D1A    ADDS	R2, R3, #4
0x02E4	0x6819    LDR	R1, [R3, #0]
0x02E6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x02E8	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x02EA	0x4919    LDR	R1, [PC, #100]
0x02EC	0x8809    LDRH	R1, [R1, #0]
0x02EE	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x02F2	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x02F4	0x4917    LDR	R1, [PC, #92]
0x02F6	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x02F8	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x02FA	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x02FC	0xF2030208  ADDW	R2, R3, #8
0x0300	0x1D19    ADDS	R1, R3, #4
0x0302	0x6809    LDR	R1, [R1, #0]
0x0304	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0306	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x0308	0x4911    LDR	R1, [PC, #68]
0x030A	0x8809    LDRH	R1, [R1, #0]
0x030C	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0310	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x0312	0x4910    LDR	R1, [PC, #64]
0x0314	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0316	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0318	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x031A	0xF203020C  ADDW	R2, R3, #12
0x031E	0x1D19    ADDS	R1, R3, #4
0x0320	0x6809    LDR	R1, [R1, #0]
0x0322	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0324	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x0326	0x490A    LDR	R1, [PC, #40]
0x0328	0x8809    LDRH	R1, [R1, #0]
0x032A	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x032E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x0330	0x4909    LDR	R1, [PC, #36]
0x0332	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0334	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0336	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x0338	0xF2030210  ADDW	R2, R3, #16
0x033C	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0340	0x6809    LDR	R1, [R1, #0]
0x0342	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0346	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x0348	0xF8DDE000  LDR	LR, [SP, #0]
0x034C	0xB002    ADD	SP, SP, #8
0x034E	0x4770    BX	LR
0x0350	0x10044002  	RCC_CFGRbits+0
0x0354	0x19440000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0358	0x0DEC0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x021C	0x4801    LDR	R0, [PC, #4]
0x021E	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0220	0x4770    BX	LR
0x0222	0xBF00    NOP
0x0224	0x00242000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x035C	0xB081    SUB	SP, SP, #4
0x035E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0362	0x2201    MOVS	R2, #1
0x0364	0xB252    SXTB	R2, R2
0x0366	0x493E    LDR	R1, [PC, #248]
0x0368	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x036A	0xF2000168  ADDW	R1, R0, #104
0x036E	0x680B    LDR	R3, [R1, #0]
0x0370	0xF06F6100  MVN	R1, #134217728
0x0374	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0378	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x037A	0xF0036100  AND	R1, R3, #134217728
0x037E	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0380	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0382	0xF0024100  AND	R1, R2, #-2147483648
0x0386	0xF1B14F00  CMP	R1, #-2147483648
0x038A	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x038C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x038E	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0390	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0392	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0394	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0396	0xF4042170  AND	R1, R4, #983040
0x039A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x039C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x039E	0xF64F71FF  MOVW	R1, #65535
0x03A2	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x03A6	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x03A8	0xF4041140  AND	R1, R4, #3145728
0x03AC	0xF5B11F40  CMP	R1, #3145728
0x03B0	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x03B2	0xF06F6170  MVN	R1, #251658240
0x03B6	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x03BA	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x03BC	0x492A    LDR	R1, [PC, #168]
0x03BE	0x680A    LDR	R2, [R1, #0]
0x03C0	0xF06F6170  MVN	R1, #251658240
0x03C4	0x400A    ANDS	R2, R1
0x03C6	0x4928    LDR	R1, [PC, #160]
0x03C8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x03CA	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x03CC	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x03CE	0xF4041180  AND	R1, R4, #1048576
0x03D2	0xF5B11F80  CMP	R1, #1048576
0x03D6	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x03D8	0xF04F0103  MOV	R1, #3
0x03DC	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x03DE	0x43C9    MVN	R1, R1
0x03E0	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x03E4	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x03E8	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x03EA	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x03EC	0x0D61    LSRS	R1, R4, #21
0x03EE	0x0109    LSLS	R1, R1, #4
0x03F0	0xFA05F101  LSL	R1, R5, R1
0x03F4	0x43C9    MVN	R1, R1
0x03F6	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x03F8	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x03FC	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x03FE	0x0D61    LSRS	R1, R4, #21
0x0400	0x0109    LSLS	R1, R1, #4
0x0402	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0406	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0408	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x040A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x040E	0xF1B14F00  CMP	R1, #-2147483648
0x0412	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0414	0x4913    LDR	R1, [PC, #76]
0x0416	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0418	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x041A	0x4913    LDR	R1, [PC, #76]
0x041C	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x041E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0422	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0424	0xEA4F018A  LSL	R1, R10, #2
0x0428	0xEB090101  ADD	R1, R9, R1, LSL #0
0x042C	0x6809    LDR	R1, [R1, #0]
0x042E	0xF1B13FFF  CMP	R1, #-1
0x0432	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0434	0xF1090134  ADD	R1, R9, #52
0x0438	0xEA4F038A  LSL	R3, R10, #2
0x043C	0x18C9    ADDS	R1, R1, R3
0x043E	0x6809    LDR	R1, [R1, #0]
0x0440	0x460A    MOV	R2, R1
0x0442	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0446	0x6809    LDR	R1, [R1, #0]
0x0448	0x4608    MOV	R0, R1
0x044A	0x4611    MOV	R1, R2
0x044C	0xF7FFFE9A  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0450	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0454	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0456	0xF8DDE000  LDR	LR, [SP, #0]
0x045A	0xB001    ADD	SP, SP, #4
0x045C	0x4770    BX	LR
0x045E	0xBF00    NOP
0x0460	0x03004242  	RCC_APB2ENRbits+0
0x0464	0x001C4001  	AFIO_MAPR2+0
0x0468	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0184	0xB083    SUB	SP, SP, #12
0x0186	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x018A	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x018E	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0190	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x0192	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0196	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0198	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x019A	0x4A19    LDR	R2, [PC, #100]
0x019C	0x9202    STR	R2, [SP, #8]
0x019E	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x01A0	0x4A18    LDR	R2, [PC, #96]
0x01A2	0x9202    STR	R2, [SP, #8]
0x01A4	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x01A6	0x4A18    LDR	R2, [PC, #96]
0x01A8	0x9202    STR	R2, [SP, #8]
0x01AA	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x01AC	0x4A17    LDR	R2, [PC, #92]
0x01AE	0x9202    STR	R2, [SP, #8]
0x01B0	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x01B2	0x4A17    LDR	R2, [PC, #92]
0x01B4	0x9202    STR	R2, [SP, #8]
0x01B6	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x01B8	0x4A16    LDR	R2, [PC, #88]
0x01BA	0x9202    STR	R2, [SP, #8]
0x01BC	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x01BE	0x4A16    LDR	R2, [PC, #88]
0x01C0	0x9202    STR	R2, [SP, #8]
0x01C2	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x01C4	0x2800    CMP	R0, #0
0x01C6	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x01C8	0x2801    CMP	R0, #1
0x01CA	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x01CC	0x2802    CMP	R0, #2
0x01CE	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x01D0	0x2803    CMP	R0, #3
0x01D2	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x01D4	0x2804    CMP	R0, #4
0x01D6	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x01D8	0x2805    CMP	R0, #5
0x01DA	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x01DC	0x2806    CMP	R0, #6
0x01DE	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x01E0	0x2201    MOVS	R2, #1
0x01E2	0xB212    SXTH	R2, R2
0x01E4	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x01E6	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01EA	0x9802    LDR	R0, [SP, #8]
0x01EC	0x460A    MOV	R2, R1
0x01EE	0xF8BD1004  LDRH	R1, [SP, #4]
0x01F2	0xF000FA6F  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01F6	0xF8DDE000  LDR	LR, [SP, #0]
0x01FA	0xB003    ADD	SP, SP, #12
0x01FC	0x4770    BX	LR
0x01FE	0xBF00    NOP
0x0200	0x08004001  	#1073809408
0x0204	0x0C004001  	#1073810432
0x0208	0x10004001  	#1073811456
0x020C	0x14004001  	#1073812480
0x0210	0x18004001  	#1073813504
0x0214	0x1C004001  	#1073814528
0x0218	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
easymx_v7_STM32F107VC__i2cInit_2:
;__em_f107vc_i2c.c, 35 :: 		static T_mikrobus_ret _i2cInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x0E68	0xB081    SUB	SP, SP, #4
0x0E6A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_i2c.c, 37 :: 		I2C1_Init_Advanced( cfg[0], &_GPIO_MODULE_I2C1_PB67);
0x0E6E	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x0E70	0x4608    MOV	R0, R1
0x0E72	0x4904    LDR	R1, [PC, #16]
0x0E74	0xF7FFFF58  BL	_I2C1_Init_Advanced+0
;__em_f107vc_i2c.c, 38 :: 		return _MIKROBUS_OK;
0x0E78	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_i2c.c, 39 :: 		}
L_end__i2cInit_2:
0x0E7A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E7E	0xB001    ADD	SP, SP, #4
0x0E80	0x4770    BX	LR
0x0E82	0xBF00    NOP
0x0E84	0x18780000  	__GPIO_MODULE_I2C1_PB67+0
; end of easymx_v7_STM32F107VC__i2cInit_2
_applicationInit:
;Click_Boost_INV_STM.c, 41 :: 		void applicationInit()
0x1684	0xB081    SUB	SP, SP, #4
0x1686	0xF8CDE000  STR	LR, [SP, #0]
;Click_Boost_INV_STM.c, 43 :: 		boostinv_i2cDriverInit( (T_BOOSTINV_P)&_MIKROBUS1_GPIO, (T_BOOSTINV_P)&_MIKROBUS1_I2C, 0x31 );
0x168A	0x2231    MOVS	R2, #49
0x168C	0x4909    LDR	R1, [PC, #36]
0x168E	0x480A    LDR	R0, [PC, #40]
0x1690	0xF7FFFEC4  BL	_boostinv_i2cDriverInit+0
;Click_Boost_INV_STM.c, 44 :: 		boostinv_enable();
0x1694	0xF7FFFEAA  BL	_boostinv_enable+0
;Click_Boost_INV_STM.c, 46 :: 		_BOOSTINV_CMD_REGISTER_SELECT_NEG_VOUT |
0x1698	0x2004    MOVS	R0, __BOOSTINV_CMD_REGISTER_SELECT_POS_VOUT
0x169A	0xF0400002  ORR	R0, R0, __BOOSTINV_CMD_REGISTER_SELECT_NEG_VOUT
0x169E	0xB2C0    UXTB	R0, R0
;Click_Boost_INV_STM.c, 47 :: 		_BOOSTINV_CMD_REGISTER_SELECT_CONFIG );
0x16A0	0xF0400001  ORR	R0, R0, __BOOSTINV_CMD_REGISTER_SELECT_CONFIG
0x16A4	0xB2C1    UXTB	R1, R0
;Click_Boost_INV_STM.c, 45 :: 		boostinv_writeByte(_BOOSTINV_REG_COMMAND, _BOOSTINV_CMD_REGISTER_SELECT_POS_VOUT |
0x16A6	0x2004    MOVS	R0, __BOOSTINV_REG_COMMAND
;Click_Boost_INV_STM.c, 47 :: 		_BOOSTINV_CMD_REGISTER_SELECT_CONFIG );
0x16A8	0xF7FFFE88  BL	_boostinv_writeByte+0
;Click_Boost_INV_STM.c, 48 :: 		}
L_end_applicationInit:
0x16AC	0xF8DDE000  LDR	LR, [SP, #0]
0x16B0	0xB001    ADD	SP, SP, #4
0x16B2	0x4770    BX	LR
0x16B4	0x19600000  	__MIKROBUS1_I2C+0
0x16B8	0x18E40000  	__MIKROBUS1_GPIO+0
; end of _applicationInit
_boostinv_i2cDriverInit:
;__boostinv_driver.c, 84 :: 		void boostinv_i2cDriverInit(T_BOOSTINV_P gpioObj, T_BOOSTINV_P i2cObj, uint8_t slave)
; slave start address is: 8 (R2)
; i2cObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x141C	0xB081    SUB	SP, SP, #4
0x141E	0xF8CDE000  STR	LR, [SP, #0]
0x1422	0x4604    MOV	R4, R0
; slave end address is: 8 (R2)
; i2cObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 16 (R4)
; i2cObj start address is: 4 (R1)
; slave start address is: 8 (R2)
;__boostinv_driver.c, 86 :: 		_slaveAddress = slave;
0x1424	0x4B05    LDR	R3, [PC, #20]
0x1426	0x701A    STRB	R2, [R3, #0]
; slave end address is: 8 (R2)
;__boostinv_driver.c, 87 :: 		hal_i2cMap( (T_HAL_P)i2cObj );
0x1428	0x4608    MOV	R0, R1
; i2cObj end address is: 4 (R1)
0x142A	0xF7FFFE21  BL	__boostinv_driver_hal_i2cMap+0
;__boostinv_driver.c, 88 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x142E	0x4620    MOV	R0, R4
; gpioObj end address is: 16 (R4)
0x1430	0xF7FFFE16  BL	__boostinv_driver_hal_gpioMap+0
;__boostinv_driver.c, 89 :: 		}
L_end_boostinv_i2cDriverInit:
0x1434	0xF8DDE000  LDR	LR, [SP, #0]
0x1438	0xB001    ADD	SP, SP, #4
0x143A	0x4770    BX	LR
0x143C	0x001C2000  	__boostinv_driver__slaveAddress+0
; end of _boostinv_i2cDriverInit
__boostinv_driver_hal_i2cMap:
;__hal_stm32.c, 82 :: 		static void hal_i2cMap(T_HAL_P i2cObj)
; i2cObj start address is: 0 (R0)
; i2cObj end address is: 0 (R0)
; i2cObj start address is: 0 (R0)
;__hal_stm32.c, 86 :: 		fp_i2cStart    = tmp->i2cStart;
0x1070	0x6802    LDR	R2, [R0, #0]
0x1072	0x4906    LDR	R1, [PC, #24]
0x1074	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 87 :: 		fp_i2cWrite    = tmp->i2cWrite;
0x1076	0x1D01    ADDS	R1, R0, #4
0x1078	0x680A    LDR	R2, [R1, #0]
0x107A	0x4905    LDR	R1, [PC, #20]
0x107C	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 88 :: 		fp_i2cRead     = tmp->i2cRead;
0x107E	0xF2000108  ADDW	R1, R0, #8
; i2cObj end address is: 0 (R0)
0x1082	0x680A    LDR	R2, [R1, #0]
0x1084	0x4903    LDR	R1, [PC, #12]
0x1086	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 89 :: 		}
L_end_hal_i2cMap:
0x1088	0x4770    BX	LR
0x108A	0xBF00    NOP
0x108C	0x00102000  	__boostinv_driver_fp_i2cStart+0
0x1090	0x00142000  	__boostinv_driver_fp_i2cWrite+0
0x1094	0x00182000  	__boostinv_driver_fp_i2cRead+0
; end of __boostinv_driver_hal_i2cMap
__boostinv_driver_hal_gpioMap:
;__boostinv_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__boostinv_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x1060	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x1062	0x680A    LDR	R2, [R1, #0]
0x1064	0x4901    LDR	R1, [PC, #4]
0x1066	0x600A    STR	R2, [R1, #0]
;__boostinv_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x1068	0x4770    BX	LR
0x106A	0xBF00    NOP
0x106C	0x00202000  	__boostinv_driver_hal_gpio_rstSet+0
; end of __boostinv_driver_hal_gpioMap
_boostinv_enable:
;__boostinv_driver.c, 129 :: 		void boostinv_enable()
0x13EC	0xB081    SUB	SP, SP, #4
0x13EE	0xF8CDE000  STR	LR, [SP, #0]
;__boostinv_driver.c, 131 :: 		hal_gpio_rstSet(0);
0x13F2	0x2000    MOVS	R0, #0
0x13F4	0x4C08    LDR	R4, [PC, #32]
0x13F6	0x6824    LDR	R4, [R4, #0]
0x13F8	0x47A0    BLX	R4
;__boostinv_driver.c, 132 :: 		Delay_100ms();
0x13FA	0xF7FFFCF9  BL	_Delay_100ms+0
;__boostinv_driver.c, 133 :: 		Delay_100ms();
0x13FE	0xF7FFFCF7  BL	_Delay_100ms+0
;__boostinv_driver.c, 134 :: 		hal_gpio_rstSet(1);
0x1402	0x2001    MOVS	R0, #1
0x1404	0x4C04    LDR	R4, [PC, #16]
0x1406	0x6824    LDR	R4, [R4, #0]
0x1408	0x47A0    BLX	R4
;__boostinv_driver.c, 135 :: 		Delay_100ms();
0x140A	0xF7FFFCF1  BL	_Delay_100ms+0
;__boostinv_driver.c, 136 :: 		}
L_end_boostinv_enable:
0x140E	0xF8DDE000  LDR	LR, [SP, #0]
0x1412	0xB001    ADD	SP, SP, #4
0x1414	0x4770    BX	LR
0x1416	0xBF00    NOP
0x1418	0x00202000  	__boostinv_driver_hal_gpio_rstSet+0
; end of _boostinv_enable
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E5C	0x4901    LDR	R1, [PC, #4]
0x0E5E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x0E60	0x4770    BX	LR
0x0E62	0xBF00    NOP
0x0E64	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E2C	0x4901    LDR	R1, [PC, #4]
0x0E2E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x0E30	0x4770    BX	LR
0x0E32	0xBF00    NOP
0x0E34	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E20	0x4901    LDR	R1, [PC, #4]
0x0E22	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0E24	0x4770    BX	LR
0x0E26	0xBF00    NOP
0x0E28	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E14	0x4901    LDR	R1, [PC, #4]
0x0E16	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x0E18	0x4770    BX	LR
0x0E1A	0xBF00    NOP
0x0E1C	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E50	0x4901    LDR	R1, [PC, #4]
0x0E52	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x0E54	0x4770    BX	LR
0x0E56	0xBF00    NOP
0x0E58	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E44	0x4901    LDR	R1, [PC, #4]
0x0E46	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x0E48	0x4770    BX	LR
0x0E4A	0xBF00    NOP
0x0E4C	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E38	0x4901    LDR	R1, [PC, #4]
0x0E3A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x0E3C	0x4770    BX	LR
0x0E3E	0xBF00    NOP
0x0E40	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1250	0x4901    LDR	R1, [PC, #4]
0x1252	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1254	0x4770    BX	LR
0x1256	0xBF00    NOP
0x1258	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x12BC	0x4901    LDR	R1, [PC, #4]
0x12BE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x12C0	0x4770    BX	LR
0x12C2	0xBF00    NOP
0x12C4	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x12B0	0x4901    LDR	R1, [PC, #4]
0x12B2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x12B4	0x4770    BX	LR
0x12B6	0xBF00    NOP
0x12B8	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x12A4	0x4901    LDR	R1, [PC, #4]
0x12A6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x12A8	0x4770    BX	LR
0x12AA	0xBF00    NOP
0x12AC	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x12E0	0x4901    LDR	R1, [PC, #4]
0x12E2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x12E4	0x4770    BX	LR
0x12E6	0xBF00    NOP
0x12E8	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x12D4	0x4901    LDR	R1, [PC, #4]
0x12D6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x12D8	0x4770    BX	LR
0x12DA	0xBF00    NOP
0x12DC	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x12C8	0x4901    LDR	R1, [PC, #4]
0x12CA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x12CC	0x4770    BX	LR
0x12CE	0xBF00    NOP
0x12D0	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1274	0x4901    LDR	R1, [PC, #4]
0x1276	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x1278	0x4770    BX	LR
0x127A	0xBF00    NOP
0x127C	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x125C	0x4901    LDR	R1, [PC, #4]
0x125E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x1260	0x4770    BX	LR
0x1262	0xBF00    NOP
0x1264	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1280	0x4901    LDR	R1, [PC, #4]
0x1282	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x1284	0x4770    BX	LR
0x1286	0xBF00    NOP
0x1288	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x128C	0x4901    LDR	R1, [PC, #4]
0x128E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x1290	0x4770    BX	LR
0x1292	0xBF00    NOP
0x1294	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1298	0x4901    LDR	R1, [PC, #4]
0x129A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x129C	0x4770    BX	LR
0x129E	0xBF00    NOP
0x12A0	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1268	0x4901    LDR	R1, [PC, #4]
0x126A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x126C	0x4770    BX	LR
0x126E	0xBF00    NOP
0x1270	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0E08	0x4901    LDR	R1, [PC, #4]
0x0E0A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x0E0C	0x4770    BX	LR
0x0E0E	0xBF00    NOP
0x0E10	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0D8C	0x4901    LDR	R1, [PC, #4]
0x0D8E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x0D90	0x4770    BX	LR
0x0D92	0xBF00    NOP
0x0D94	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0D80	0x4901    LDR	R1, [PC, #4]
0x0D82	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x0D84	0x4770    BX	LR
0x0D86	0xBF00    NOP
0x0D88	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0D74	0x4901    LDR	R1, [PC, #4]
0x0D76	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x0D78	0x4770    BX	LR
0x0D7A	0xBF00    NOP
0x0D7C	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0DF0	0xF644777F  MOVW	R7, #20351
0x0DF4	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x0DF8	0x1E7F    SUBS	R7, R7, #1
0x0DFA	0xD1FD    BNE	L_Delay_100ms20
0x0DFC	0xBF00    NOP
0x0DFE	0xBF00    NOP
0x0E00	0xBF00    NOP
0x0E02	0xBF00    NOP
0x0E04	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0E06	0x4770    BX	LR
; end of _Delay_100ms
_boostinv_writeByte:
;__boostinv_driver.c, 104 :: 		void boostinv_writeByte(uint8_t reg, uint8_t _data)
; _data start address is: 4 (R1)
; reg start address is: 0 (R0)
0x13BC	0xB082    SUB	SP, SP, #8
0x13BE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; _data start address is: 4 (R1)
;__boostinv_driver.c, 108 :: 		writeReg[ 0 ] = reg;
0x13C2	0xAA01    ADD	R2, SP, #4
0x13C4	0x7010    STRB	R0, [R2, #0]
; reg end address is: 0 (R0)
;__boostinv_driver.c, 109 :: 		writeReg[ 1 ] = _data;
0x13C6	0x1C52    ADDS	R2, R2, #1
0x13C8	0x7011    STRB	R1, [R2, #0]
; _data end address is: 4 (R1)
;__boostinv_driver.c, 111 :: 		hal_i2cStart();
0x13CA	0xF7FFFCF9  BL	__boostinv_driver_hal_i2cStart+0
;__boostinv_driver.c, 112 :: 		hal_i2cWrite(_slaveAddress, writeReg, 2, END_MODE_STOP);
0x13CE	0xAB01    ADD	R3, SP, #4
0x13D0	0x4A05    LDR	R2, [PC, #20]
0x13D2	0x7812    LDRB	R2, [R2, #0]
0x13D4	0x4619    MOV	R1, R3
0x13D6	0x2301    MOVS	R3, #1
0x13D8	0xB2D0    UXTB	R0, R2
0x13DA	0x2202    MOVS	R2, #2
0x13DC	0xF7FFFCDC  BL	__boostinv_driver_hal_i2cWrite+0
;__boostinv_driver.c, 113 :: 		}
L_end_boostinv_writeByte:
0x13E0	0xF8DDE000  LDR	LR, [SP, #0]
0x13E4	0xB002    ADD	SP, SP, #8
0x13E6	0x4770    BX	LR
0x13E8	0x001C2000  	__boostinv_driver__slaveAddress+0
; end of _boostinv_writeByte
__boostinv_driver_hal_i2cStart:
;__hal_stm32.c, 91 :: 		static int hal_i2cStart()
0x0DC0	0xB082    SUB	SP, SP, #8
0x0DC2	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 93 :: 		int res = 0;
0x0DC6	0xF2400400  MOVW	R4, #0
0x0DCA	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 94 :: 		res |= fp_i2cStart();
0x0DCE	0x4C06    LDR	R4, [PC, #24]
0x0DD0	0x6824    LDR	R4, [R4, #0]
0x0DD2	0x47A0    BLX	R4
0x0DD4	0xF9BD1004  LDRSH	R1, [SP, #4]
0x0DD8	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_stm32.c, 95 :: 		return res;
0x0DDC	0xB200    SXTH	R0, R0
;__hal_stm32.c, 96 :: 		}
L_end_hal_i2cStart:
0x0DDE	0xF8DDE000  LDR	LR, [SP, #0]
0x0DE2	0xB002    ADD	SP, SP, #8
0x0DE4	0x4770    BX	LR
0x0DE6	0xBF00    NOP
0x0DE8	0x00102000  	__boostinv_driver_fp_i2cStart+0
; end of __boostinv_driver_hal_i2cStart
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x0B44	0xB081    SUB	SP, SP, #4
0x0B46	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x0B4A	0x4803    LDR	R0, [PC, #12]
0x0B4C	0xF7FFFEBC  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x0B50	0xF8DDE000  LDR	LR, [SP, #0]
0x0B54	0xB001    ADD	SP, SP, #4
0x0B56	0x4770    BX	LR
0x0B58	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x08C8	0xB083    SUB	SP, SP, #12
0x08CA	0xF8CDE000  STR	LR, [SP, #0]
0x08CE	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x08D0	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x08D4	0x4926    LDR	R1, [PC, #152]
0x08D6	0x428B    CMP	R3, R1
0x08D8	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x08DA	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x08DC	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x08DE	0x4926    LDR	R1, [PC, #152]
0x08E0	0x680A    LDR	R2, [R1, #0]
0x08E2	0x4926    LDR	R1, [PC, #152]
0x08E4	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x08E6	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x08E8	0x4925    LDR	R1, [PC, #148]
0x08EA	0x428B    CMP	R3, R1
0x08EC	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x08EE	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x08F0	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x08F2	0x4925    LDR	R1, [PC, #148]
0x08F4	0x680A    LDR	R2, [R1, #0]
0x08F6	0x4921    LDR	R1, [PC, #132]
0x08F8	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x08FA	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x08FC	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x08FE	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x0900	0x4922    LDR	R1, [PC, #136]
0x0902	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x0904	0x9401    STR	R4, [SP, #4]
0x0906	0x9302    STR	R3, [SP, #8]
0x0908	0x4618    MOV	R0, R3
0x090A	0xF7FFFDAF  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x090E	0x9B02    LDR	R3, [SP, #8]
0x0910	0x9C01    LDR	R4, [SP, #4]
0x0912	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x0914	0xF64F70FF  MOVW	R0, #65535
0x0918	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x091A	0x2201    MOVS	R2, #1
0x091C	0x6819    LDR	R1, [R3, #0]
0x091E	0xF3622108  BFI	R1, R2, #8, #1
0x0922	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x0924	0xF2030114  ADDW	R1, R3, #20
0x0928	0x680A    LDR	R2, [R1, #0]
0x092A	0xF3C22140  UBFX	R1, R2, #9, #1
0x092E	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x0930	0xF64F70FF  MOVW	R0, #65535
0x0934	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0936	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x0938	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x093A	0x4915    LDR	R1, [PC, #84]
0x093C	0x4620    MOV	R0, R4
0x093E	0xF7FFFDDD  BL	_ChekXForEvent+0
0x0942	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x0944	0x4911    LDR	R1, [PC, #68]
0x0946	0x6809    LDR	R1, [R1, #0]
0x0948	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x094A	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x094C	0x2006    MOVS	R0, #6
0x094E	0x4C0B    LDR	R4, [PC, #44]
0x0950	0x6824    LDR	R4, [R4, #0]
0x0952	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x0954	0xF64F70FF  MOVW	R0, #65535
0x0958	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x095A	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x095C	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x095E	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x0960	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0962	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x0964	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x0966	0xF8DDE000  LDR	LR, [SP, #0]
0x096A	0xB003    ADD	SP, SP, #12
0x096C	0x4770    BX	LR
0x096E	0xBF00    NOP
0x0970	0x54004000  	I2C1_CR1+0
0x0974	0x00002000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0978	0x002C2000  	_I2C1_Timeout_Ptr+0
0x097C	0x00282000  	_I2Cx_Timeout_Ptr+0
0x0980	0x58004000  	I2C2_CR1+0
0x0984	0x00042000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0988	0x00302000  	_I2C2_Timeout_Ptr+0
0x098C	0x00082000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0990	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x046C	0xB081    SUB	SP, SP, #4
0x046E	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x0472	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x0476	0x4919    LDR	R1, [PC, #100]
0x0478	0x4288    CMP	R0, R1
0x047A	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x047C	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x047E	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x0480	0x4918    LDR	R1, [PC, #96]
0x0482	0x680A    LDR	R2, [R1, #0]
0x0484	0x4918    LDR	R1, [PC, #96]
0x0486	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x0488	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x048A	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x048C	0x4917    LDR	R1, [PC, #92]
0x048E	0x4288    CMP	R0, R1
0x0490	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x0492	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x0494	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x0496	0x4917    LDR	R1, [PC, #92]
0x0498	0x680A    LDR	R2, [R1, #0]
0x049A	0x4913    LDR	R1, [PC, #76]
0x049C	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x049E	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x04A0	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x04A2	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x04A4	0x4914    LDR	R1, [PC, #80]
0x04A6	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x04A8	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x04AA	0x4618    MOV	R0, R3
0x04AC	0xF7FFFE5E  BL	_I2Cx_Is_Idle+0
0x04B0	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x04B2	0x4911    LDR	R1, [PC, #68]
0x04B4	0x6809    LDR	R1, [R1, #0]
0x04B6	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x04B8	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x04BA	0x2005    MOVS	R0, #5
0x04BC	0x4C0A    LDR	R4, [PC, #40]
0x04BE	0x6824    LDR	R4, [R4, #0]
0x04C0	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x04C2	0x2000    MOVS	R0, #0
0x04C4	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x04C6	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x04C8	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x04CA	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x04CC	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x04CE	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x04D0	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x04D2	0xF8DDE000  LDR	LR, [SP, #0]
0x04D6	0xB001    ADD	SP, SP, #4
0x04D8	0x4770    BX	LR
0x04DA	0xBF00    NOP
0x04DC	0x54004000  	I2C1_CR1+0
0x04E0	0x00002000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x04E4	0x002C2000  	_I2C1_Timeout_Ptr+0
0x04E8	0x00282000  	_I2Cx_Timeout_Ptr+0
0x04EC	0x58004000  	I2C2_CR1+0
0x04F0	0x00042000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x04F4	0x00302000  	_I2C2_Timeout_Ptr+0
0x04F8	0x00082000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x016C	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x016E	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0172	0x680A    LDR	R2, [R1, #0]
0x0174	0xF3C20140  UBFX	R1, R2, #1, #1
0x0178	0xF0810101  EOR	R1, R1, #1
0x017C	0xB2C9    UXTB	R1, R1
0x017E	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x0180	0xB001    ADD	SP, SP, #4
0x0182	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x04FC	0xB081    SUB	SP, SP, #4
0x04FE	0xF8CDE000  STR	LR, [SP, #0]
0x0502	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x0504	0xF7FFFE24  BL	_I2Cx_Get_Status+0
0x0508	0xEA000203  AND	R2, R0, R3, LSL #0
0x050C	0x429A    CMP	R2, R3
0x050E	0xF2400200  MOVW	R2, #0
0x0512	0xD100    BNE	L__ChekXForEvent156
0x0514	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x0516	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x0518	0xF8DDE000  LDR	LR, [SP, #0]
0x051C	0xB001    ADD	SP, SP, #4
0x051E	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x0152	0xF2000114  ADDW	R1, R0, #20
0x0156	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x0158	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x015C	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x015E	0x0409    LSLS	R1, R1, #16
0x0160	0xEA420101  ORR	R1, R2, R1, LSL #0
0x0164	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x0166	0xB001    ADD	SP, SP, #4
0x0168	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_12.c, 566 :: 		
0x0BA4	0xB081    SUB	SP, SP, #4
0x0BA6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 567 :: 		
0x0BAA	0x4803    LDR	R0, [PC, #12]
0x0BAC	0xF7FFFE8C  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 568 :: 		
L_end_I2C2_Start:
0x0BB0	0xF8DDE000  LDR	LR, [SP, #0]
0x0BB4	0xB001    ADD	SP, SP, #4
0x0BB6	0x4770    BX	LR
0x0BB8	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x0BBC	0xB081    SUB	SP, SP, #4
0x0BBE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x0BC2	0x4803    LDR	R0, [PC, #12]
0x0BC4	0xF7FFFFB2  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x0BC8	0xF8DDE000  LDR	LR, [SP, #0]
0x0BCC	0xB001    ADD	SP, SP, #4
0x0BCE	0x4770    BX	LR
0x0BD0	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x0B2C	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0B2E	0x6802    LDR	R2, [R0, #0]
0x0B30	0xF3C21140  UBFX	R1, R2, #5, #1
0x0B34	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x0B36	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x0B38	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x0B3A	0x6809    LDR	R1, [R1, #0]
0x0B3C	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x0B3E	0xB001    ADD	SP, SP, #4
0x0B40	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x0BD4	0xB081    SUB	SP, SP, #4
0x0BD6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x0BDA	0x4803    LDR	R0, [PC, #12]
0x0BDC	0xF7FFFD74  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x0BE0	0xF8DDE000  LDR	LR, [SP, #0]
0x0BE4	0xB001    ADD	SP, SP, #4
0x0BE6	0x4770    BX	LR
0x0BE8	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x06C8	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x06CA	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x06CC	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x06D0	0xB001    ADD	SP, SP, #4
0x06D2	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45.c, 212 :: 		
0x0B8C	0xB081    SUB	SP, SP, #4
0x0B8E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 213 :: 		
0x0B92	0x4803    LDR	R0, [PC, #12]
0x0B94	0xF7FFFD92  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 214 :: 		
L_end_UART1_Tx_Idle:
0x0B98	0xF8DDE000  LDR	LR, [SP, #0]
0x0B9C	0xB001    ADD	SP, SP, #4
0x0B9E	0x4770    BX	LR
0x0BA0	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_UARTx_Tx_Idle:
;__Lib_UART_123_45.c, 208 :: 		
; UART_Base start address is: 0 (R0)
0x06BC	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 209 :: 		
0x06BE	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x06C0	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45.c, 210 :: 		
L_end_UARTx_Tx_Idle:
0x06C4	0xB001    ADD	SP, SP, #4
0x06C6	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45.c, 108 :: 		
0x0B74	0xB081    SUB	SP, SP, #4
0x0B76	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 109 :: 		
0x0B7A	0x4803    LDR	R0, [PC, #12]
0x0B7C	0xF7FFFFD6  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 110 :: 		
L_end_UART2_Read:
0x0B80	0xF8DDE000  LDR	LR, [SP, #0]
0x0B84	0xB001    ADD	SP, SP, #4
0x0B86	0x4770    BX	LR
0x0B88	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45.c, 135 :: 		
0x0B5C	0xB081    SUB	SP, SP, #4
0x0B5E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 136 :: 		
0x0B62	0x4803    LDR	R0, [PC, #12]
0x0B64	0xF7FFFDB0  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 137 :: 		
L_end_UART2_Data_Ready:
0x0B68	0xF8DDE000  LDR	LR, [SP, #0]
0x0B6C	0xB001    ADD	SP, SP, #4
0x0B6E	0x4770    BX	LR
0x0B70	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45.c, 216 :: 		
0x0BEC	0xB081    SUB	SP, SP, #4
0x0BEE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 217 :: 		
0x0BF2	0x4803    LDR	R0, [PC, #12]
0x0BF4	0xF7FFFD62  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 218 :: 		
L_end_UART2_Tx_Idle:
0x0BF8	0xF8DDE000  LDR	LR, [SP, #0]
0x0BFC	0xB001    ADD	SP, SP, #4
0x0BFE	0x4770    BX	LR
0x0C00	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45.c, 112 :: 		
0x0CF8	0xB081    SUB	SP, SP, #4
0x0CFA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 113 :: 		
0x0CFE	0x4803    LDR	R0, [PC, #12]
0x0D00	0xF7FFFF14  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 114 :: 		
L_end_UART3_Read:
0x0D04	0xF8DDE000  LDR	LR, [SP, #0]
0x0D08	0xB001    ADD	SP, SP, #4
0x0D0A	0x4770    BX	LR
0x0D0C	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45.c, 139 :: 		
0x0CE0	0xB081    SUB	SP, SP, #4
0x0CE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 140 :: 		
0x0CE6	0x4803    LDR	R0, [PC, #12]
0x0CE8	0xF7FFFCEE  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 141 :: 		
L_end_UART3_Data_Ready:
0x0CEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF0	0xB001    ADD	SP, SP, #4
0x0CF2	0x4770    BX	LR
0x0CF4	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45.c, 220 :: 		
0x0CC8	0xB081    SUB	SP, SP, #4
0x0CCA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 221 :: 		
0x0CCE	0x4803    LDR	R0, [PC, #12]
0x0CD0	0xF7FFFCF4  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 222 :: 		
L_end_UART3_Tx_Idle:
0x0CD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CD8	0xB001    ADD	SP, SP, #4
0x0CDA	0x4770    BX	LR
0x0CDC	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45.c, 116 :: 		
0x0D10	0xB081    SUB	SP, SP, #4
0x0D12	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 117 :: 		
0x0D16	0x4803    LDR	R0, [PC, #12]
0x0D18	0xF7FFFF08  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 118 :: 		
L_end_UART4_Read:
0x0D1C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D20	0xB001    ADD	SP, SP, #4
0x0D22	0x4770    BX	LR
0x0D24	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45.c, 143 :: 		
0x0D5C	0xB081    SUB	SP, SP, #4
0x0D5E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 144 :: 		
0x0D62	0x4803    LDR	R0, [PC, #12]
0x0D64	0xF7FFFCB0  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 145 :: 		
L_end_UART4_Data_Ready:
0x0D68	0xF8DDE000  LDR	LR, [SP, #0]
0x0D6C	0xB001    ADD	SP, SP, #4
0x0D6E	0x4770    BX	LR
0x0D70	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45.c, 224 :: 		
0x0D44	0xB081    SUB	SP, SP, #4
0x0D46	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 225 :: 		
0x0D4A	0x4803    LDR	R0, [PC, #12]
0x0D4C	0xF7FFFCB6  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 226 :: 		
L_end_UART4_Tx_Idle:
0x0D50	0xF8DDE000  LDR	LR, [SP, #0]
0x0D54	0xB001    ADD	SP, SP, #4
0x0D56	0x4770    BX	LR
0x0D58	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45.c, 120 :: 		
0x0C38	0xB081    SUB	SP, SP, #4
0x0C3A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 121 :: 		
0x0C3E	0x4803    LDR	R0, [PC, #12]
0x0C40	0xF7FFFF74  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 122 :: 		
L_end_UART5_Read:
0x0C44	0xF8DDE000  LDR	LR, [SP, #0]
0x0C48	0xB001    ADD	SP, SP, #4
0x0C4A	0x4770    BX	LR
0x0C4C	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45.c, 147 :: 		
0x0C20	0xB081    SUB	SP, SP, #4
0x0C22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 148 :: 		
0x0C26	0x4803    LDR	R0, [PC, #12]
0x0C28	0xF7FFFD4E  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 149 :: 		
L_end_UART5_Data_Ready:
0x0C2C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C30	0xB001    ADD	SP, SP, #4
0x0C32	0x4770    BX	LR
0x0C34	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45.c, 228 :: 		
0x0CB0	0xB081    SUB	SP, SP, #4
0x0CB2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 229 :: 		
0x0CB6	0x4803    LDR	R0, [PC, #12]
0x0CB8	0xF7FFFD00  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 230 :: 		
L_end_UART5_Tx_Idle:
0x0CBC	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC0	0xB001    ADD	SP, SP, #4
0x0CC2	0x4770    BX	LR
0x0CC4	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
__boostinv_driver_hal_i2cWrite:
;__hal_stm32.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0x0D98	0xB082    SUB	SP, SP, #8
0x0D9A	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_stm32.c, 100 :: 		int res = 0;
0x0D9E	0xF2400400  MOVW	R4, #0
0x0DA2	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_stm32.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0x0DA6	0x4C05    LDR	R4, [PC, #20]
0x0DA8	0x6824    LDR	R4, [R4, #0]
0x0DAA	0x47A0    BLX	R4
0x0DAC	0xF9BD4004  LDRSH	R4, [SP, #4]
0x0DB0	0x4304    ORRS	R4, R0
;__hal_stm32.c, 103 :: 		return res;
0x0DB2	0xB220    SXTH	R0, R4
;__hal_stm32.c, 104 :: 		}
L_end_hal_i2cWrite:
0x0DB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0DB8	0xB002    ADD	SP, SP, #8
0x0DBA	0x4770    BX	LR
0x0DBC	0x00142000  	__boostinv_driver_fp_i2cWrite+0
; end of __boostinv_driver_hal_i2cWrite
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0C8C	0xB081    SUB	SP, SP, #4
0x0C8E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x0C92	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0C94	0x4613    MOV	R3, R2
0x0C96	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0C98	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0C9A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0C9C	0xF7FFFE7A  BL	_I2Cx_Write+0
0x0CA0	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x0CA2	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA6	0xB001    ADD	SP, SP, #4
0x0CA8	0x4770    BX	LR
0x0CAA	0xBF00    NOP
0x0CAC	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0994	0xB082    SUB	SP, SP, #8
0x0996	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x099A	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x099C	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x09A0	0x4C56    LDR	R4, [PC, #344]
0x09A2	0x42A0    CMP	R0, R4
0x09A4	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x09A6	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x09A8	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x09AA	0x4C56    LDR	R4, [PC, #344]
0x09AC	0x6825    LDR	R5, [R4, #0]
0x09AE	0x4C56    LDR	R4, [PC, #344]
0x09B0	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x09B2	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x09B4	0x4C55    LDR	R4, [PC, #340]
0x09B6	0x42A0    CMP	R0, R4
0x09B8	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x09BA	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x09BC	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x09BE	0x4C55    LDR	R4, [PC, #340]
0x09C0	0x6825    LDR	R5, [R4, #0]
0x09C2	0x4C51    LDR	R4, [PC, #324]
0x09C4	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x09C6	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x09C8	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x09CA	0x4C53    LDR	R4, [PC, #332]
0x09CC	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x09CE	0xF2000510  ADDW	R5, R0, #16
0x09D2	0x004C    LSLS	R4, R1, #1
0x09D4	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x09D6	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x09D8	0x46B9    MOV	R9, R7
0x09DA	0x4607    MOV	R7, R0
0x09DC	0x4690    MOV	R8, R2
0x09DE	0x4635    MOV	R5, R6
0x09E0	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x09E2	0x494E    LDR	R1, [PC, #312]
0x09E4	0x4638    MOV	R0, R7
0x09E6	0xF7FFFD89  BL	_ChekXForEvent+0
0x09EA	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x09EC	0x4C4A    LDR	R4, [PC, #296]
0x09EE	0x6824    LDR	R4, [R4, #0]
0x09F0	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x09F2	0xF1B90F00  CMP	R9, #0
0x09F6	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x09F8	0x2004    MOVS	R0, #4
0x09FA	0x4C43    LDR	R4, [PC, #268]
0x09FC	0x6824    LDR	R4, [R4, #0]
0x09FE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x0A00	0xF64F70FF  MOVW	R0, #65535
0x0A04	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x0A06	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A0A	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x0A0C	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0A0E	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x0A10	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x0A12	0x9701    STR	R7, [SP, #4]
0x0A14	0x4629    MOV	R1, R5
0x0A16	0x4637    MOV	R7, R6
0x0A18	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x0A1A	0x1E7C    SUBS	R4, R7, #1
0x0A1C	0x42A0    CMP	R0, R4
0x0A1E	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x0A20	0xF2060510  ADDW	R5, R6, #16
0x0A24	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0A28	0x7824    LDRB	R4, [R4, #0]
0x0A2A	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x0A2C	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x0A2E	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0A32	0x4682    MOV	R10, R0
0x0A34	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x0A36	0x493A    LDR	R1, [PC, #232]
0x0A38	0x4630    MOV	R0, R6
0x0A3A	0xF7FFFD5F  BL	_ChekXForEvent+0
0x0A3E	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x0A40	0x4C35    LDR	R4, [PC, #212]
0x0A42	0x6824    LDR	R4, [R4, #0]
0x0A44	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x0A46	0xF1B90F00  CMP	R9, #0
0x0A4A	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x0A4C	0x2004    MOVS	R0, #4
0x0A4E	0x4C2E    LDR	R4, [PC, #184]
0x0A50	0x6824    LDR	R4, [R4, #0]
0x0A52	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x0A54	0xF64F70FF  MOVW	R0, #65535
0x0A58	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x0A5A	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A5E	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x0A60	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0A62	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x0A64	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x0A68	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x0A6A	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x0A6C	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x0A6E	0xF2060510  ADDW	R5, R6, #16
0x0A72	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x0A76	0x7824    LDRB	R4, [R4, #0]
0x0A78	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x0A7A	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x0A7C	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0A7E	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x0A80	0x4928    LDR	R1, [PC, #160]
0x0A82	0x4630    MOV	R0, R6
0x0A84	0xF7FFFD3A  BL	_ChekXForEvent+0
0x0A88	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x0A8A	0x4C23    LDR	R4, [PC, #140]
0x0A8C	0x6824    LDR	R4, [R4, #0]
0x0A8E	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x0A90	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x0A92	0x2004    MOVS	R0, #4
0x0A94	0x4C1C    LDR	R4, [PC, #112]
0x0A96	0x6824    LDR	R4, [R4, #0]
0x0A98	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x0A9A	0xF64F70FF  MOVW	R0, #65535
0x0A9E	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0AA0	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0AA2	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x0AA4	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0AA6	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x0AA8	0x2D01    CMP	R5, #1
0x0AAA	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x0AAC	0x2501    MOVS	R5, #1
0x0AAE	0x6834    LDR	R4, [R6, #0]
0x0AB0	0xF3652449  BFI	R4, R5, #9, #1
0x0AB4	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0AB6	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x0AB8	0x2501    MOVS	R5, #1
0x0ABA	0x6834    LDR	R4, [R6, #0]
0x0ABC	0xF3652408  BFI	R4, R5, #8, #1
0x0AC0	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x0AC2	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x0AC4	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0AC6	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0AC8	0x4917    LDR	R1, [PC, #92]
0x0ACA	0x4628    MOV	R0, R5
0x0ACC	0xF7FFFD16  BL	_ChekXForEvent+0
0x0AD0	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x0AD2	0x4C11    LDR	R4, [PC, #68]
0x0AD4	0x6824    LDR	R4, [R4, #0]
0x0AD6	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x0AD8	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x0ADA	0x2004    MOVS	R0, #4
0x0ADC	0x4C0A    LDR	R4, [PC, #40]
0x0ADE	0x6824    LDR	R4, [R4, #0]
0x0AE0	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x0AE2	0xF64F70FF  MOVW	R0, #65535
0x0AE6	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0AE8	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x0AEA	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0AEC	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x0AEE	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x0AF0	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x0AF2	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x0AF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF8	0xB002    ADD	SP, SP, #8
0x0AFA	0x4770    BX	LR
0x0AFC	0x54004000  	I2C1_CR1+0
0x0B00	0x00002000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0B04	0x002C2000  	_I2C1_Timeout_Ptr+0
0x0B08	0x00282000  	_I2Cx_Timeout_Ptr+0
0x0B0C	0x58004000  	I2C2_CR1+0
0x0B10	0x00042000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0B14	0x00302000  	_I2C2_Timeout_Ptr+0
0x0B18	0x00082000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0B1C	0x00820007  	#458882
0x0B20	0x00800007  	#458880
0x0B24	0x00840007  	#458884
0x0B28	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_12.c, 586 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0C68	0xB081    SUB	SP, SP, #4
0x0C6A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 587 :: 		
0x0C6E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0C70	0x4613    MOV	R3, R2
0x0C72	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0C74	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0C76	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0C78	0xF7FFFE8C  BL	_I2Cx_Write+0
0x0C7C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 588 :: 		
L_end_I2C2_Write:
0x0C7E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C82	0xB001    ADD	SP, SP, #4
0x0C84	0x4770    BX	LR
0x0C86	0xBF00    NOP
0x0C88	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_applicationTask:
;Click_Boost_INV_STM.c, 50 :: 		void applicationTask()
0x14F0	0xB081    SUB	SP, SP, #4
0x14F2	0xF8CDE000  STR	LR, [SP, #0]
;Click_Boost_INV_STM.c, 53 :: 		Positive_Vout = 3200;
0x14F6	0xF6404180  MOVW	R1, #3200
0x14FA	0x4851    LDR	R0, [PC, #324]
0x14FC	0x8001    STRH	R1, [R0, #0]
;Click_Boost_INV_STM.c, 54 :: 		boostinv_setPositiveVoltage(Positive_Vout);
0x14FE	0xF6404080  MOVW	R0, #3200
0x1502	0xF7FFFEF3  BL	_boostinv_setPositiveVoltage+0
;Click_Boost_INV_STM.c, 55 :: 		Delay_ms( 5000 );
0x1506	0xF24867FF  MOVW	R7, #34559
0x150A	0xF2C03793  MOVT	R7, #915
0x150E	0xBF00    NOP
0x1510	0xBF00    NOP
L_applicationTask2:
0x1512	0x1E7F    SUBS	R7, R7, #1
0x1514	0xD1FD    BNE	L_applicationTask2
0x1516	0xBF00    NOP
0x1518	0xBF00    NOP
0x151A	0xBF00    NOP
;Click_Boost_INV_STM.c, 56 :: 		Positive_Vout = 7750;
0x151C	0xF6416146  MOVW	R1, #7750
0x1520	0x4847    LDR	R0, [PC, #284]
0x1522	0x8001    STRH	R1, [R0, #0]
;Click_Boost_INV_STM.c, 57 :: 		boostinv_setPositiveVoltage(Positive_Vout);
0x1524	0xF6416046  MOVW	R0, #7750
0x1528	0xF7FFFEE0  BL	_boostinv_setPositiveVoltage+0
;Click_Boost_INV_STM.c, 58 :: 		Delay_ms( 5000 );
0x152C	0xF24867FF  MOVW	R7, #34559
0x1530	0xF2C03793  MOVT	R7, #915
0x1534	0xBF00    NOP
0x1536	0xBF00    NOP
L_applicationTask4:
0x1538	0x1E7F    SUBS	R7, R7, #1
0x153A	0xD1FD    BNE	L_applicationTask4
0x153C	0xBF00    NOP
0x153E	0xBF00    NOP
0x1540	0xBF00    NOP
;Click_Boost_INV_STM.c, 59 :: 		Positive_Vout = 12000;
0x1542	0xF64261E0  MOVW	R1, #12000
0x1546	0x483E    LDR	R0, [PC, #248]
0x1548	0x8001    STRH	R1, [R0, #0]
;Click_Boost_INV_STM.c, 60 :: 		boostinv_setPositiveVoltage(Positive_Vout);
0x154A	0xF64260E0  MOVW	R0, #12000
0x154E	0xF7FFFECD  BL	_boostinv_setPositiveVoltage+0
;Click_Boost_INV_STM.c, 61 :: 		Delay_ms( 5000 );
0x1552	0xF24867FF  MOVW	R7, #34559
0x1556	0xF2C03793  MOVT	R7, #915
L_applicationTask6:
0x155A	0x1E7F    SUBS	R7, R7, #1
0x155C	0xD1FD    BNE	L_applicationTask6
0x155E	0xBF00    NOP
0x1560	0xBF00    NOP
0x1562	0xBF00    NOP
0x1564	0xBF00    NOP
0x1566	0xBF00    NOP
;Click_Boost_INV_STM.c, 62 :: 		Positive_Vout = 7750;
0x1568	0xF6416146  MOVW	R1, #7750
0x156C	0x4834    LDR	R0, [PC, #208]
0x156E	0x8001    STRH	R1, [R0, #0]
;Click_Boost_INV_STM.c, 63 :: 		boostinv_setPositiveVoltage(Positive_Vout);
0x1570	0xF6416046  MOVW	R0, #7750
0x1574	0xF7FFFEBA  BL	_boostinv_setPositiveVoltage+0
;Click_Boost_INV_STM.c, 64 :: 		Delay_ms( 5000 );
0x1578	0xF24867FF  MOVW	R7, #34559
0x157C	0xF2C03793  MOVT	R7, #915
L_applicationTask8:
0x1580	0x1E7F    SUBS	R7, R7, #1
0x1582	0xD1FD    BNE	L_applicationTask8
0x1584	0xBF00    NOP
0x1586	0xBF00    NOP
0x1588	0xBF00    NOP
0x158A	0xBF00    NOP
0x158C	0xBF00    NOP
;Click_Boost_INV_STM.c, 66 :: 		Negative_Vout = -1450;
0x158E	0xF64F2156  MOVW	R1, #64086
0x1592	0xB209    SXTH	R1, R1
0x1594	0x482B    LDR	R0, [PC, #172]
0x1596	0x8001    STRH	R1, [R0, #0]
;Click_Boost_INV_STM.c, 67 :: 		boostinv_setNegativeVoltage(Negative_Vout);
0x1598	0xF64F2056  MOVW	R0, #64086
0x159C	0xB200    SXTH	R0, R0
0x159E	0xF7FFFEC5  BL	_boostinv_setNegativeVoltage+0
;Click_Boost_INV_STM.c, 68 :: 		Delay_ms( 5000 );
0x15A2	0xF24867FF  MOVW	R7, #34559
0x15A6	0xF2C03793  MOVT	R7, #915
L_applicationTask10:
0x15AA	0x1E7F    SUBS	R7, R7, #1
0x15AC	0xD1FD    BNE	L_applicationTask10
0x15AE	0xBF00    NOP
0x15B0	0xBF00    NOP
0x15B2	0xBF00    NOP
0x15B4	0xBF00    NOP
0x15B6	0xBF00    NOP
;Click_Boost_INV_STM.c, 69 :: 		Negative_Vout = -6700;
0x15B8	0xF24E51D4  MOVW	R1, #58836
0x15BC	0xB209    SXTH	R1, R1
0x15BE	0x4821    LDR	R0, [PC, #132]
0x15C0	0x8001    STRH	R1, [R0, #0]
;Click_Boost_INV_STM.c, 70 :: 		boostinv_setNegativeVoltage(Negative_Vout);
0x15C2	0xF24E50D4  MOVW	R0, #58836
0x15C6	0xB200    SXTH	R0, R0
0x15C8	0xF7FFFEB0  BL	_boostinv_setNegativeVoltage+0
;Click_Boost_INV_STM.c, 71 :: 		Delay_ms( 5000 );
0x15CC	0xF24867FF  MOVW	R7, #34559
0x15D0	0xF2C03793  MOVT	R7, #915
0x15D4	0xBF00    NOP
0x15D6	0xBF00    NOP
L_applicationTask12:
0x15D8	0x1E7F    SUBS	R7, R7, #1
0x15DA	0xD1FD    BNE	L_applicationTask12
0x15DC	0xBF00    NOP
0x15DE	0xBF00    NOP
0x15E0	0xBF00    NOP
;Click_Boost_INV_STM.c, 72 :: 		Negative_Vout = -11050;
0x15E2	0xF24D41D6  MOVW	R1, #54486
0x15E6	0xB209    SXTH	R1, R1
0x15E8	0x4816    LDR	R0, [PC, #88]
0x15EA	0x8001    STRH	R1, [R0, #0]
;Click_Boost_INV_STM.c, 73 :: 		boostinv_setNegativeVoltage(Negative_Vout);
0x15EC	0xF24D40D6  MOVW	R0, #54486
0x15F0	0xB200    SXTH	R0, R0
0x15F2	0xF7FFFE9B  BL	_boostinv_setNegativeVoltage+0
;Click_Boost_INV_STM.c, 74 :: 		Delay_ms( 5000 );
0x15F6	0xF24867FF  MOVW	R7, #34559
0x15FA	0xF2C03793  MOVT	R7, #915
0x15FE	0xBF00    NOP
0x1600	0xBF00    NOP
L_applicationTask14:
0x1602	0x1E7F    SUBS	R7, R7, #1
0x1604	0xD1FD    BNE	L_applicationTask14
0x1606	0xBF00    NOP
0x1608	0xBF00    NOP
0x160A	0xBF00    NOP
;Click_Boost_INV_STM.c, 75 :: 		Negative_Vout = -6700;
0x160C	0xF24E51D4  MOVW	R1, #58836
0x1610	0xB209    SXTH	R1, R1
0x1612	0x480C    LDR	R0, [PC, #48]
0x1614	0x8001    STRH	R1, [R0, #0]
;Click_Boost_INV_STM.c, 76 :: 		boostinv_setNegativeVoltage(Negative_Vout);
0x1616	0xF24E50D4  MOVW	R0, #58836
0x161A	0xB200    SXTH	R0, R0
0x161C	0xF7FFFE86  BL	_boostinv_setNegativeVoltage+0
;Click_Boost_INV_STM.c, 77 :: 		Delay_ms( 5000 );
0x1620	0xF24867FF  MOVW	R7, #34559
0x1624	0xF2C03793  MOVT	R7, #915
L_applicationTask16:
0x1628	0x1E7F    SUBS	R7, R7, #1
0x162A	0xD1FD    BNE	L_applicationTask16
0x162C	0xBF00    NOP
0x162E	0xBF00    NOP
0x1630	0xBF00    NOP
0x1632	0xBF00    NOP
0x1634	0xBF00    NOP
;Click_Boost_INV_STM.c, 78 :: 		}
L_end_applicationTask:
0x1636	0xF8DDE000  LDR	LR, [SP, #0]
0x163A	0xB001    ADD	SP, SP, #4
0x163C	0x4770    BX	LR
0x163E	0xBF00    NOP
0x1640	0x000C2000  	_Positive_Vout+0
0x1644	0x000E2000  	_Negative_Vout+0
; end of _applicationTask
_boostinv_setPositiveVoltage:
;__boostinv_driver.c, 138 :: 		void boostinv_setPositiveVoltage(uint16_t voltage)
; voltage start address is: 0 (R0)
0x12EC	0xB081    SUB	SP, SP, #4
0x12EE	0xF8CDE000  STR	LR, [SP, #0]
; voltage end address is: 0 (R0)
; voltage start address is: 0 (R0)
;__boostinv_driver.c, 143 :: 		if(voltage < 3200)
0x12F2	0xF5B06F48  CMP	R0, #3200
0x12F6	0xD202    BCS	L_boostinv_setPositiveVoltage0
; voltage end address is: 0 (R0)
;__boostinv_driver.c, 145 :: 		Vout = 3200;
; Vout start address is: 0 (R0)
0x12F8	0xF6404080  MOVW	R0, #3200
;__boostinv_driver.c, 146 :: 		}
; Vout end address is: 0 (R0)
0x12FC	0xE008    B	L_boostinv_setPositiveVoltage1
L_boostinv_setPositiveVoltage0:
;__boostinv_driver.c, 147 :: 		else if(voltage > 12750)
; voltage start address is: 0 (R0)
0x12FE	0xF24311CE  MOVW	R1, #12750
0x1302	0x4288    CMP	R0, R1
0x1304	0xD902    BLS	L_boostinv_setPositiveVoltage2
; voltage end address is: 0 (R0)
;__boostinv_driver.c, 149 :: 		Vout = 12750;
; Vout start address is: 0 (R0)
0x1306	0xF24310CE  MOVW	R0, #12750
;__boostinv_driver.c, 150 :: 		}
; Vout end address is: 0 (R0)
0x130A	0xE001    B	L_boostinv_setPositiveVoltage3
L_boostinv_setPositiveVoltage2:
;__boostinv_driver.c, 153 :: 		Vout = voltage;
; Vout start address is: 4 (R1)
; voltage start address is: 0 (R0)
0x130C	0xB281    UXTH	R1, R0
; voltage end address is: 0 (R0)
; Vout end address is: 4 (R1)
0x130E	0xB288    UXTH	R0, R1
;__boostinv_driver.c, 154 :: 		}
L_boostinv_setPositiveVoltage3:
; Vout start address is: 0 (R0)
; Vout end address is: 0 (R0)
L_boostinv_setPositiveVoltage1:
;__boostinv_driver.c, 156 :: 		Vp = (Vout - 3200) / 50;
; Vout start address is: 0 (R0)
0x1310	0xF5A06248  SUB	R2, R0, #3200
0x1314	0xB292    UXTH	R2, R2
; Vout end address is: 0 (R0)
0x1316	0x2132    MOVS	R1, #50
0x1318	0xFBB2F1F1  UDIV	R1, R2, R1
;__boostinv_driver.c, 157 :: 		boostinv_writeByte(0x00, Vp);
0x131C	0xB2C9    UXTB	R1, R1
0x131E	0x2000    MOVS	R0, #0
0x1320	0xF000F84C  BL	_boostinv_writeByte+0
;__boostinv_driver.c, 158 :: 		}
L_end_boostinv_setPositiveVoltage:
0x1324	0xF8DDE000  LDR	LR, [SP, #0]
0x1328	0xB001    ADD	SP, SP, #4
0x132A	0x4770    BX	LR
; end of _boostinv_setPositiveVoltage
_boostinv_setNegativeVoltage:
;__boostinv_driver.c, 160 :: 		void boostinv_setNegativeVoltage(int16_t voltage)
; voltage start address is: 0 (R0)
0x132C	0xB081    SUB	SP, SP, #4
0x132E	0xF8CDE000  STR	LR, [SP, #0]
; voltage end address is: 0 (R0)
; voltage start address is: 0 (R0)
;__boostinv_driver.c, 165 :: 		if(voltage > -1200)
0x1332	0x490F    LDR	R1, [PC, #60]
0x1334	0x4288    CMP	R0, R1
0x1336	0xDD03    BLE	L_boostinv_setNegativeVoltage4
; voltage end address is: 0 (R0)
;__boostinv_driver.c, 167 :: 		Vout = 1200;
; Vout start address is: 0 (R0)
0x1338	0xF24040B0  MOVW	R0, #1200
0x133C	0xB200    SXTH	R0, R0
;__boostinv_driver.c, 168 :: 		}
; Vout end address is: 0 (R0)
0x133E	0xE008    B	L_boostinv_setNegativeVoltage5
L_boostinv_setNegativeVoltage4:
;__boostinv_driver.c, 169 :: 		else if( voltage < - 14000)
; voltage start address is: 0 (R0)
0x1340	0x490C    LDR	R1, [PC, #48]
0x1342	0x4288    CMP	R0, R1
0x1344	0xDA03    BGE	L_boostinv_setNegativeVoltage6
; voltage end address is: 0 (R0)
;__boostinv_driver.c, 171 :: 		Vout = 13950;
; Vout start address is: 0 (R0)
0x1346	0xF243607E  MOVW	R0, #13950
0x134A	0xB200    SXTH	R0, R0
;__boostinv_driver.c, 172 :: 		}
; Vout end address is: 0 (R0)
0x134C	0xE001    B	L_boostinv_setNegativeVoltage7
L_boostinv_setNegativeVoltage6:
;__boostinv_driver.c, 175 :: 		Vout = - voltage;
; voltage start address is: 0 (R0)
0x134E	0x4240    RSBS	R0, R0, #0
0x1350	0xB200    SXTH	R0, R0
; voltage end address is: 0 (R0)
; Vout start address is: 0 (R0)
; Vout end address is: 0 (R0)
;__boostinv_driver.c, 176 :: 		}
L_boostinv_setNegativeVoltage7:
; Vout start address is: 0 (R0)
; Vout end address is: 0 (R0)
L_boostinv_setNegativeVoltage5:
;__boostinv_driver.c, 178 :: 		Vn = ( Vout - 1200) / 50;
; Vout start address is: 0 (R0)
0x1352	0xF5A06296  SUB	R2, R0, #1200
0x1356	0xB212    SXTH	R2, R2
; Vout end address is: 0 (R0)
0x1358	0x2132    MOVS	R1, #50
0x135A	0xB209    SXTH	R1, R1
0x135C	0xFB92F1F1  SDIV	R1, R2, R1
;__boostinv_driver.c, 179 :: 		boostinv_writeByte(0x01, Vn);
0x1360	0xB2C9    UXTB	R1, R1
0x1362	0x2001    MOVS	R0, #1
0x1364	0xF000F82A  BL	_boostinv_writeByte+0
;__boostinv_driver.c, 180 :: 		}
L_end_boostinv_setNegativeVoltage:
0x1368	0xF8DDE000  LDR	LR, [SP, #0]
0x136C	0xB001    ADD	SP, SP, #4
0x136E	0x4770    BX	LR
0x1370	0xFB50FFFF  	#-1200
0x1374	0xC950FFFF  	#-14000
; end of _boostinv_setNegativeVoltage
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x14DC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x14DE	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x14E2	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x14E6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x14EA	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x14EC	0xB001    ADD	SP, SP, #4
0x14EE	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x1734	0xB081    SUB	SP, SP, #4
0x1736	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x173A	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x173C	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x173E	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1740	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x1742	0xF64B3080  MOVW	R0, #48000
0x1746	0x4281    CMP	R1, R0
0x1748	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x174A	0x4846    LDR	R0, [PC, #280]
0x174C	0x6800    LDR	R0, [R0, #0]
0x174E	0xF0400102  ORR	R1, R0, #2
0x1752	0x4844    LDR	R0, [PC, #272]
0x1754	0x6001    STR	R1, [R0, #0]
0x1756	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1758	0xF64550C0  MOVW	R0, #24000
0x175C	0x4281    CMP	R1, R0
0x175E	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x1760	0x4840    LDR	R0, [PC, #256]
0x1762	0x6800    LDR	R0, [R0, #0]
0x1764	0xF0400101  ORR	R1, R0, #1
0x1768	0x483E    LDR	R0, [PC, #248]
0x176A	0x6001    STR	R1, [R0, #0]
0x176C	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x176E	0x483D    LDR	R0, [PC, #244]
0x1770	0x6801    LDR	R1, [R0, #0]
0x1772	0xF06F0007  MVN	R0, #7
0x1776	0x4001    ANDS	R1, R0
0x1778	0x483A    LDR	R0, [PC, #232]
0x177A	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x177C	0xF7FFFE78  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x1780	0x4839    LDR	R0, [PC, #228]
0x1782	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x1784	0x4839    LDR	R0, [PC, #228]
0x1786	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x1788	0x4839    LDR	R0, [PC, #228]
0x178A	0xEA020100  AND	R1, R2, R0, LSL #0
0x178E	0x4839    LDR	R0, [PC, #228]
0x1790	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x1792	0xF0020001  AND	R0, R2, #1
0x1796	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x1798	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x179A	0x4836    LDR	R0, [PC, #216]
0x179C	0x6800    LDR	R0, [R0, #0]
0x179E	0xF0000002  AND	R0, R0, #2
0x17A2	0x2800    CMP	R0, #0
0x17A4	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x17A6	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x17A8	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x17AA	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x17AC	0xF4023080  AND	R0, R2, #65536
0x17B0	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x17B2	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x17B4	0x482F    LDR	R0, [PC, #188]
0x17B6	0x6800    LDR	R0, [R0, #0]
0x17B8	0xF4003000  AND	R0, R0, #131072
0x17BC	0x2800    CMP	R0, #0
0x17BE	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x17C0	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x17C2	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x17C4	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x17C6	0xF0025080  AND	R0, R2, #268435456
0x17CA	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x17CC	0x4829    LDR	R0, [PC, #164]
0x17CE	0x6800    LDR	R0, [R0, #0]
0x17D0	0xF0405180  ORR	R1, R0, #268435456
0x17D4	0x4827    LDR	R0, [PC, #156]
0x17D6	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x17D8	0x4826    LDR	R0, [PC, #152]
0x17DA	0x6800    LDR	R0, [R0, #0]
0x17DC	0xF0005000  AND	R0, R0, #536870912
0x17E0	0x2800    CMP	R0, #0
0x17E2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x17E4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x17E6	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x17E8	0xF0026080  AND	R0, R2, #67108864
0x17EC	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x17EE	0x4821    LDR	R0, [PC, #132]
0x17F0	0x6800    LDR	R0, [R0, #0]
0x17F2	0xF0406180  ORR	R1, R0, #67108864
0x17F6	0x481F    LDR	R0, [PC, #124]
0x17F8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x17FA	0x4611    MOV	R1, R2
0x17FC	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x17FE	0x481D    LDR	R0, [PC, #116]
0x1800	0x6800    LDR	R0, [R0, #0]
0x1802	0xF0006000  AND	R0, R0, #134217728
0x1806	0x2800    CMP	R0, #0
0x1808	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x180A	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x180C	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x180E	0x4611    MOV	R1, R2
0x1810	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1812	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1816	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x1818	0x4816    LDR	R0, [PC, #88]
0x181A	0x6800    LDR	R0, [R0, #0]
0x181C	0xF0407180  ORR	R1, R0, #16777216
0x1820	0x4814    LDR	R0, [PC, #80]
0x1822	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1824	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x1826	0x4813    LDR	R0, [PC, #76]
0x1828	0x6800    LDR	R0, [R0, #0]
0x182A	0xF0007000  AND	R0, R0, #33554432
0x182E	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x1830	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x1832	0x460A    MOV	R2, R1
0x1834	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x1836	0x480C    LDR	R0, [PC, #48]
0x1838	0x6800    LDR	R0, [R0, #0]
0x183A	0xF000010C  AND	R1, R0, #12
0x183E	0x0090    LSLS	R0, R2, #2
0x1840	0xF000000C  AND	R0, R0, #12
0x1844	0x4281    CMP	R1, R0
0x1846	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1848	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x184A	0xF8DDE000  LDR	LR, [SP, #0]
0x184E	0xB001    ADD	SP, SP, #4
0x1850	0x4770    BX	LR
0x1852	0xBF00    NOP
0x1854	0x00810501  	#83951745
0x1858	0x8402001D  	#1934338
0x185C	0x06440001  	#67140
0x1860	0x19400001  	#72000
0x1864	0x20004002  	FLASH_ACR+0
0x1868	0x10044002  	RCC_CFGR+0
0x186C	0x102C4002  	RCC_CFGR2+0
0x1870	0xFFFF000F  	#1048575
0x1874	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x1470	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x1472	0x4815    LDR	R0, [PC, #84]
0x1474	0x6800    LDR	R0, [R0, #0]
0x1476	0xF0400101  ORR	R1, R0, #1
0x147A	0x4813    LDR	R0, [PC, #76]
0x147C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x147E	0x4913    LDR	R1, [PC, #76]
0x1480	0x4813    LDR	R0, [PC, #76]
0x1482	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x1484	0x4810    LDR	R0, [PC, #64]
0x1486	0x6801    LDR	R1, [R0, #0]
0x1488	0x4812    LDR	R0, [PC, #72]
0x148A	0x4001    ANDS	R1, R0
0x148C	0x480E    LDR	R0, [PC, #56]
0x148E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x1490	0x480D    LDR	R0, [PC, #52]
0x1492	0x6801    LDR	R1, [R0, #0]
0x1494	0xF46F2080  MVN	R0, #262144
0x1498	0x4001    ANDS	R1, R0
0x149A	0x480B    LDR	R0, [PC, #44]
0x149C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x149E	0x480C    LDR	R0, [PC, #48]
0x14A0	0x6801    LDR	R1, [R0, #0]
0x14A2	0xF46F00FE  MVN	R0, #8323072
0x14A6	0x4001    ANDS	R1, R0
0x14A8	0x4809    LDR	R0, [PC, #36]
0x14AA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x14AC	0x4806    LDR	R0, [PC, #24]
0x14AE	0x6801    LDR	R1, [R0, #0]
0x14B0	0xF06F50A0  MVN	R0, #335544320
0x14B4	0x4001    ANDS	R1, R0
0x14B6	0x4804    LDR	R0, [PC, #16]
0x14B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x14BA	0xF04F0100  MOV	R1, #0
0x14BE	0x4806    LDR	R0, [PC, #24]
0x14C0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x14C2	0xB001    ADD	SP, SP, #4
0x14C4	0x4770    BX	LR
0x14C6	0xBF00    NOP
0x14C8	0x10004002  	RCC_CR+0
0x14CC	0x0000F0FF  	#-251723776
0x14D0	0x10044002  	RCC_CFGR+0
0x14D4	0xFFFFFEF6  	#-17367041
0x14D8	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x1700	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x1702	0x4902    LDR	R1, [PC, #8]
0x1704	0x4802    LDR	R0, [PC, #8]
0x1706	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x1708	0xB001    ADD	SP, SP, #4
0x170A	0x4770    BX	LR
0x170C	0x19400001  	#72000
0x1710	0x00242000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x16F8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x16FA	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x16FC	0xB001    ADD	SP, SP, #4
0x16FE	0x4770    BX	LR
; end of ___GenExcept
0x1970	0xB500    PUSH	(R14)
0x1972	0xF8DFB014  LDR	R11, [PC, #20]
0x1976	0xF8DFA014  LDR	R10, [PC, #20]
0x197A	0xF8DFC014  LDR	R12, [PC, #20]
0x197E	0xF7FFFDAD  BL	5340
0x1982	0xBD00    POP	(R15)
0x1984	0x4770    BX	LR
0x1986	0xBF00    NOP
0x1988	0x00002000  	#536870912
0x198C	0x000C2000  	#536870924
0x1990	0x19540000  	#6484
0x19F0	0xB500    PUSH	(R14)
0x19F2	0xF8DFB010  LDR	R11, [PC, #16]
0x19F6	0xF8DFA010  LDR	R10, [PC, #16]
0x19FA	0xF7FFFE5F  BL	5820
0x19FE	0xBD00    POP	(R15)
0x1A00	0x4770    BX	LR
0x1A02	0xBF00    NOP
0x1A04	0x00002000  	#536870912
0x1A08	0x00402000  	#536870976
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x0DEC	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x1878	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x187C	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x1880	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x1884	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x1888	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x188C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x1890	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x1894	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x1898	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x189C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x18A0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x18A4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x18A8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x18AC	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x18B0	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x18B4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x18B8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x18BC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x18C0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x18C4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x18C8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x18CC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x18D0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x18D4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x18D8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x18DC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x18E0	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x18E4	0x00000E5D ;__MIKROBUS1_GPIO+0
0x18E8	0x00000E2D ;__MIKROBUS1_GPIO+4
0x18EC	0x00000E21 ;__MIKROBUS1_GPIO+8
0x18F0	0x00000E15 ;__MIKROBUS1_GPIO+12
0x18F4	0x00000E51 ;__MIKROBUS1_GPIO+16
0x18F8	0x00000E45 ;__MIKROBUS1_GPIO+20
0x18FC	0x00000E39 ;__MIKROBUS1_GPIO+24
0x1900	0x00001251 ;__MIKROBUS1_GPIO+28
0x1904	0x000012BD ;__MIKROBUS1_GPIO+32
0x1908	0x000012B1 ;__MIKROBUS1_GPIO+36
0x190C	0x000012A5 ;__MIKROBUS1_GPIO+40
0x1910	0x000012E1 ;__MIKROBUS1_GPIO+44
0x1914	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0x1918	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0x191C	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0x1920	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0x1924	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0x1928	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0x192C	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0x1930	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0x1934	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0x1938	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0x193C	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0x1940	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__Lib_System_105_107.c,447 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x1944	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x1948	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x194C	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x1950	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x1954	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x1958	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x195C	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_I2C [12]
0x1960	0x00000B45 ;__MIKROBUS1_I2C+0
0x1964	0x00000C8D ;__MIKROBUS1_I2C+4
0x1968	0xFFFFFFFF ;__MIKROBUS1_I2C+8
; end of __MIKROBUS1_I2C
;Click_Boost_INV_STM.c,3 :: __BOOSTINV_I2C_CFG [4]
0x196C	0x000186A0 ;__BOOSTINV_I2C_CFG+0
; end of __BOOSTINV_I2C_CFG
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [26]    _I2Cx_Get_Status
0x016C      [24]    _I2Cx_Is_Idle
0x0184     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x021C      [12]    _Get_Fosc_kHz
0x0228     [140]    _GPIO_Clk_Enable
0x02B4     [168]    _RCC_GetClocksFrequency
0x035C     [272]    _GPIO_Alternate_Function_Enable
0x046C     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x04FC      [36]    _ChekXForEvent
0x0520     [412]    _I2Cx_Init_Advanced
0x06BC      [12]    __Lib_UART_123_45_UARTx_Tx_Idle
0x06C8      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x06D4     [500]    _GPIO_Config
0x08C8     [204]    _I2Cx_Start
0x0994     [408]    _I2Cx_Write
0x0B2C      [22]    __Lib_UART_123_45_UARTx_Read
0x0B44      [24]    _I2C1_Start
0x0B5C      [24]    _UART2_Data_Ready
0x0B74      [24]    _UART2_Read
0x0B8C      [24]    _UART1_Tx_Idle
0x0BA4      [24]    _I2C2_Start
0x0BBC      [24]    _UART1_Read
0x0BD4      [24]    _UART1_Data_Ready
0x0BEC      [24]    _UART2_Tx_Idle
0x0C04      [28]    _GPIO_Digital_Output
0x0C20      [24]    _UART5_Data_Ready
0x0C38      [24]    _UART5_Read
0x0C50      [24]    _GPIO_Digital_Input
0x0C68      [36]    _I2C2_Write
0x0C8C      [36]    _I2C1_Write
0x0CB0      [24]    _UART5_Tx_Idle
0x0CC8      [24]    _UART3_Tx_Idle
0x0CE0      [24]    _UART3_Data_Ready
0x0CF8      [24]    _UART3_Read
0x0D10      [24]    _UART4_Read
0x0D28      [28]    _I2C1_Init_Advanced
0x0D44      [24]    _UART4_Tx_Idle
0x0D5C      [24]    _UART4_Data_Ready
0x0D74      [12]    easymx_v7_STM32F107VC__setSDA_2
0x0D80      [12]    easymx_v7_STM32F107VC__setSCL_2
0x0D8C      [12]    easymx_v7_STM32F107VC__setTX_2
0x0D98      [40]    __boostinv_driver_hal_i2cWrite
0x0DC0      [44]    __boostinv_driver_hal_i2cStart
0x0DF0      [24]    _Delay_100ms
0x0E08      [12]    easymx_v7_STM32F107VC__setRX_2
0x0E14      [12]    easymx_v7_STM32F107VC__setSCK_1
0x0E20      [12]    easymx_v7_STM32F107VC__setCS_1
0x0E2C      [12]    easymx_v7_STM32F107VC__setRST_1
0x0E38      [12]    easymx_v7_STM32F107VC__setPWM_1
0x0E44      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x0E50      [12]    easymx_v7_STM32F107VC__setMISO_1
0x0E5C      [12]    easymx_v7_STM32F107VC__setAN_1
0x0E68      [32]    easymx_v7_STM32F107VC__i2cInit_2
0x0E88      [32]    easymx_v7_STM32F107VC__i2cInit_1
0x0EA8     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x1060      [16]    __boostinv_driver_hal_gpioMap
0x1070      [40]    __boostinv_driver_hal_i2cMap
0x1098     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x1250      [12]    easymx_v7_STM32F107VC__setINT_1
0x125C      [12]    easymx_v7_STM32F107VC__setSCK_2
0x1268      [12]    easymx_v7_STM32F107VC__setINT_2
0x1274      [12]    easymx_v7_STM32F107VC__setCS_2
0x1280      [12]    easymx_v7_STM32F107VC__setMISO_2
0x128C      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x1298      [12]    easymx_v7_STM32F107VC__setPWM_2
0x12A4      [12]    easymx_v7_STM32F107VC__setSCL_1
0x12B0      [12]    easymx_v7_STM32F107VC__setTX_1
0x12BC      [12]    easymx_v7_STM32F107VC__setRX_1
0x12C8      [12]    easymx_v7_STM32F107VC__setRST_2
0x12D4      [12]    easymx_v7_STM32F107VC__setAN_2
0x12E0      [12]    easymx_v7_STM32F107VC__setSDA_1
0x12EC      [64]    _boostinv_setPositiveVoltage
0x132C      [76]    _boostinv_setNegativeVoltage
0x1378      [66]    _mikrobus_gpioInit
0x13BC      [48]    _boostinv_writeByte
0x13EC      [48]    _boostinv_enable
0x141C      [36]    _boostinv_i2cDriverInit
0x1440      [48]    _mikrobus_i2cInit
0x1470     [108]    __Lib_System_105_107_SystemClockSetDefault
0x14DC      [20]    ___CC2DW
0x14F0     [344]    _applicationTask
0x1648      [60]    _systemInit
0x1684      [56]    _applicationInit
0x16BC      [58]    ___FillZeros
0x16F8       [8]    ___GenExcept
0x1700      [20]    __Lib_System_105_107_InitialSetUpFosc
0x1714      [32]    _main
0x1734     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x20000004       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x20000008       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x2000000C       [2]    _Positive_Vout
0x2000000E       [2]    _Negative_Vout
0x20000010       [4]    __boostinv_driver_fp_i2cStart
0x20000014       [4]    __boostinv_driver_fp_i2cWrite
0x20000018       [4]    __boostinv_driver_fp_i2cRead
0x2000001C       [1]    __boostinv_driver__slaveAddress
0x20000020       [4]    __boostinv_driver_hal_gpio_rstSet
0x20000024       [4]    ___System_CLOCK_IN_KHZ
0x20000028       [4]    _I2Cx_Timeout_Ptr
0x2000002C       [4]    _I2C1_Timeout_Ptr
0x20000030       [4]    _I2C2_Timeout_Ptr
0x20000034       [4]    _I2C_Start_Ptr
0x20000038       [4]    _I2C_Read_Ptr
0x2000003C       [4]    _I2C_Write_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0DEC       [4]    __Lib_System_105_107_ADCPrescTable
0x1878     [108]    __GPIO_MODULE_I2C1_PB67
0x18E4      [96]    __MIKROBUS1_GPIO
0x1944      [16]    __Lib_System_105_107_APBAHBPrescTable
0x1954       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x1958       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x195C       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
0x1960      [12]    __MIKROBUS1_I2C
0x196C       [4]    __BOOSTINV_I2C_CFG
