<dec f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='391' type='bool llvm::HexagonInstrInfo::isPureSlot0(const llvm::MachineInstr &amp; MI) const'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4328' ll='4338' type='bool llvm::HexagonInstrInfo::isPureSlot0(const llvm::MachineInstr &amp; MI) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1847' u='c' c='_ZN4llvm21HexagonPacketizerList17shouldAddToPacketERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='1875' u='c' c='_ZN4llvm21HexagonPacketizerList31isPureSlot0InsnWithNoSlot1StoreERKNS_12MachineInstrE'/>
