#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jan 20 00:16:31 2026
# Process ID: 2578884
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :2900.000 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :107379 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.055 ; gain = 38.836 ; free physical = 61478 ; free virtual = 99412
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2578937
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2107.613 ; gain = 427.602 ; free physical = 59756 ; free virtual = 97745
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:32]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_135' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:2502]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_143' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:2543]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_183' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:2618]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:182]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'call_ret4_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_222' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:2787]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:23]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:2797]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:279]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:279]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_359' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:3063]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:31]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:11' bound to instance 'call_ret7_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s_fu_367' of component 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:3081]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:282]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_503' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:3350]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:183]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_639' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:3520]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:87]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_675' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:3594]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:80]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_711' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:3661]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:81]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_744' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:3729]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_2/myproject_prj/solution1/syn/vhdl/myproject.vhd:32]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2601.582 ; gain = 921.570 ; free physical = 58975 ; free virtual = 96940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2601.582 ; gain = 921.570 ; free physical = 58944 ; free virtual = 96909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2609.586 ; gain = 929.574 ; free physical = 58944 ; free virtual = 96909
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2746.867 ; gain = 1066.855 ; free physical = 58493 ; free virtual = 96668
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   19 Bit       Adders := 107   
	   2 Input   19 Bit       Adders := 8     
	   3 Input   16 Bit       Adders := 1587  
	   2 Input   16 Bit       Adders := 909   
	   4 Input   16 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 1059  
	   2 Input   14 Bit       Adders := 512   
	   3 Input   14 Bit       Adders := 7     
	   2 Input   13 Bit       Adders := 46    
	   3 Input   13 Bit       Adders := 10    
	   2 Input   12 Bit       Adders := 62    
	   3 Input   12 Bit       Adders := 41    
	   4 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 92    
	   3 Input   11 Bit       Adders := 92    
	   4 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 98    
	   3 Input   10 Bit       Adders := 72    
	   4 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 83    
	   3 Input    9 Bit       Adders := 16    
	   2 Input    8 Bit       Adders := 206   
+---XORs : 
	   2 Input      1 Bit         XORs := 393   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               16 Bit    Registers := 3418  
	               15 Bit    Registers := 1091  
	               14 Bit    Registers := 627   
	               13 Bit    Registers := 181   
	               12 Bit    Registers := 69    
	               11 Bit    Registers := 142   
	               10 Bit    Registers := 212   
	                9 Bit    Registers := 132   
	                8 Bit    Registers := 497   
	                7 Bit    Registers := 21    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 636   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 191   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 772   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 203   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[18]' (FDE) to 'mult_380_reg_25873_reg[15]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[17]' (FDE) to 'mult_380_reg_25873_reg[14]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[16]' (FDE) to 'mult_380_reg_25873_reg[13]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[15]' (FDE) to 'mult_380_reg_25873_reg[12]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[3]' (FDE) to 'mult_380_reg_25873_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[4]' (FDE) to 'mult_380_reg_25873_reg[1]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[5]' (FDE) to 'mult_380_reg_25873_reg[2]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[6]' (FDE) to 'mult_380_reg_25873_reg[3]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[7]' (FDE) to 'mult_380_reg_25873_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[8]' (FDE) to 'mult_380_reg_25873_reg[5]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[9]' (FDE) to 'mult_380_reg_25873_reg[6]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[10]' (FDE) to 'mult_380_reg_25873_reg[7]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[11]' (FDE) to 'mult_380_reg_25873_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[12]' (FDE) to 'mult_380_reg_25873_reg[9]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[13]' (FDE) to 'mult_380_reg_25873_reg[10]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_308_reg_25868_reg[14]' (FDE) to 'mult_380_reg_25873_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[1]' (FDE) to 'mult_124_reg_25336_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[1]' (FDE) to 'sext_ln17_104_reg_26164_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[2]' (FDE) to 'mult_124_reg_25336_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[2]' (FDE) to 'sext_ln17_104_reg_26164_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[3]' (FDE) to 'mult_124_reg_25336_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[3]' (FDE) to 'sext_ln17_104_reg_26164_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[4]' (FDE) to 'mult_124_reg_25336_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[4]' (FDE) to 'sext_ln17_104_reg_26164_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[5]' (FDE) to 'mult_124_reg_25336_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[5]' (FDE) to 'sext_ln17_104_reg_26164_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[6]' (FDE) to 'mult_124_reg_25336_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[6]' (FDE) to 'sext_ln17_104_reg_26164_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[7]' (FDE) to 'mult_124_reg_25336_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[7]' (FDE) to 'sext_ln17_104_reg_26164_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[8]' (FDE) to 'mult_124_reg_25336_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[8]' (FDE) to 'sext_ln17_104_reg_26164_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[9]' (FDE) to 'mult_124_reg_25336_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[9]' (FDE) to 'sext_ln17_104_reg_26164_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[10]' (FDE) to 'mult_124_reg_25336_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[10]' (FDE) to 'sext_ln17_104_reg_26164_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[11]' (FDE) to 'mult_124_reg_25336_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[11]' (FDE) to 'sext_ln17_104_reg_26164_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[12]' (FDE) to 'mult_124_reg_25336_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[12]' (FDE) to 'sext_ln17_104_reg_26164_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[13]' (FDE) to 'mult_124_reg_25336_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[13]' (FDE) to 'sext_ln17_104_reg_26164_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_120_reg_25325_reg[14]' (FDE) to 'mult_124_reg_25336_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_17_reg_26118_reg[14]' (FDE) to 'sext_ln17_104_reg_26164_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[0]' (FDE) to 'data_25_val_read_reg_25061_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[1]' (FDE) to 'data_25_val_read_reg_25061_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[2]' (FDE) to 'data_25_val_read_reg_25061_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[3]' (FDE) to 'data_25_val_read_reg_25061_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[4]' (FDE) to 'data_25_val_read_reg_25061_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[5]' (FDE) to 'data_25_val_read_reg_25061_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[6]' (FDE) to 'data_25_val_read_reg_25061_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[7]' (FDE) to 'data_25_val_read_reg_25061_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[8]' (FDE) to 'data_25_val_read_reg_25061_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[9]' (FDE) to 'data_25_val_read_reg_25061_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[10]' (FDE) to 'data_25_val_read_reg_25061_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[11]' (FDE) to 'data_25_val_read_reg_25061_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[12]' (FDE) to 'data_25_val_read_reg_25061_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[13]' (FDE) to 'data_25_val_read_reg_25061_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_306_reg_25725_reg[14]' (FDE) to 'data_25_val_read_reg_25061_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[0]' (FDE) to 'data_27_val_read_reg_25045_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[1]' (FDE) to 'mult_323_reg_25751_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[2]' (FDE) to 'mult_323_reg_25751_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[3]' (FDE) to 'mult_323_reg_25751_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[4]' (FDE) to 'mult_323_reg_25751_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[5]' (FDE) to 'mult_323_reg_25751_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[6]' (FDE) to 'mult_323_reg_25751_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[7]' (FDE) to 'mult_323_reg_25751_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[8]' (FDE) to 'mult_323_reg_25751_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[9]' (FDE) to 'mult_323_reg_25751_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[10]' (FDE) to 'mult_323_reg_25751_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[11]' (FDE) to 'mult_323_reg_25751_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[12]' (FDE) to 'mult_323_reg_25751_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[13]' (FDE) to 'mult_323_reg_25751_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_324_reg_25757_reg[14]' (FDE) to 'mult_323_reg_25751_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[0]' (FDE) to 'data_26_val_read_reg_25053_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[1]' (FDE) to 'data_26_val_read_reg_25053_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[2]' (FDE) to 'mult_314_reg_25735_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[3]' (FDE) to 'mult_314_reg_25735_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[4]' (FDE) to 'mult_314_reg_25735_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[5]' (FDE) to 'mult_314_reg_25735_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[6]' (FDE) to 'mult_314_reg_25735_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[7]' (FDE) to 'mult_314_reg_25735_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[8]' (FDE) to 'mult_314_reg_25735_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[9]' (FDE) to 'mult_314_reg_25735_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[10]' (FDE) to 'mult_314_reg_25735_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[11]' (FDE) to 'mult_314_reg_25735_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[12]' (FDE) to 'mult_314_reg_25735_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[13]' (FDE) to 'mult_314_reg_25735_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_319_reg_25741_reg[14]' (FDE) to 'mult_314_reg_25735_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[0]' (FDE) to 'mult_314_reg_25735_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[1]' (FDE) to 'mult_314_reg_25735_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[2]' (FDE) to 'mult_314_reg_25735_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[3]' (FDE) to 'mult_314_reg_25735_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[4]' (FDE) to 'mult_314_reg_25735_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[5]' (FDE) to 'mult_314_reg_25735_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[6]' (FDE) to 'mult_314_reg_25735_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[7]' (FDE) to 'mult_314_reg_25735_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[8]' (FDE) to 'mult_314_reg_25735_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[9]' (FDE) to 'mult_314_reg_25735_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_311_reg_25730_reg[10]' (FDE) to 'mult_314_reg_25735_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_51_reg_12884_reg[0] )
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_639/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_711/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_359/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 2857.324 ; gain = 1177.312 ; free physical = 66763 ; free virtual = 91358
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:41 . Memory (MB): peak = 2857.324 ; gain = 1177.312 ; free physical = 66685 ; free virtual = 91443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:49 . Memory (MB): peak = 2903.359 ; gain = 1223.348 ; free physical = 69855 ; free virtual = 94602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:06 . Memory (MB): peak = 3063.367 ; gain = 1383.355 ; free physical = 75473 ; free virtual = 100312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:02:06 . Memory (MB): peak = 3063.367 ; gain = 1383.355 ; free physical = 76303 ; free virtual = 101144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 3063.367 ; gain = 1383.355 ; free physical = 76336 ; free virtual = 101151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 3063.367 ; gain = 1383.355 ; free physical = 76337 ; free virtual = 101151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:02:13 . Memory (MB): peak = 3063.367 ; gain = 1383.355 ; free physical = 76337 ; free virtual = 101151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:02:14 . Memory (MB): peak = 3063.367 ; gain = 1383.355 ; free physical = 76336 ; free virtual = 101151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | z_global_read_reg_3726_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 | 20939|
|3     |LUT1   |  5520|
|4     |LUT2   | 39825|
|5     |LUT3   | 29978|
|6     |LUT4   | 25695|
|7     |LUT5   |  1761|
|8     |LUT6   |  1952|
|9     |SRL16E |    16|
|10    |FDRE   | 85456|
|11    |IBUF   |   583|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 211738|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_503 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s |  78541|
|3     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_183  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s  |  99306|
|4     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_675 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s |  17846|
|5     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_744 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s |    895|
|6     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s     |   6146|
|7     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_359     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s     |    165|
|8     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_639     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s     |   1536|
|9     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_711     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s     |   1312|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:02:14 . Memory (MB): peak = 3063.367 ; gain = 1383.355 ; free physical = 76329 ; free virtual = 101144
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:51 ; elapsed = 00:02:19 . Memory (MB): peak = 3067.277 ; gain = 1387.266 ; free physical = 82344 ; free virtual = 107170
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:02:19 . Memory (MB): peak = 3067.277 ; gain = 1387.266 ; free physical = 82371 ; free virtual = 107169
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3067.277 ; gain = 0.000 ; free physical = 82239 ; free virtual = 107042
INFO: [Netlist 29-17] Analyzing 20939 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3156.734 ; gain = 0.000 ; free physical = 82046 ; free virtual = 106769
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 97744e2e
INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:48 . Memory (MB): peak = 3156.734 ; gain = 1482.680 ; free physical = 82038 ; free virtual = 106761
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8115.257; main = 2143.018; forked = 6182.930
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16726.648; main = 3156.738; forked = 13663.277
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 00:19:27 2026...
