instruction,srl,lbu,andi,ori,jal
REgWrite,1,1,1,1,1
RegDST,0,0,0,0,0
ALUSrc,11,01,11,11,00
Branch,0,0,0,0,0
MemWrite,0,0,0,0,0
MemtoReg,0,0,0,0,0
Jump,0,0,0,0,1
jr,0,0,0,0,0
aluop,1111,0000,0111,0011,0000
ne,0,0,0,0,0
half,0,0,0,0,0
b,0,0,0,0,0
lbu,0,1,0,0,0
link,0,0,0,0,0