begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/** @file   Functions in this library instance make use of MMIO functions in IoLib to   access memory mapped PCI configuration space.    All assertions for I/O operations are handled in MMIO functions in the IoLib   Library.    Copyright (c) 2006 - 2012, Intel Corporation. All rights reserved.<BR>   This program and the accompanying materials   are licensed and made available under the terms and conditions of the BSD License   which accompanies this distribution.  The full text of the license may be found at   http://opensource.org/licenses/bsd-license.php.    THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,   WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.  **/
end_comment

begin_include
include|#
directive|include
file|<PiDxe.h>
end_include

begin_include
include|#
directive|include
file|<Guid/EventGroup.h>
end_include

begin_include
include|#
directive|include
file|<Library/BaseLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/PciExpressLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/IoLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/DebugLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/PcdLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/MemoryAllocationLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/UefiBootServicesTableLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/DxeServicesTableLib.h>
end_include

begin_include
include|#
directive|include
file|<Library/UefiRuntimeLib.h>
end_include

begin_comment
comment|///
end_comment

begin_comment
comment|/// Define table for mapping PCI Express MMIO physical addresses to virtual addresses at OS runtime
end_comment

begin_comment
comment|///
end_comment

begin_typedef
typedef|typedef
struct|struct
block|{
name|UINTN
name|PhysicalAddress
decl_stmt|;
name|UINTN
name|VirtualAddress
decl_stmt|;
block|}
name|PCI_EXPRESS_RUNTIME_REGISTRATION_TABLE
typedef|;
end_typedef

begin_comment
comment|///
end_comment

begin_comment
comment|/// Set Virtual Address Map Event
end_comment

begin_comment
comment|///
end_comment

begin_decl_stmt
name|EFI_EVENT
name|mDxeRuntimePciExpressLibVirtualNotifyEvent
init|=
name|NULL
decl_stmt|;
end_decl_stmt

begin_comment
comment|///
end_comment

begin_comment
comment|/// Module global that contains the base physical address of the PCI Express MMIO range.
end_comment

begin_comment
comment|///
end_comment

begin_decl_stmt
name|UINTN
name|mDxeRuntimePciExpressLibPciExpressBaseAddress
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|///
end_comment

begin_comment
comment|/// The number of PCI devices that have been registered for runtime access.
end_comment

begin_comment
comment|///
end_comment

begin_decl_stmt
name|UINTN
name|mDxeRuntimePciExpressLibNumberOfRuntimeRanges
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|///
end_comment

begin_comment
comment|/// The table of PCI devices that have been registered for runtime access.
end_comment

begin_comment
comment|///
end_comment

begin_decl_stmt
name|PCI_EXPRESS_RUNTIME_REGISTRATION_TABLE
modifier|*
name|mDxeRuntimePciExpressLibRegistrationTable
init|=
name|NULL
decl_stmt|;
end_decl_stmt

begin_comment
comment|///
end_comment

begin_comment
comment|/// The table index of the most recent virtual address lookup.
end_comment

begin_comment
comment|///
end_comment

begin_decl_stmt
name|UINTN
name|mDxeRuntimePciExpressLibLastRuntimeRange
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_comment
comment|/**   Convert the physical PCI Express MMIO addresses for all registered PCI devices   to virtual addresses.    @param[in]    Event   The event that is being processed.   @param[in]    Context The Event Context. **/
end_comment

begin_function
name|VOID
name|EFIAPI
name|DxeRuntimePciExpressLibVirtualNotify
parameter_list|(
name|IN
name|EFI_EVENT
name|Event
parameter_list|,
name|IN
name|VOID
modifier|*
name|Context
parameter_list|)
block|{
name|UINTN
name|Index
decl_stmt|;
comment|//
comment|// If there have been no runtime registrations, then just return
comment|//
if|if
condition|(
name|mDxeRuntimePciExpressLibRegistrationTable
operator|==
name|NULL
condition|)
block|{
return|return;
block|}
comment|//
comment|// Convert physical addresses associated with the set of registered PCI devices to
comment|// virtual addresses.
comment|//
for|for
control|(
name|Index
operator|=
literal|0
init|;
name|Index
operator|<
name|mDxeRuntimePciExpressLibNumberOfRuntimeRanges
condition|;
name|Index
operator|++
control|)
block|{
name|EfiConvertPointer
argument_list|(
literal|0
argument_list|,
operator|(
name|VOID
operator|*
operator|*
operator|)
operator|&
operator|(
name|mDxeRuntimePciExpressLibRegistrationTable
index|[
name|Index
index|]
operator|.
name|VirtualAddress
operator|)
argument_list|)
expr_stmt|;
block|}
comment|//
comment|// Convert table pointer that is allocated from EfiRuntimeServicesData to a virtual address.
comment|//
name|EfiConvertPointer
argument_list|(
literal|0
argument_list|,
operator|(
name|VOID
operator|*
operator|*
operator|)
operator|&
name|mDxeRuntimePciExpressLibRegistrationTable
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/**   The constructor function caches the PCI Express Base Address and creates a    Set Virtual Address Map event to convert physical address to virtual addresses.      @param  ImageHandle   The firmware allocated handle for the EFI image.   @param  SystemTable   A pointer to the EFI System Table.      @retval EFI_SUCCESS   The constructor completed successfully.   @retval Other value   The constructor did not complete successfully.  **/
end_comment

begin_function
name|EFI_STATUS
name|EFIAPI
name|DxeRuntimePciExpressLibConstructor
parameter_list|(
name|IN
name|EFI_HANDLE
name|ImageHandle
parameter_list|,
name|IN
name|EFI_SYSTEM_TABLE
modifier|*
name|SystemTable
parameter_list|)
block|{
name|EFI_STATUS
name|Status
decl_stmt|;
comment|//
comment|// Cache the physical address of the PCI Express MMIO range into a module global variable
comment|//
name|mDxeRuntimePciExpressLibPciExpressBaseAddress
operator|=
operator|(
name|UINTN
operator|)
name|PcdGet64
argument_list|(
name|PcdPciExpressBaseAddress
argument_list|)
expr_stmt|;
comment|//
comment|// Register SetVirtualAddressMap () notify function
comment|//
name|Status
operator|=
name|gBS
operator|->
name|CreateEventEx
argument_list|(
name|EVT_NOTIFY_SIGNAL
argument_list|,
name|TPL_NOTIFY
argument_list|,
name|DxeRuntimePciExpressLibVirtualNotify
argument_list|,
name|NULL
argument_list|,
operator|&
name|gEfiEventVirtualAddressChangeGuid
argument_list|,
operator|&
name|mDxeRuntimePciExpressLibVirtualNotifyEvent
argument_list|)
expr_stmt|;
name|ASSERT_EFI_ERROR
argument_list|(
name|Status
argument_list|)
expr_stmt|;
return|return
name|Status
return|;
block|}
end_function

begin_comment
comment|/**   The destructor function frees any allocated buffers and closes the Set Virtual    Address Map event.      @param  ImageHandle   The firmware allocated handle for the EFI image.   @param  SystemTable   A pointer to the EFI System Table.      @retval EFI_SUCCESS   The destructor completed successfully.   @retval Other value   The destructor did not complete successfully.  **/
end_comment

begin_function
name|EFI_STATUS
name|EFIAPI
name|DxeRuntimePciExpressLibDestructor
parameter_list|(
name|IN
name|EFI_HANDLE
name|ImageHandle
parameter_list|,
name|IN
name|EFI_SYSTEM_TABLE
modifier|*
name|SystemTable
parameter_list|)
block|{
name|EFI_STATUS
name|Status
decl_stmt|;
comment|//
comment|// If one or more PCI devices have been registered for runtime access, then
comment|// free the registration table.
comment|//
if|if
condition|(
name|mDxeRuntimePciExpressLibRegistrationTable
operator|!=
name|NULL
condition|)
block|{
name|FreePool
argument_list|(
name|mDxeRuntimePciExpressLibRegistrationTable
argument_list|)
expr_stmt|;
block|}
comment|//
comment|// Close the Set Virtual Address Map event
comment|//
name|Status
operator|=
name|gBS
operator|->
name|CloseEvent
argument_list|(
name|mDxeRuntimePciExpressLibVirtualNotifyEvent
argument_list|)
expr_stmt|;
name|ASSERT_EFI_ERROR
argument_list|(
name|Status
argument_list|)
expr_stmt|;
return|return
name|Status
return|;
block|}
end_function

begin_comment
comment|/**   Gets the base address of PCI Express.      This internal functions retrieves PCI Express Base Address via a PCD entry   PcdPciExpressBaseAddress.      @param  Address  The address that encodes the PCI Bus, Device, Function and Register.   @return          The base address of PCI Express.  **/
end_comment

begin_function
name|UINTN
name|GetPciExpressAddress
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|)
block|{
name|UINTN
name|Index
decl_stmt|;
comment|//
comment|// Make sure Address is valid
comment|//
name|ASSERT
argument_list|(
operator|(
operator|(
name|Address
operator|)
operator|&
operator|~
literal|0xfffffff
operator|)
operator|==
literal|0
argument_list|)
expr_stmt|;
comment|//
comment|// Convert Address to a physical address in the MMIO PCI Express range
comment|//
name|Address
operator|+=
name|mDxeRuntimePciExpressLibPciExpressBaseAddress
expr_stmt|;
comment|//
comment|// If SetVirtualAddressMap() has not been called, then just return the physical address
comment|//
if|if
condition|(
operator|!
name|EfiGoneVirtual
argument_list|()
condition|)
block|{
return|return
name|Address
return|;
block|}
comment|//
comment|// See if there is a physical address match at the exact same index as the last address match
comment|//
if|if
condition|(
name|mDxeRuntimePciExpressLibRegistrationTable
index|[
name|mDxeRuntimePciExpressLibLastRuntimeRange
index|]
operator|.
name|PhysicalAddress
operator|==
operator|(
name|Address
operator|&
operator|(
operator|~
literal|0x00000fff
operator|)
operator|)
condition|)
block|{
comment|//
comment|// Convert the physical address to a virtual address and return the virtual address
comment|//
return|return
operator|(
name|Address
operator|&
literal|0x00000fff
operator|)
operator|+
name|mDxeRuntimePciExpressLibRegistrationTable
index|[
name|mDxeRuntimePciExpressLibLastRuntimeRange
index|]
operator|.
name|VirtualAddress
return|;
block|}
comment|//
comment|// Search the entire table for a physical address match
comment|//
for|for
control|(
name|Index
operator|=
literal|0
init|;
name|Index
operator|<
name|mDxeRuntimePciExpressLibNumberOfRuntimeRanges
condition|;
name|Index
operator|++
control|)
block|{
if|if
condition|(
name|mDxeRuntimePciExpressLibRegistrationTable
index|[
name|Index
index|]
operator|.
name|PhysicalAddress
operator|==
operator|(
name|Address
operator|&
operator|(
operator|~
literal|0x00000fff
operator|)
operator|)
condition|)
block|{
comment|//
comment|// Cache the matching index value
comment|//
name|mDxeRuntimePciExpressLibLastRuntimeRange
operator|=
name|Index
expr_stmt|;
comment|//
comment|// Convert the physical address to a virtual address and return the virtual address
comment|//
return|return
operator|(
name|Address
operator|&
literal|0x00000fff
operator|)
operator|+
name|mDxeRuntimePciExpressLibRegistrationTable
index|[
name|Index
index|]
operator|.
name|VirtualAddress
return|;
block|}
block|}
comment|//
comment|// No match was found.  This is a critical error at OS runtime, so ASSERT() and force a breakpoint.
comment|//
name|ASSERT
argument_list|(
name|FALSE
argument_list|)
expr_stmt|;
name|CpuBreakpoint
argument_list|()
expr_stmt|;
comment|//
comment|// Return the physical address
comment|//
return|return
name|Address
return|;
block|}
end_function

begin_comment
comment|/**   Registers a PCI device so PCI configuration registers may be accessed after    SetVirtualAddressMap().      Registers the PCI device specified by Address so all the PCI configuration    registers associated with that PCI device may be accessed after SetVirtualAddressMap()    is called.      If Address> 0x0FFFFFFF, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.      @retval RETURN_SUCCESS           The PCI device was registered for runtime access.   @retval RETURN_UNSUPPORTED       An attempt was made to call this function                                     after ExitBootServices().   @retval RETURN_UNSUPPORTED       The resources required to access the PCI device                                    at runtime could not be mapped.   @retval RETURN_OUT_OF_RESOURCES  There are not enough resources available to                                    complete the registration.  **/
end_comment

begin_function
name|RETURN_STATUS
name|EFIAPI
name|PciExpressRegisterForRuntimeAccess
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|)
block|{
name|EFI_STATUS
name|Status
decl_stmt|;
name|EFI_GCD_MEMORY_SPACE_DESCRIPTOR
name|Descriptor
decl_stmt|;
name|UINTN
name|Index
decl_stmt|;
name|VOID
modifier|*
name|NewTable
decl_stmt|;
comment|//
comment|// Return an error if this function is called after ExitBootServices().
comment|//
if|if
condition|(
name|EfiAtRuntime
argument_list|()
condition|)
block|{
return|return
name|RETURN_UNSUPPORTED
return|;
block|}
comment|//
comment|// Make sure Address is valid
comment|//
name|ASSERT
argument_list|(
operator|(
operator|(
name|Address
operator|)
operator|&
operator|~
literal|0xfffffff
operator|)
operator|==
literal|0
argument_list|)
expr_stmt|;
comment|//
comment|// Convert Address to a physical address in the MMIO PCI Express range
comment|// at the beginning of the PCI Configuration header for the specified
comment|// PCI Bus/Dev/Func
comment|//
name|Address
operator|=
name|GetPciExpressAddress
argument_list|(
name|Address
operator|&
literal|0x0ffff000
argument_list|)
expr_stmt|;
comment|//
comment|// See if Address has already been registerd for runtime access
comment|//
for|for
control|(
name|Index
operator|=
literal|0
init|;
name|Index
operator|<
name|mDxeRuntimePciExpressLibNumberOfRuntimeRanges
condition|;
name|Index
operator|++
control|)
block|{
if|if
condition|(
name|mDxeRuntimePciExpressLibRegistrationTable
index|[
name|Index
index|]
operator|.
name|PhysicalAddress
operator|==
name|Address
condition|)
block|{
return|return
name|RETURN_SUCCESS
return|;
block|}
block|}
comment|//
comment|// Get the GCD Memory Descriptor for the PCI Express Bus/Dev/Func specified by Address
comment|//
name|Status
operator|=
name|gDS
operator|->
name|GetMemorySpaceDescriptor
argument_list|(
name|Address
argument_list|,
operator|&
name|Descriptor
argument_list|)
expr_stmt|;
if|if
condition|(
name|EFI_ERROR
argument_list|(
name|Status
argument_list|)
condition|)
block|{
return|return
name|RETURN_UNSUPPORTED
return|;
block|}
comment|//
comment|// Mark the 4KB region for the PCI Express Bus/Dev/Func as EFI_RUNTIME_MEMORY so the OS
comment|// will allocate a virtual address range for the 4KB PCI Configuration Header.
comment|//
name|Status
operator|=
name|gDS
operator|->
name|SetMemorySpaceAttributes
argument_list|(
name|Address
argument_list|,
literal|0x1000
argument_list|,
name|Descriptor
operator|.
name|Attributes
operator||
name|EFI_MEMORY_RUNTIME
argument_list|)
expr_stmt|;
if|if
condition|(
name|EFI_ERROR
argument_list|(
name|Status
argument_list|)
condition|)
block|{
return|return
name|RETURN_UNSUPPORTED
return|;
block|}
comment|//
comment|// Grow the size of the registration table
comment|//
name|NewTable
operator|=
name|ReallocateRuntimePool
argument_list|(
operator|(
name|mDxeRuntimePciExpressLibNumberOfRuntimeRanges
operator|+
literal|0
operator|)
operator|*
sizeof|sizeof
argument_list|(
name|PCI_EXPRESS_RUNTIME_REGISTRATION_TABLE
argument_list|)
argument_list|,
operator|(
name|mDxeRuntimePciExpressLibNumberOfRuntimeRanges
operator|+
literal|1
operator|)
operator|*
sizeof|sizeof
argument_list|(
name|PCI_EXPRESS_RUNTIME_REGISTRATION_TABLE
argument_list|)
argument_list|,
name|mDxeRuntimePciExpressLibRegistrationTable
argument_list|)
expr_stmt|;
if|if
condition|(
name|NewTable
operator|==
name|NULL
condition|)
block|{
return|return
name|RETURN_OUT_OF_RESOURCES
return|;
block|}
name|mDxeRuntimePciExpressLibRegistrationTable
operator|=
name|NewTable
expr_stmt|;
name|mDxeRuntimePciExpressLibRegistrationTable
index|[
name|mDxeRuntimePciExpressLibNumberOfRuntimeRanges
index|]
operator|.
name|PhysicalAddress
operator|=
name|Address
expr_stmt|;
name|mDxeRuntimePciExpressLibRegistrationTable
index|[
name|mDxeRuntimePciExpressLibNumberOfRuntimeRanges
index|]
operator|.
name|VirtualAddress
operator|=
name|Address
expr_stmt|;
name|mDxeRuntimePciExpressLibNumberOfRuntimeRanges
operator|++
expr_stmt|;
return|return
name|RETURN_SUCCESS
return|;
block|}
end_function

begin_comment
comment|/**   Reads an 8-bit PCI configuration register.    Reads and returns the 8-bit PCI configuration register specified by Address.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.    @return The read value from the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|PciExpressRead8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|)
block|{
return|return
name|MmioRead8
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes an 8-bit PCI configuration register.    Writes the 8-bit PCI configuration register specified by Address with the   value specified by Value. Value is returned. This function must guarantee   that all PCI read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  Value   The value to write.    @return The value written to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|PciExpressWrite8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT8
name|Value
parameter_list|)
block|{
return|return
name|MmioWrite8
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|Value
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise OR of an 8-bit PCI configuration register with   an 8-bit value.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 8-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized.    If Address> 0x0FFFFFFF, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  OrData  The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|PciExpressOr8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT8
name|OrData
parameter_list|)
block|{
return|return
name|MmioOr8
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of an 8-bit PCI configuration register with an 8-bit   value.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 8-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|PciExpressAnd8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT8
name|AndData
parameter_list|)
block|{
return|return
name|MmioAnd8
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|AndData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of an 8-bit PCI configuration register with an 8-bit   value, followed a  bitwise OR with another 8-bit value.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData,   performs a bitwise OR between the result of the AND operation and   the value specified by OrData, and writes the result to the 8-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.   @param  OrData  The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|PciExpressAndThenOr8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT8
name|AndData
parameter_list|,
name|IN
name|UINT8
name|OrData
parameter_list|)
block|{
return|return
name|MmioAndThenOr8
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field of a PCI configuration register.    Reads the bit field in an 8-bit PCI configuration register. The bit field is   specified by the StartBit and the EndBit. The value of the bit field is   returned.    If Address> 0x0FFFFFFF, then ASSERT().   If StartBit is greater than 7, then ASSERT().   If EndBit is greater than 7, then ASSERT().   If EndBit is less than StartBit, then ASSERT().    @param  Address   The PCI configuration register to read.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..7.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..7.    @return The value of the bit field read from the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|PciExpressBitFieldRead8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|)
block|{
return|return
name|MmioBitFieldRead8
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes a bit field to a PCI configuration register.    Writes Value to the bit field of the PCI configuration register. The bit   field is specified by the StartBit and the EndBit. All other bits in the   destination PCI configuration register are preserved. The new value of the   8-bit register is returned.    If Address> 0x0FFFFFFF, then ASSERT().   If StartBit is greater than 7, then ASSERT().   If EndBit is greater than 7, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..7.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..7.   @param  Value     The new value of the bit field.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|PciExpressBitFieldWrite8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT8
name|Value
parameter_list|)
block|{
return|return
name|MmioBitFieldWrite8
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|Value
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in an 8-bit PCI configuration, performs a bitwise OR, and   writes the result back to the bit field in the 8-bit port.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 8-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized. Extra left bits in OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If StartBit is greater than 7, then ASSERT().   If EndBit is greater than 7, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..7.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..7.   @param  OrData    The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|PciExpressBitFieldOr8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT8
name|OrData
parameter_list|)
block|{
return|return
name|MmioBitFieldOr8
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in an 8-bit PCI configuration register, performs a bitwise   AND, and writes the result back to the bit field in the 8-bit register.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 8-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized. Extra left bits in AndData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If StartBit is greater than 7, then ASSERT().   If EndBit is greater than 7, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..7.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..7.   @param  AndData   The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|PciExpressBitFieldAnd8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT8
name|AndData
parameter_list|)
block|{
return|return
name|MmioBitFieldAnd8
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in an 8-bit port, performs a bitwise AND followed by a   bitwise OR, and writes the result back to the bit field in the   8-bit port.    Reads the 8-bit PCI configuration register specified by Address, performs a   bitwise AND followed by a bitwise OR between the read result and   the value specified by AndData, and writes the result to the 8-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized. Extra left bits in both AndData and   OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If StartBit is greater than 7, then ASSERT().   If EndBit is greater than 7, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..7.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..7.   @param  AndData   The value to AND with the PCI configuration register.   @param  OrData    The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT8
name|EFIAPI
name|PciExpressBitFieldAndThenOr8
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT8
name|AndData
parameter_list|,
name|IN
name|UINT8
name|OrData
parameter_list|)
block|{
return|return
name|MmioBitFieldAndThenOr8
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a 16-bit PCI configuration register.    Reads and returns the 16-bit PCI configuration register specified by Address.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.    @return The read value from the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|PciExpressRead16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|)
block|{
return|return
name|MmioRead16
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes a 16-bit PCI configuration register.    Writes the 16-bit PCI configuration register specified by Address with the   value specified by Value. Value is returned. This function must guarantee   that all PCI read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  Value   The value to write.    @return The value written to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|PciExpressWrite16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT16
name|Value
parameter_list|)
block|{
return|return
name|MmioWrite16
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|Value
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise OR of a 16-bit PCI configuration register with   a 16-bit value.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 16-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  OrData  The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|PciExpressOr16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT16
name|OrData
parameter_list|)
block|{
return|return
name|MmioOr16
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of a 16-bit PCI configuration register with a 16-bit   value.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 16-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|PciExpressAnd16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT16
name|AndData
parameter_list|)
block|{
return|return
name|MmioAnd16
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|AndData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of a 16-bit PCI configuration register with a 16-bit   value, followed a  bitwise OR with another 16-bit value.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData,   performs a bitwise OR between the result of the AND operation and   the value specified by OrData, and writes the result to the 16-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.   @param  OrData  The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|PciExpressAndThenOr16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT16
name|AndData
parameter_list|,
name|IN
name|UINT16
name|OrData
parameter_list|)
block|{
return|return
name|MmioAndThenOr16
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field of a PCI configuration register.    Reads the bit field in a 16-bit PCI configuration register. The bit field is   specified by the StartBit and the EndBit. The value of the bit field is   returned.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().   If StartBit is greater than 15, then ASSERT().   If EndBit is greater than 15, then ASSERT().   If EndBit is less than StartBit, then ASSERT().    @param  Address   The PCI configuration register to read.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..15.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..15.    @return The value of the bit field read from the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|PciExpressBitFieldRead16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|)
block|{
return|return
name|MmioBitFieldRead16
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes a bit field to a PCI configuration register.    Writes Value to the bit field of the PCI configuration register. The bit   field is specified by the StartBit and the EndBit. All other bits in the   destination PCI configuration register are preserved. The new value of the   16-bit register is returned.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().   If StartBit is greater than 15, then ASSERT().   If EndBit is greater than 15, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..15.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..15.   @param  Value     The new value of the bit field.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|PciExpressBitFieldWrite16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT16
name|Value
parameter_list|)
block|{
return|return
name|MmioBitFieldWrite16
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|Value
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 16-bit PCI configuration, performs a bitwise OR, and   writes the result back to the bit field in the 16-bit port.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 16-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized. Extra left bits in OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().   If StartBit is greater than 15, then ASSERT().   If EndBit is greater than 15, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..15.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..15.   @param  OrData    The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|PciExpressBitFieldOr16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT16
name|OrData
parameter_list|)
block|{
return|return
name|MmioBitFieldOr16
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 16-bit PCI configuration register, performs a bitwise   AND, and writes the result back to the bit field in the 16-bit register.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 16-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized. Extra left bits in AndData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().   If StartBit is greater than 15, then ASSERT().   If EndBit is greater than 15, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..15.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..15.   @param  AndData   The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|PciExpressBitFieldAnd16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT16
name|AndData
parameter_list|)
block|{
return|return
name|MmioBitFieldAnd16
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 16-bit port, performs a bitwise AND followed by a   bitwise OR, and writes the result back to the bit field in the   16-bit port.    Reads the 16-bit PCI configuration register specified by Address, performs a   bitwise AND followed by a bitwise OR between the read result and   the value specified by AndData, and writes the result to the 16-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized. Extra left bits in both AndData and   OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 16-bit boundary, then ASSERT().   If StartBit is greater than 15, then ASSERT().   If EndBit is greater than 15, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..15.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..15.   @param  AndData   The value to AND with the PCI configuration register.   @param  OrData    The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT16
name|EFIAPI
name|PciExpressBitFieldAndThenOr16
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT16
name|AndData
parameter_list|,
name|IN
name|UINT16
name|OrData
parameter_list|)
block|{
return|return
name|MmioBitFieldAndThenOr16
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a 32-bit PCI configuration register.    Reads and returns the 32-bit PCI configuration register specified by Address.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.    @return The read value from the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|PciExpressRead32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|)
block|{
return|return
name|MmioRead32
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes a 32-bit PCI configuration register.    Writes the 32-bit PCI configuration register specified by Address with the   value specified by Value. Value is returned. This function must guarantee   that all PCI read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  Value   The value to write.    @return The value written to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|PciExpressWrite32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT32
name|Value
parameter_list|)
block|{
return|return
name|MmioWrite32
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|Value
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise OR of a 32-bit PCI configuration register with   a 32-bit value.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 32-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  OrData  The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|PciExpressOr32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT32
name|OrData
parameter_list|)
block|{
return|return
name|MmioOr32
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of a 32-bit PCI configuration register with a 32-bit   value.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 32-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|PciExpressAnd32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT32
name|AndData
parameter_list|)
block|{
return|return
name|MmioAnd32
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|AndData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Performs a bitwise AND of a 32-bit PCI configuration register with a 32-bit   value, followed a  bitwise OR with another 32-bit value.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData,   performs a bitwise OR between the result of the AND operation and   the value specified by OrData, and writes the result to the 32-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().    @param  Address The address that encodes the PCI Bus, Device, Function and                   Register.   @param  AndData The value to AND with the PCI configuration register.   @param  OrData  The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|PciExpressAndThenOr32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINT32
name|AndData
parameter_list|,
name|IN
name|UINT32
name|OrData
parameter_list|)
block|{
return|return
name|MmioAndThenOr32
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field of a PCI configuration register.    Reads the bit field in a 32-bit PCI configuration register. The bit field is   specified by the StartBit and the EndBit. The value of the bit field is   returned.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().   If StartBit is greater than 31, then ASSERT().   If EndBit is greater than 31, then ASSERT().   If EndBit is less than StartBit, then ASSERT().    @param  Address   The PCI configuration register to read.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..31.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..31.    @return The value of the bit field read from the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|PciExpressBitFieldRead32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|)
block|{
return|return
name|MmioBitFieldRead32
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Writes a bit field to a PCI configuration register.    Writes Value to the bit field of the PCI configuration register. The bit   field is specified by the StartBit and the EndBit. All other bits in the   destination PCI configuration register are preserved. The new value of the   32-bit register is returned.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().   If StartBit is greater than 31, then ASSERT().   If EndBit is greater than 31, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If Value is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..31.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..31.   @param  Value     The new value of the bit field.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|PciExpressBitFieldWrite32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT32
name|Value
parameter_list|)
block|{
return|return
name|MmioBitFieldWrite32
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|Value
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 32-bit PCI configuration, performs a bitwise OR, and   writes the result back to the bit field in the 32-bit port.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise OR between the read result and the value specified by   OrData, and writes the result to the 32-bit PCI configuration register   specified by Address. The value written to the PCI configuration register is   returned. This function must guarantee that all PCI read and write operations   are serialized. Extra left bits in OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().   If StartBit is greater than 31, then ASSERT().   If EndBit is greater than 31, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..31.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..31.   @param  OrData    The value to OR with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|PciExpressBitFieldOr32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT32
name|OrData
parameter_list|)
block|{
return|return
name|MmioBitFieldOr32
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 32-bit PCI configuration register, performs a bitwise   AND, and writes the result back to the bit field in the 32-bit register.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise AND between the read result and the value specified by AndData, and   writes the result to the 32-bit PCI configuration register specified by   Address. The value written to the PCI configuration register is returned.   This function must guarantee that all PCI read and write operations are   serialized. Extra left bits in AndData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().   If StartBit is greater than 31, then ASSERT().   If EndBit is greater than 31, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..31.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..31.   @param  AndData   The value to AND with the PCI configuration register.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|PciExpressBitFieldAnd32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT32
name|AndData
parameter_list|)
block|{
return|return
name|MmioBitFieldAnd32
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a bit field in a 32-bit port, performs a bitwise AND followed by a   bitwise OR, and writes the result back to the bit field in the   32-bit port.    Reads the 32-bit PCI configuration register specified by Address, performs a   bitwise AND followed by a bitwise OR between the read result and   the value specified by AndData, and writes the result to the 32-bit PCI   configuration register specified by Address. The value written to the PCI   configuration register is returned. This function must guarantee that all PCI   read and write operations are serialized. Extra left bits in both AndData and   OrData are stripped.    If Address> 0x0FFFFFFF, then ASSERT().   If Address is not aligned on a 32-bit boundary, then ASSERT().   If StartBit is greater than 31, then ASSERT().   If EndBit is greater than 31, then ASSERT().   If EndBit is less than StartBit, then ASSERT().   If AndData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().   If OrData is larger than the bitmask value range specified by StartBit and EndBit, then ASSERT().    @param  Address   The PCI configuration register to write.   @param  StartBit  The ordinal of the least significant bit in the bit field.                     Range 0..31.   @param  EndBit    The ordinal of the most significant bit in the bit field.                     Range 0..31.   @param  AndData   The value to AND with the PCI configuration register.   @param  OrData    The value to OR with the result of the AND operation.    @return The value written back to the PCI configuration register.  **/
end_comment

begin_function
name|UINT32
name|EFIAPI
name|PciExpressBitFieldAndThenOr32
parameter_list|(
name|IN
name|UINTN
name|Address
parameter_list|,
name|IN
name|UINTN
name|StartBit
parameter_list|,
name|IN
name|UINTN
name|EndBit
parameter_list|,
name|IN
name|UINT32
name|AndData
parameter_list|,
name|IN
name|UINT32
name|OrData
parameter_list|)
block|{
return|return
name|MmioBitFieldAndThenOr32
argument_list|(
name|GetPciExpressAddress
argument_list|(
name|Address
argument_list|)
argument_list|,
name|StartBit
argument_list|,
name|EndBit
argument_list|,
name|AndData
argument_list|,
name|OrData
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/**   Reads a range of PCI configuration registers into a caller supplied buffer.    Reads the range of PCI configuration registers specified by StartAddress and   Size into the buffer specified by Buffer. This function only allows the PCI   configuration registers from a single PCI function to be read. Size is   returned. When possible 32-bit PCI configuration read cycles are used to read   from StartAdress to StartAddress + Size. Due to alignment restrictions, 8-bit   and 16-bit PCI configuration read cycles may be used at the beginning and the   end of the range.    If StartAddress> 0x0FFFFFFF, then ASSERT().   If ((StartAddress& 0xFFF) + Size)> 0x1000, then ASSERT().   If Size> 0 and Buffer is NULL, then ASSERT().    @param  StartAddress  The starting address that encodes the PCI Bus, Device,                         Function and Register.   @param  Size          The size in bytes of the transfer.   @param  Buffer        The pointer to a buffer receiving the data read.    @return Size read data from StartAddress.  **/
end_comment

begin_function
name|UINTN
name|EFIAPI
name|PciExpressReadBuffer
parameter_list|(
name|IN
name|UINTN
name|StartAddress
parameter_list|,
name|IN
name|UINTN
name|Size
parameter_list|,
name|OUT
name|VOID
modifier|*
name|Buffer
parameter_list|)
block|{
name|UINTN
name|ReturnValue
decl_stmt|;
comment|//
comment|// Make sure Address is valid
comment|//
name|ASSERT
argument_list|(
operator|(
operator|(
name|StartAddress
operator|)
operator|&
operator|~
literal|0xfffffff
operator|)
operator|==
literal|0
argument_list|)
expr_stmt|;
name|ASSERT
argument_list|(
operator|(
operator|(
name|StartAddress
operator|&
literal|0xFFF
operator|)
operator|+
name|Size
operator|)
operator|<=
literal|0x1000
argument_list|)
expr_stmt|;
if|if
condition|(
name|Size
operator|==
literal|0
condition|)
block|{
return|return
name|Size
return|;
block|}
name|ASSERT
argument_list|(
name|Buffer
operator|!=
name|NULL
argument_list|)
expr_stmt|;
comment|//
comment|// Save Size for return
comment|//
name|ReturnValue
operator|=
name|Size
expr_stmt|;
if|if
condition|(
operator|(
name|StartAddress
operator|&
literal|1
operator|)
operator|!=
literal|0
condition|)
block|{
comment|//
comment|// Read a byte if StartAddress is byte aligned
comment|//
operator|*
operator|(
specifier|volatile
name|UINT8
operator|*
operator|)
name|Buffer
operator|=
name|PciExpressRead8
argument_list|(
name|StartAddress
argument_list|)
expr_stmt|;
name|StartAddress
operator|+=
sizeof|sizeof
argument_list|(
name|UINT8
argument_list|)
expr_stmt|;
name|Size
operator|-=
sizeof|sizeof
argument_list|(
name|UINT8
argument_list|)
expr_stmt|;
name|Buffer
operator|=
operator|(
name|UINT8
operator|*
operator|)
name|Buffer
operator|+
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|Size
operator|>=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
operator|&&
operator|(
name|StartAddress
operator|&
literal|2
operator|)
operator|!=
literal|0
condition|)
block|{
comment|//
comment|// Read a word if StartAddress is word aligned
comment|//
name|WriteUnaligned16
argument_list|(
operator|(
name|UINT16
operator|*
operator|)
name|Buffer
argument_list|,
operator|(
name|UINT16
operator|)
name|PciExpressRead16
argument_list|(
name|StartAddress
argument_list|)
argument_list|)
expr_stmt|;
name|StartAddress
operator|+=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
expr_stmt|;
name|Size
operator|-=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
expr_stmt|;
name|Buffer
operator|=
operator|(
name|UINT16
operator|*
operator|)
name|Buffer
operator|+
literal|1
expr_stmt|;
block|}
while|while
condition|(
name|Size
operator|>=
sizeof|sizeof
argument_list|(
name|UINT32
argument_list|)
condition|)
block|{
comment|//
comment|// Read as many double words as possible
comment|//
name|WriteUnaligned32
argument_list|(
operator|(
name|UINT32
operator|*
operator|)
name|Buffer
argument_list|,
operator|(
name|UINT32
operator|)
name|PciExpressRead32
argument_list|(
name|StartAddress
argument_list|)
argument_list|)
expr_stmt|;
name|StartAddress
operator|+=
sizeof|sizeof
argument_list|(
name|UINT32
argument_list|)
expr_stmt|;
name|Size
operator|-=
sizeof|sizeof
argument_list|(
name|UINT32
argument_list|)
expr_stmt|;
name|Buffer
operator|=
operator|(
name|UINT32
operator|*
operator|)
name|Buffer
operator|+
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|Size
operator|>=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
condition|)
block|{
comment|//
comment|// Read the last remaining word if exist
comment|//
name|WriteUnaligned16
argument_list|(
operator|(
name|UINT16
operator|*
operator|)
name|Buffer
argument_list|,
operator|(
name|UINT16
operator|)
name|PciExpressRead16
argument_list|(
name|StartAddress
argument_list|)
argument_list|)
expr_stmt|;
name|StartAddress
operator|+=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
expr_stmt|;
name|Size
operator|-=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
expr_stmt|;
name|Buffer
operator|=
operator|(
name|UINT16
operator|*
operator|)
name|Buffer
operator|+
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|Size
operator|>=
sizeof|sizeof
argument_list|(
name|UINT8
argument_list|)
condition|)
block|{
comment|//
comment|// Read the last remaining byte if exist
comment|//
operator|*
operator|(
specifier|volatile
name|UINT8
operator|*
operator|)
name|Buffer
operator|=
name|PciExpressRead8
argument_list|(
name|StartAddress
argument_list|)
expr_stmt|;
block|}
return|return
name|ReturnValue
return|;
block|}
end_function

begin_comment
comment|/**   Copies the data in a caller supplied buffer to a specified range of PCI   configuration space.    Writes the range of PCI configuration registers specified by StartAddress and   Size from the buffer specified by Buffer. This function only allows the PCI   configuration registers from a single PCI function to be written. Size is   returned. When possible 32-bit PCI configuration write cycles are used to   write from StartAdress to StartAddress + Size. Due to alignment restrictions,   8-bit and 16-bit PCI configuration write cycles may be used at the beginning   and the end of the range.    If StartAddress> 0x0FFFFFFF, then ASSERT().   If ((StartAddress& 0xFFF) + Size)> 0x1000, then ASSERT().   If Size> 0 and Buffer is NULL, then ASSERT().    @param  StartAddress  The starting address that encodes the PCI Bus, Device,                         Function and Register.   @param  Size          The size in bytes of the transfer.   @param  Buffer        The pointer to a buffer containing the data to write.    @return Size written to StartAddress.  **/
end_comment

begin_function
name|UINTN
name|EFIAPI
name|PciExpressWriteBuffer
parameter_list|(
name|IN
name|UINTN
name|StartAddress
parameter_list|,
name|IN
name|UINTN
name|Size
parameter_list|,
name|IN
name|VOID
modifier|*
name|Buffer
parameter_list|)
block|{
name|UINTN
name|ReturnValue
decl_stmt|;
comment|//
comment|// Make sure Address is valid
comment|//
name|ASSERT
argument_list|(
operator|(
operator|(
name|StartAddress
operator|)
operator|&
operator|~
literal|0xfffffff
operator|)
operator|==
literal|0
argument_list|)
expr_stmt|;
name|ASSERT
argument_list|(
operator|(
operator|(
name|StartAddress
operator|&
literal|0xFFF
operator|)
operator|+
name|Size
operator|)
operator|<=
literal|0x1000
argument_list|)
expr_stmt|;
if|if
condition|(
name|Size
operator|==
literal|0
condition|)
block|{
return|return
literal|0
return|;
block|}
name|ASSERT
argument_list|(
name|Buffer
operator|!=
name|NULL
argument_list|)
expr_stmt|;
comment|//
comment|// Save Size for return
comment|//
name|ReturnValue
operator|=
name|Size
expr_stmt|;
if|if
condition|(
operator|(
name|StartAddress
operator|&
literal|1
operator|)
operator|!=
literal|0
condition|)
block|{
comment|//
comment|// Write a byte if StartAddress is byte aligned
comment|//
name|PciExpressWrite8
argument_list|(
name|StartAddress
argument_list|,
operator|*
operator|(
name|UINT8
operator|*
operator|)
name|Buffer
argument_list|)
expr_stmt|;
name|StartAddress
operator|+=
sizeof|sizeof
argument_list|(
name|UINT8
argument_list|)
expr_stmt|;
name|Size
operator|-=
sizeof|sizeof
argument_list|(
name|UINT8
argument_list|)
expr_stmt|;
name|Buffer
operator|=
operator|(
name|UINT8
operator|*
operator|)
name|Buffer
operator|+
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|Size
operator|>=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
operator|&&
operator|(
name|StartAddress
operator|&
literal|2
operator|)
operator|!=
literal|0
condition|)
block|{
comment|//
comment|// Write a word if StartAddress is word aligned
comment|//
name|PciExpressWrite16
argument_list|(
name|StartAddress
argument_list|,
name|ReadUnaligned16
argument_list|(
operator|(
name|UINT16
operator|*
operator|)
name|Buffer
argument_list|)
argument_list|)
expr_stmt|;
name|StartAddress
operator|+=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
expr_stmt|;
name|Size
operator|-=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
expr_stmt|;
name|Buffer
operator|=
operator|(
name|UINT16
operator|*
operator|)
name|Buffer
operator|+
literal|1
expr_stmt|;
block|}
while|while
condition|(
name|Size
operator|>=
sizeof|sizeof
argument_list|(
name|UINT32
argument_list|)
condition|)
block|{
comment|//
comment|// Write as many double words as possible
comment|//
name|PciExpressWrite32
argument_list|(
name|StartAddress
argument_list|,
name|ReadUnaligned32
argument_list|(
operator|(
name|UINT32
operator|*
operator|)
name|Buffer
argument_list|)
argument_list|)
expr_stmt|;
name|StartAddress
operator|+=
sizeof|sizeof
argument_list|(
name|UINT32
argument_list|)
expr_stmt|;
name|Size
operator|-=
sizeof|sizeof
argument_list|(
name|UINT32
argument_list|)
expr_stmt|;
name|Buffer
operator|=
operator|(
name|UINT32
operator|*
operator|)
name|Buffer
operator|+
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|Size
operator|>=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
condition|)
block|{
comment|//
comment|// Write the last remaining word if exist
comment|//
name|PciExpressWrite16
argument_list|(
name|StartAddress
argument_list|,
name|ReadUnaligned16
argument_list|(
operator|(
name|UINT16
operator|*
operator|)
name|Buffer
argument_list|)
argument_list|)
expr_stmt|;
name|StartAddress
operator|+=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
expr_stmt|;
name|Size
operator|-=
sizeof|sizeof
argument_list|(
name|UINT16
argument_list|)
expr_stmt|;
name|Buffer
operator|=
operator|(
name|UINT16
operator|*
operator|)
name|Buffer
operator|+
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|Size
operator|>=
sizeof|sizeof
argument_list|(
name|UINT8
argument_list|)
condition|)
block|{
comment|//
comment|// Write the last remaining byte if exist
comment|//
name|PciExpressWrite8
argument_list|(
name|StartAddress
argument_list|,
operator|*
operator|(
name|UINT8
operator|*
operator|)
name|Buffer
argument_list|)
expr_stmt|;
block|}
return|return
name|ReturnValue
return|;
block|}
end_function

end_unit

