# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" \
"../../../../../../Downloads/AI_ACCELERATOR--main/tb sv/tb_ai_accelerator_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
