Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/David/Sokoban_version1/Eingabe.vhd" in Library work.
Entity <Eingabe> compiled.
Entity <Eingabe> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/David/Sokoban_version1/FARBEN.vhd" in Library work.
Entity <FARBEN> compiled.
Entity <FARBEN> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/David/Sokoban_version1/farb_tackt.vhd" in Library work.
Entity <farb_tackt> compiled.
Entity <farb_tackt> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/David/Sokoban_version1/Taktteiler.vhd" in Library work.
Entity <Taktteiler> compiled.
Entity <Taktteiler> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/David/Sokoban_version1/VGA_SYNC.vhd" in Library work.
Entity <VGA_SYNC> compiled.
Entity <VGA_SYNC> (Architecture <arch>) compiled.
Compiling vhdl file "C:/Users/David/Sokoban_version1/Top.vhf" in Library work.
Entity <Top> compiled.
Entity <Top> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <Eingabe> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FARBEN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <farb_tackt> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Taktteiler> in library <work> (architecture <Behavioral>) with generics.
	Teiler = 149

Analyzing hierarchy for entity <VGA_SYNC> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top> in library <work> (Architecture <BEHAVIORAL>).
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <Eingabe> in library <work> (Architecture <Behavioral>).
Entity <Eingabe> analyzed. Unit <Eingabe> generated.

Analyzing Entity <FARBEN> in library <work> (Architecture <Behavioral>).
Entity <FARBEN> analyzed. Unit <FARBEN> generated.

Analyzing Entity <farb_tackt> in library <work> (Architecture <Behavioral>).
Entity <farb_tackt> analyzed. Unit <farb_tackt> generated.

Analyzing generic Entity <Taktteiler> in library <work> (Architecture <Behavioral>).
	Teiler = 149
Entity <Taktteiler> analyzed. Unit <Taktteiler> generated.

Analyzing Entity <VGA_SYNC> in library <work> (Architecture <arch>).
Entity <VGA_SYNC> analyzed. Unit <VGA_SYNC> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Eingabe>.
    Related source file is "C:/Users/David/Sokoban_version1/Eingabe.vhd".
    Found 3-bit register for signal <button>.
    Found 3-bit adder for signal <button$addsub0000> created at line 68.
    Found 1-bit register for signal <clk_int>.
    Found 8-bit register for signal <data_in>.
    Found 1-bit register for signal <is_receiving<0>>.
    Found 1-bit register for signal <latch_int>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Eingabe> synthesized.


Synthesizing Unit <FARBEN>.
    Related source file is "C:/Users/David/Sokoban_version1/FARBEN.vhd".
WARNING:Xst:647 - Input <PIXEL_X> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIXEL_Y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <FARBEN> synthesized.


Synthesizing Unit <farb_tackt>.
    Related source file is "C:/Users/David/Sokoban_version1/farb_tackt.vhd".
    Found 8-bit register for signal <rgb>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <farb_tackt> synthesized.


Synthesizing Unit <Taktteiler>.
    Related source file is "C:/Users/David/Sokoban_version1/Taktteiler.vhd".
    Found 32-bit up counter for signal <counter>.
    Found 1-bit register for signal <led_int>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Taktteiler> synthesized.


Synthesizing Unit <VGA_SYNC>.
    Related source file is "C:/Users/David/Sokoban_version1/VGA_SYNC.vhd".
    Found 10-bit up counter for signal <H_COUNT_REG>.
    Found 10-bit comparator greatequal for signal <H_SYNC_NEXT$cmp_ge0000> created at line 90.
    Found 10-bit comparator lessequal for signal <H_SYNC_NEXT$cmp_le0000> created at line 90.
    Found 1-bit register for signal <H_SYNC_REG>.
    Found 1-bit register for signal <MOD2_REG>.
    Found 10-bit up counter for signal <V_COUNT_REG>.
    Found 10-bit comparator greatequal for signal <V_SYNC_NEXT$cmp_ge0000> created at line 94.
    Found 10-bit comparator lessequal for signal <V_SYNC_NEXT$cmp_le0000> created at line 94.
    Found 1-bit register for signal <V_SYNC_REG>.
    Found 10-bit comparator less for signal <VIDEO_ON$cmp_lt0000> created at line 99.
    Found 10-bit comparator less for signal <VIDEO_ON$cmp_lt0001> created at line 99.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <VGA_SYNC> synthesized.


Synthesizing Unit <Top>.
    Related source file is "C:/Users/David/Sokoban_version1/Top.vhf".
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 17
 1-bit register                                        : 15
 3-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 6
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...

Optimizing unit <Eingabe> ...

Optimizing unit <farb_tackt> ...

Optimizing unit <VGA_SYNC> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 243
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 49
#      LUT2                        : 23
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 27
#      LUT4_D                      : 4
#      MUXCY                       : 57
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 78
#      FDC                         : 3
#      FDCE                        : 20
#      FDE                         : 22
#      FDR                         : 32
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 2
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       65  out of    960     6%  
 Number of Slice Flip Flops:             78  out of   1920     4%  
 Number of 4 input LUTs:                132  out of   1920     6%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     83    27%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 64    |
Taktteiler1/led_int                | NONE(Eingabe1/clk_int) | 14    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Reset                              | IBUF                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.671ns (Maximum Frequency: 214.103MHz)
   Minimum input arrival time before clock: 2.017ns
   Maximum output required time after clock: 5.032ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.671ns (frequency: 214.103MHz)
  Total number of paths / destination ports: 2103 / 125
-------------------------------------------------------------------------
Delay:               4.671ns (Levels of Logic = 3)
  Source:            VGA_SYNC1/H_COUNT_REG_0 (FF)
  Destination:       VGA_SYNC1/V_COUNT_REG_9 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: VGA_SYNC1/H_COUNT_REG_0 to VGA_SYNC1/V_COUNT_REG_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.532  VGA_SYNC1/H_COUNT_REG_0 (VGA_SYNC1/H_COUNT_REG_0)
     LUT4:I0->O            1   0.612   0.387  VGA_SYNC1/H_END_cmp_eq00007 (VGA_SYNC1/H_END_cmp_eq00007)
     LUT4_D:I2->LO         1   0.612   0.169  VGA_SYNC1/H_END_cmp_eq000024 (N18)
     LUT2:I1->O           10   0.612   0.750  VGA_SYNC1/V_COUNT_REG_and00001 (VGA_SYNC1/V_COUNT_REG_and0000)
     FDCE:CE                   0.483          VGA_SYNC1/V_COUNT_REG_0
    ----------------------------------------
    Total                      4.671ns (2.833ns logic, 1.838ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Taktteiler1/led_int'
  Clock period: 3.993ns (frequency: 250.445MHz)
  Total number of paths / destination ports: 81 / 20
-------------------------------------------------------------------------
Delay:               3.993ns (Levels of Logic = 2)
  Source:            Eingabe1/latch_int (FF)
  Destination:       Eingabe1/data_in_5 (FF)
  Source Clock:      Taktteiler1/led_int rising
  Destination Clock: Taktteiler1/led_int rising

  Data Path: Eingabe1/latch_int to Eingabe1/data_in_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            12   0.514   0.847  Eingabe1/latch_int (Eingabe1/latch_int)
     LUT3_D:I2->O          5   0.612   0.568  Eingabe1/button_mux0002<1>11 (Eingabe1/N11)
     LUT4:I2->O            1   0.612   0.357  Eingabe1/data_in_6_not00011 (Eingabe1/data_in_6_not0001)
     FDE:CE                    0.483          Eingabe1/data_in_6
    ----------------------------------------
    Total                      3.993ns (2.221ns logic, 1.772ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Taktteiler1/led_int'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.017ns (Levels of Logic = 1)
  Source:            Data (PAD)
  Destination:       Eingabe1/data_in_0 (FF)
  Destination Clock: Taktteiler1/led_int rising

  Data Path: Data to Eingabe1/data_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.643  Data_IBUF (Data_IBUF)
     FDE:D                     0.268          Eingabe1/data_in_1
    ----------------------------------------
    Total                      2.017ns (1.374ns logic, 0.643ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Taktteiler1/led_int'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.032ns (Levels of Logic = 2)
  Source:            Eingabe1/data_in_7 (FF)
  Destination:       buttons<7> (PAD)
  Source Clock:      Taktteiler1/led_int rising

  Data Path: Eingabe1/data_in_7 to buttons<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.380  Eingabe1/data_in_7 (Eingabe1/data_in_7)
     INV:I->O              1   0.612   0.357  Eingabe1/leds<7>1_INV_0 (XLXN_33<7>)
     OBUF:I->O                 3.169          buttons_7_OBUF (buttons<7>)
    ----------------------------------------
    Total                      5.032ns (4.295ns logic, 0.737ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            VGA_SYNC1/V_SYNC_REG (FF)
  Destination:       VSYNC (PAD)
  Source Clock:      mclk rising

  Data Path: VGA_SYNC1/V_SYNC_REG to VSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.357  VGA_SYNC1/V_SYNC_REG (VGA_SYNC1/V_SYNC_REG)
     OBUF:I->O                 3.169          VSYNC_OBUF (VSYNC)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.95 secs
 
--> 

Total memory usage is 307192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

