Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Dec 30 19:29:24 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323222515.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.306       -9.805                     32                10738       -0.173       -7.781                     45                10738        0.264        0.000                       0                  3402  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  pll_clk200           1.078        0.000                      0                   14        0.011        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk               -0.306       -9.805                     32                10724       -0.173       -7.781                     45                10724        3.750        0.000                       0                  3305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845                BUFG_4/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.657ns  (logic 0.456ns (69.406%)  route 0.201ns (30.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.584     2.059    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.147 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.800     2.947    pll_clk200
                         BUFG (Prop_bufg_I_O)         0.096     3.043 r  BUFG_3/O
                         net (fo=8, unplaced)         0.584     3.627    clk200_clk
                         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.456     4.083 r  FDPE_2/Q
                         net (fo=1, unplaced)         0.201     4.284    xilinxasyncresetsynchronizerimpl1_rst_meta
                         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.439     3.844    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     3.927 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.760     4.686    pll_clk200
                         BUFG (Prop_bufg_I_O)         0.091     4.777 r  BUFG_3/O
                         net (fo=8, unplaced)         0.439     5.216    clk200_clk
                         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.265     5.482    
                         clock uncertainty           -0.053     5.429    
                         FDPE (Setup_fdpe_C_D)       -0.067     5.362    FDPE_3
  -------------------------------------------------------------------
                         required time                          5.362    
                         arrival time                          -4.284    
  -------------------------------------------------------------------
                         slack                                  1.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.465%)  route 0.085ns (37.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.114     0.357    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.407 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.337     0.744    pll_clk200
                         BUFG (Prop_bufg_I_O)         0.026     0.770 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     0.884    clk200_clk
                         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.025 r  FDPE_2/Q
                         net (fo=1, unplaced)         0.085     1.110    xilinxasyncresetsynchronizerimpl1_rst_meta
                         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.259     0.690    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.743 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, unplaced)         0.355     1.098    pll_clk200
                         BUFG (Prop_bufg_I_O)         0.029     1.127 r  BUFG_3/O
                         net (fo=8, unplaced)         0.259     1.386    clk200_clk
                         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.357     1.029    
                         FDPE (Hold_fdpe_C_D)         0.070     1.099    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000                FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_2/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                PLLE2_BASE/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633               PLLE2_BASE/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845                BUFG/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000              PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500              PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500              PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           32  Failing Endpoints,  Worst Slack       -0.306ns,  Total Violation       -9.805ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.173ns,  Total Violation       -7.781ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 bridge_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain0_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.573ns  (logic 3.568ns (37.273%)  route 6.005ns (62.727%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 10.655 - 10.000 ) 
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, unplaced)      0.800     0.800    sys_clk
                         FDRE                                         r  bridge_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.256 r  bridge_address_reg[3]/Q
                         net (fo=2, unplaced)         0.994     2.250    bridge_address[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.697     2.947 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.009     2.956    tag_mem_reg_i_33_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.070 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     3.070    tag_mem_reg_i_32_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.184 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     3.184    tag_mem_reg_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.298 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, unplaced)         0.000     3.298    tag_mem_reg_i_37_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.412 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, unplaced)         0.000     3.412    tag_mem_reg_i_36_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.526 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     3.526    tag_mem_reg_i_35_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     3.782 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, unplaced)         0.463     4.245    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
                         LUT5 (Prop_lut5_I4_O)        0.301     4.546 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, unplaced)         0.940     5.486    lm32_cpu/instruction_unit/tag_mem_reg
                         LUT6 (Prop_lut6_I1_O)        0.124     5.610 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, unplaced)         0.000     5.610    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.160 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, unplaced)         0.946     7.106    lm32_cpu/instruction_unit/CO[0]
                         LUT4 (Prop_lut4_I0_O)        0.118     7.224 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, unplaced)         0.460     7.684    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.808 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, unplaced)         0.460     8.268    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, unplaced)         0.460     8.852    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.976 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, unplaced)         0.473     9.449    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     9.573 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_9/O
                         net (fo=2, unplaced)         0.800    10.372    data_port_we[0]
                         RAMB18E1                                     r  data_mem_grain0_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
                         BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, unplaced)      0.655    10.655    sys_clk
                         RAMB18E1                                     r  data_mem_grain0_reg/CLKARDCLK
                         clock pessimism              0.000    10.655    
                         clock uncertainty           -0.057    10.598    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.066    data_mem_grain0_reg
  -------------------------------------------------------------------
                         required time                         10.066    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                 -0.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.173ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.492%)  route 0.337ns (70.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, unplaced)      0.210     0.210    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     0.351 r  FDPE_1/Q
                         net (fo=2286, unplaced)      0.337     0.688    sys_rst
    OLOGIC_X1Y158        OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, unplaced)      0.355     0.355    sys_clk
    OLOGIC_X1Y158        OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism              0.000     0.355    
    OLOGIC_X1Y158        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     0.861    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                 -0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000                XADC/DCLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750                lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750                lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK



