module compare (
    output io_led2 [8],
    input io_dip [3][8]
  ) {

  sig result[8];
  sig z;
  sig v;
  sig n;
  
  add add(.io_dip(io_dip));
  always {
  // call the add module to produce z v n
    z = add.z;
    v = add.v;
    n = add.n;
    
    result = 8h00;
    case(io_dip[2][2-:2]){
      1:result = c{7b00,z};
      2:result = c{7b00,v^n};
      3:result = c{7b00,z|(v^n)};
      0:result = 8h00;
    }
    

    io_led2 = result[7-:8];
  }
}
