<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1753" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1753{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_1753{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1753{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1753{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1753{left:70px;bottom:1083px;letter-spacing:0.15px;}
#t6_1753{left:360px;bottom:828px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1753{left:70px;bottom:715px;letter-spacing:0.13px;}
#t8_1753{left:70px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1753{left:70px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_1753{left:70px;bottom:657px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tb_1753{left:70px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tc_1753{left:786px;bottom:647px;}
#td_1753{left:801px;bottom:640px;letter-spacing:-0.1px;word-spacing:-0.91px;}
#te_1753{left:70px;bottom:623px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tf_1753{left:70px;bottom:606px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tg_1753{left:70px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_1753{left:91px;bottom:558px;letter-spacing:-0.1px;}
#ti_1753{left:181px;bottom:558px;}
#tj_1753{left:192px;bottom:558px;letter-spacing:-0.08px;}
#tk_1753{left:214px;bottom:557px;}
#tl_1753{left:225px;bottom:558px;}
#tm_1753{left:233px;bottom:564px;}
#tn_1753{left:239px;bottom:564px;letter-spacing:-0.02px;}
#to_1753{left:70px;bottom:533px;letter-spacing:-0.16px;word-spacing:-0.61px;}
#tp_1753{left:70px;bottom:516px;letter-spacing:-0.12px;word-spacing:-1.15px;}
#tq_1753{left:122px;bottom:516px;}
#tr_1753{left:135px;bottom:516px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#ts_1753{left:70px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_1753{left:608px;bottom:506px;}
#tu_1753{left:624px;bottom:499px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tv_1753{left:70px;bottom:483px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tw_1753{left:70px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_1753{left:414px;bottom:466px;}
#ty_1753{left:421px;bottom:466px;}
#tz_1753{left:430px;bottom:473px;letter-spacing:0.02px;}
#t10_1753{left:451px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_1753{left:70px;bottom:449px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#t12_1753{left:462px;bottom:456px;letter-spacing:0.02px;}
#t13_1753{left:483px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t14_1753{left:70px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t15_1753{left:70px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#t16_1753{left:70px;bottom:399px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t17_1753{left:70px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_1753{left:70px;bottom:357px;letter-spacing:-0.22px;}
#t19_1753{left:70px;bottom:334px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1a_1753{left:70px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_1753{left:70px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1c_1753{left:70px;bottom:255px;letter-spacing:0.13px;}
#t1d_1753{left:70px;bottom:231px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_1753{left:70px;bottom:212px;letter-spacing:-0.13px;}
#t1f_1753{left:70px;bottom:194px;letter-spacing:-0.13px;}
#t1g_1753{left:75px;bottom:1065px;letter-spacing:-0.15px;}
#t1h_1753{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t1i_1753{left:333px;bottom:1065px;letter-spacing:-0.11px;}
#t1j_1753{left:333px;bottom:1050px;letter-spacing:-0.09px;}
#t1k_1753{left:371px;bottom:1065px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1l_1753{left:371px;bottom:1050px;letter-spacing:-0.12px;}
#t1m_1753{left:371px;bottom:1034px;letter-spacing:-0.15px;}
#t1n_1753{left:445px;bottom:1065px;letter-spacing:-0.12px;}
#t1o_1753{left:445px;bottom:1050px;letter-spacing:-0.12px;}
#t1p_1753{left:445px;bottom:1034px;letter-spacing:-0.17px;}
#t1q_1753{left:516px;bottom:1065px;letter-spacing:-0.12px;}
#t1r_1753{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_1753{left:75px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1t_1753{left:333px;bottom:1011px;letter-spacing:-0.15px;}
#t1u_1753{left:371px;bottom:1011px;letter-spacing:-0.12px;}
#t1v_1753{left:445px;bottom:1011px;letter-spacing:-0.15px;}
#t1w_1753{left:516px;bottom:1011px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1x_1753{left:516px;bottom:995px;letter-spacing:-0.11px;}
#t1y_1753{left:516px;bottom:978px;letter-spacing:-0.11px;}
#t1z_1753{left:75px;bottom:955px;letter-spacing:-0.12px;}
#t20_1753{left:75px;bottom:933px;letter-spacing:-0.15px;}
#t21_1753{left:333px;bottom:955px;letter-spacing:-0.19px;}
#t22_1753{left:371px;bottom:955px;letter-spacing:-0.11px;}
#t23_1753{left:445px;bottom:955px;letter-spacing:-0.18px;}
#t24_1753{left:516px;bottom:955px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t25_1753{left:516px;bottom:938px;letter-spacing:-0.11px;}
#t26_1753{left:516px;bottom:921px;letter-spacing:-0.11px;}
#t27_1753{left:516px;bottom:904px;letter-spacing:-0.11px;}
#t28_1753{left:516px;bottom:888px;letter-spacing:-0.14px;}
#t29_1753{left:83px;bottom:807px;letter-spacing:-0.14px;}
#t2a_1753{left:188px;bottom:807px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2b_1753{left:368px;bottom:807px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2c_1753{left:547px;bottom:807px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2d_1753{left:726px;bottom:807px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2e_1753{left:93px;bottom:782px;letter-spacing:-0.21px;}
#t2f_1753{left:177px;bottom:782px;letter-spacing:-0.13px;}
#t2g_1753{left:359px;bottom:782px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_1753{left:568px;bottom:782px;letter-spacing:-0.15px;}
#t2i_1753{left:747px;bottom:782px;letter-spacing:-0.17px;}
#t2j_1753{left:89px;bottom:758px;letter-spacing:-0.16px;}
#t2k_1753{left:177px;bottom:758px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2l_1753{left:364px;bottom:758px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2m_1753{left:538px;bottom:758px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_1753{left:747px;bottom:758px;letter-spacing:-0.17px;}

.s1_1753{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1753{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1753{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1753{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1753{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1753{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1753{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1753{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s9_1753{font-size:15px;font-family:Symbol_b5z;color:#000;}
.sa_1753{font-size:11px;font-family:Symbol_b5z;color:#000;}
.sb_1753{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_1753{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1753" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1753Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1753" style="-webkit-user-select: none;"><object width="935" height="1210" data="1753/1753.svg" type="image/svg+xml" id="pdf1753" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1753" class="t s1_1753">RCPSS—Compute Reciprocal of Scalar Single Precision Floating-Point Values </span>
<span id="t2_1753" class="t s2_1753">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1753" class="t s1_1753">Vol. 2B </span><span id="t4_1753" class="t s1_1753">4-533 </span>
<span id="t5_1753" class="t s3_1753">RCPSS—Compute Reciprocal of Scalar Single Precision Floating-Point Values </span>
<span id="t6_1753" class="t s4_1753">Instruction Operand Encoding </span>
<span id="t7_1753" class="t s4_1753">Description </span>
<span id="t8_1753" class="t s5_1753">Computes of an approximate reciprocal of the low single precision floating-point value in the source operand </span>
<span id="t9_1753" class="t s5_1753">(second operand) and stores the single precision floating-point result in the destination operand. The source </span>
<span id="ta_1753" class="t s5_1753">operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The </span>
<span id="tb_1753" class="t s5_1753">three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel </span>
<span id="tc_1753" class="t s6_1753">® </span>
<span id="td_1753" class="t s5_1753">64 and </span>
<span id="te_1753" class="t s5_1753">IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a scalar single precision floating- </span>
<span id="tf_1753" class="t s5_1753">point operation. </span>
<span id="tg_1753" class="t s5_1753">The relative error for this approximation is: </span>
<span id="th_1753" class="t s7_1753">|Relative Error| </span><span id="ti_1753" class="t s8_1753">≤ </span><span id="tj_1753" class="t s7_1753">1.5 </span><span id="tk_1753" class="t s9_1753">∗ </span><span id="tl_1753" class="t s7_1753">2 </span>
<span id="tm_1753" class="t sa_1753">−</span><span id="tn_1753" class="t sb_1753">12 </span>
<span id="to_1753" class="t s5_1753">The RCPSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a </span>
<span id="tp_1753" class="t s5_1753">0.0, an </span><span id="tq_1753" class="t s8_1753">∞ </span><span id="tr_1753" class="t s5_1753">of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). </span>
<span id="ts_1753" class="t s5_1753">Tiny results (see Section 4.9.1.5, “Numeric Underflow Exception (#U)” in Intel </span>
<span id="tt_1753" class="t s6_1753">® </span>
<span id="tu_1753" class="t s5_1753">64 and IA-32 Architectures Soft- </span>
<span id="tv_1753" class="t s5_1753">ware Developer’s Manual, Volume 1) are always flushed to 0.0, with the sign of the operand. (Input values greater </span>
<span id="tw_1753" class="t s5_1753">than or equal to |1.11111111110100000000000B</span><span id="tx_1753" class="t s8_1753">∗</span><span id="ty_1753" class="t s5_1753">2 </span>
<span id="tz_1753" class="t s6_1753">125 </span>
<span id="t10_1753" class="t s5_1753">| are guaranteed to not produce tiny results; input values </span>
<span id="t11_1753" class="t s5_1753">less than or equal to |1.00000000000110000000001B*2 </span>
<span id="t12_1753" class="t s6_1753">126 </span>
<span id="t13_1753" class="t s5_1753">| are guaranteed to produce tiny results, which are in </span>
<span id="t14_1753" class="t s5_1753">turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the </span>
<span id="t15_1753" class="t s5_1753">implementation.) When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN </span>
<span id="t16_1753" class="t s5_1753">is returned. </span>
<span id="t17_1753" class="t s5_1753">In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers </span>
<span id="t18_1753" class="t s5_1753">(XMM8-XMM15). </span>
<span id="t19_1753" class="t s5_1753">128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (MAXVL- </span>
<span id="t1a_1753" class="t s5_1753">1:32) of the corresponding YMM destination register remain unchanged. </span>
<span id="t1b_1753" class="t s5_1753">VEX.128 encoded version: Bits (MAXVL-1:128) of the destination YMM register are zeroed. </span>
<span id="t1c_1753" class="t s4_1753">Operation </span>
<span id="t1d_1753" class="t sc_1753">RCPSS (128-bit Legacy SSE Version) </span>
<span id="t1e_1753" class="t s7_1753">DEST[31:0] := APPROXIMATE(1/SRC[31:0]) </span>
<span id="t1f_1753" class="t s7_1753">DEST[MAXVL-1:32] (Unmodified) </span>
<span id="t1g_1753" class="t sc_1753">Opcode*/ </span>
<span id="t1h_1753" class="t sc_1753">Instruction </span>
<span id="t1i_1753" class="t sc_1753">Op/ </span>
<span id="t1j_1753" class="t sc_1753">En </span>
<span id="t1k_1753" class="t sc_1753">64/32 bit </span>
<span id="t1l_1753" class="t sc_1753">Mode </span>
<span id="t1m_1753" class="t sc_1753">Support </span>
<span id="t1n_1753" class="t sc_1753">CPUID </span>
<span id="t1o_1753" class="t sc_1753">Feature </span>
<span id="t1p_1753" class="t sc_1753">Flag </span>
<span id="t1q_1753" class="t sc_1753">Description </span>
<span id="t1r_1753" class="t s7_1753">F3 0F 53 /r </span>
<span id="t1s_1753" class="t s7_1753">RCPSS xmm1, xmm2/m32 </span>
<span id="t1t_1753" class="t s7_1753">RM </span><span id="t1u_1753" class="t s7_1753">V/V </span><span id="t1v_1753" class="t s7_1753">SSE </span><span id="t1w_1753" class="t s7_1753">Computes the approximate reciprocal of the scalar single </span>
<span id="t1x_1753" class="t s7_1753">precision floating-point value in xmm2/m32 and stores </span>
<span id="t1y_1753" class="t s7_1753">the result in xmm1. </span>
<span id="t1z_1753" class="t s7_1753">VEX.LIG.F3.0F.WIG 53 /r </span>
<span id="t20_1753" class="t s7_1753">VRCPSS xmm1, xmm2, xmm3/m32 </span>
<span id="t21_1753" class="t s7_1753">RVM </span><span id="t22_1753" class="t s7_1753">V/V </span><span id="t23_1753" class="t s7_1753">AVX </span><span id="t24_1753" class="t s7_1753">Computes the approximate reciprocal of the scalar single </span>
<span id="t25_1753" class="t s7_1753">precision floating-point value in xmm3/m32 and stores </span>
<span id="t26_1753" class="t s7_1753">the result in xmm1. Also, upper single precision floating- </span>
<span id="t27_1753" class="t s7_1753">point values (bits[127:32]) from xmm2 are copied to </span>
<span id="t28_1753" class="t s7_1753">xmm1[127:32]. </span>
<span id="t29_1753" class="t sc_1753">Op/En </span><span id="t2a_1753" class="t sc_1753">Operand 1 </span><span id="t2b_1753" class="t sc_1753">Operand 2 </span><span id="t2c_1753" class="t sc_1753">Operand 3 </span><span id="t2d_1753" class="t sc_1753">Operand 4 </span>
<span id="t2e_1753" class="t s7_1753">RM </span><span id="t2f_1753" class="t s7_1753">ModRM:reg (w) </span><span id="t2g_1753" class="t s7_1753">ModRM:r/m (r) </span><span id="t2h_1753" class="t s7_1753">N/A </span><span id="t2i_1753" class="t s7_1753">N/A </span>
<span id="t2j_1753" class="t s7_1753">RVM </span><span id="t2k_1753" class="t s7_1753">ModRM:reg (w) </span><span id="t2l_1753" class="t s7_1753">VEX.vvvv (r) </span><span id="t2m_1753" class="t s7_1753">ModRM:r/m (r) </span><span id="t2n_1753" class="t s7_1753">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
