Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: pong.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : pong
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "FullAdder.v" in library work
Compiling verilog file "Adder.v" in library work
Module <FullAdder> compiled
Compiling verilog file "font_rom.v" in library work
Module <Adder> compiled
Compiling verilog file "Counter.v" in library work
Module <font_rom> compiled
Compiling verilog file "Sync.v" in library work
Module <Counter> compiled
Compiling verilog file "Sha.v" in library work
Module <Sync> compiled
Compiling verilog file "scores.v" in library work
Module <Sha> compiled
Compiling verilog file "IsInIntRect.v" in library work
Module <scores> compiled
Compiling verilog file "IsInIntCircle.v" in library work
Module <IsInIntRect> compiled
Compiling verilog file "FontPrint.v" in library work
Module <IsInIntCircle> compiled
Compiling verilog file "barra.v" in library work
Module <FontPrint> compiled
Compiling verilog file "ball.v" in library work
Module <barra> compiled
Compiling verilog file "pong.v" in library work
Module <ball> compiled
Module <pong> compiled
No errors in compilation
Analysis of file <"pong.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <pong> in library <work> with parameters.
	bitsDimension = "00000000000000000000000000001010"
	bitsPosicion = "00000000000000000000000000001010"

Analyzing hierarchy for module <Sha> in library <work> with parameters.
	bitsCount = "00000000000000000000000000010011"
	every = "00000000000001111010000100100000"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <Sync> in library <work> with parameters.
	BP_h = "00000000000000000000000010010000"
	BP_v = "00000000000000000000000000100001"
	FP_h = "00000000000000000000001100010000"
	FP_v = "00000000000000000000001000000001"
	h_px = "00000000000000000000001100100000"
	v_ln = "00000000000000000000001000001100"

Analyzing hierarchy for module <barra> in library <work> with parameters.
	delta = "00000000000000000000000000000100"
	max = "00000000000000000000000101001001"
	min = "00000000000000000000000000011110"

Analyzing hierarchy for module <ball> in library <work> with parameters.
	Vh = "00000000000000000000000000000001"
	Vv = "00000000000000000000000000000001"

Analyzing hierarchy for module <scores> in library <work>.

Analyzing hierarchy for module <IsInIntRect> in library <work> with parameters.
	dimBits = "00000000000000000000000000001010"
	posBits = "00000000000000000000000000001010"

Analyzing hierarchy for module <IsInIntCircle> in library <work> with parameters.
	dimBits = "00000000000000000000000000001010"
	posBits = "00000000000000000000000000001010"

Analyzing hierarchy for module <FontPrint> in library <work> with parameters.
	posBits = "00000000000000000000000000001010"

Analyzing hierarchy for module <Counter> in library <work> with parameters.
	bits = "00000000000000000000000000010011"

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <font_rom> in library <work>.

Analyzing hierarchy for module <Adder> in library <work> with parameters.
	bits = "00000000000000000000000000010011"

Analyzing hierarchy for module <FullAdder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <pong>.
	bitsDimension = 32'sb00000000000000000000000000001010
	bitsPosicion = 32'sb00000000000000000000000000001010
Module <pong> is correct for synthesis.
 
Analyzing module <Sha> in library <work>.
	bitsCount = 32'sb00000000000000000000000000010011
	every = 32'sb00000000000001111010000100100000
Module <Sha> is correct for synthesis.
 
Analyzing module <Counter.2> in library <work>.
	bits = 32'sb00000000000000000000000000010011
Module <Counter.2> is correct for synthesis.
 
Analyzing module <Adder.2> in library <work>.
	bits = 32'sb00000000000000000000000000010011
Module <Adder.2> is correct for synthesis.
 
Analyzing module <FullAdder> in library <work>.
Module <FullAdder> is correct for synthesis.
 
Analyzing module <Counter.1> in library <work>.
	bits = 32'sb00000000000000000000000000000001
Module <Counter.1> is correct for synthesis.
 
Analyzing module <Adder.1> in library <work>.
	bits = 32'sb00000000000000000000000000000001
Module <Adder.1> is correct for synthesis.
 
Analyzing module <Sync> in library <work>.
	BP_h = 32'sb00000000000000000000000010010000
	BP_v = 32'sb00000000000000000000000000100001
	FP_h = 32'sb00000000000000000000001100010000
	FP_v = 32'sb00000000000000000000001000000001
	h_px = 32'sb00000000000000000000001100100000
	v_ln = 32'sb00000000000000000000001000001100
Module <Sync> is correct for synthesis.
 
Analyzing module <barra> in library <work>.
	delta = 32'sb00000000000000000000000000000100
	max = 32'sb00000000000000000000000101001001
	min = 32'sb00000000000000000000000000011110
Module <barra> is correct for synthesis.
 
Analyzing module <ball> in library <work>.
	Vh = 32'sb00000000000000000000000000000001
	Vv = 32'sb00000000000000000000000000000001
Module <ball> is correct for synthesis.
 
Analyzing module <scores> in library <work>.
Module <scores> is correct for synthesis.
 
Analyzing module <IsInIntRect> in library <work>.
	dimBits = 32'sb00000000000000000000000000001010
	posBits = 32'sb00000000000000000000000000001010
Module <IsInIntRect> is correct for synthesis.
 
Analyzing module <IsInIntCircle> in library <work>.
	dimBits = 32'sb00000000000000000000000000001010
	posBits = 32'sb00000000000000000000000000001010
Module <IsInIntCircle> is correct for synthesis.
 
Analyzing module <FontPrint> in library <work>.
	posBits = 32'sb00000000000000000000000000001010
Module <FontPrint> is correct for synthesis.
 
Analyzing module <font_rom> in library <work>.
Module <font_rom> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <mov_x> in unit <ball> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mov_y> in unit <ball> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Vx> in unit <ball> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Sync>.
    Related source file is "Sync.v".
    Found 10-bit up counter for signal <h>.
    Found 10-bit up counter for signal <v>.
    Found 10-bit up counter for signal <hc>.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 82.
    Found 11-bit comparator greatequal for signal <v$cmp_ge0000> created at line 108.
    Found 10-bit comparator lessequal for signal <v$cmp_le0000> created at line 108.
    Found 10-bit up counter for signal <vc>.
    Found 1-bit register for signal <venable>.
    Found 10-bit comparator greater for signal <von$cmp_gt0000> created at line 136.
    Found 10-bit comparator greater for signal <von$cmp_gt0001> created at line 136.
    Found 11-bit comparator less for signal <von$cmp_lt0000> created at line 136.
    Found 11-bit comparator less for signal <von$cmp_lt0001> created at line 136.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 121.
    Summary:
	inferred   4 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <Sync> synthesized.


Synthesizing Unit <barra>.
    Related source file is "barra.v".
    Found 10-bit register for signal <y>.
    Found 10-bit adder carry out for signal <y$addsub0001> created at line 45.
    Found 10-bit comparator greater for signal <y$cmp_gt0000> created at line 46.
    Found 12-bit comparator greater for signal <y$cmp_gt0001> created at line 48.
    Found 10-bit comparator less for signal <y$cmp_lt0000> created at line 43.
    Found 11-bit comparator less for signal <y$cmp_lt0001> created at line 45.
    Found 10-bit addsub for signal <y$share0000>.
    Found 12-bit subtractor for signal <y$sub0000> created at line 48.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <barra> synthesized.


Synthesizing Unit <ball>.
    Related source file is "ball.v".
WARNING:Xst:647 - Input <bar_1_y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bar_2_y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <point_1>.
    Found 1-bit register for signal <point_2>.
    Found 11-bit up counter for signal <x>.
    Found 10-bit register for signal <y>.
    Found 11-bit comparator greater for signal <point_1$cmp_gt0000> created at line 63.
    Found 11-bit comparator greatequal for signal <point_2$cmp_ge0000> created at line 65.
    Found 1-bit register for signal <Vy>.
    Found 10-bit comparator less for signal <Vy$cmp_lt0000> created at line 74.
    Found 11-bit comparator greater for signal <x$cmp_gt0000> created at line 63.
    Found 11-bit comparator less for signal <x$cmp_lt0000> created at line 65.
    Found 11-bit adder for signal <x_new$add0000> created at line 44.
    Found 10-bit comparator greater for signal <y$cmp_gt0000> created at line 71.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <ball> synthesized.


Synthesizing Unit <scores>.
    Related source file is "scores.v".
    Found 1-bit register for signal <playing>.
    Found 3-bit up counter for signal <score1>.
    Found 3-bit up counter for signal <score2>.
    Found 1-bit register for signal <winner>.
    Found 3-bit comparator less for signal <playing$cmp_lt0000> created at line 49.
    Found 3-bit comparator less for signal <playing$cmp_lt0001> created at line 49.
    Found 3-bit comparator greatequal for signal <score1$cmp_ge0000> created at line 49.
    Found 3-bit comparator greatequal for signal <score1$cmp_ge0001> created at line 49.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <scores> synthesized.


Synthesizing Unit <IsInIntRect>.
    Related source file is "IsInIntRect.v".
WARNING:Xst:646 - Signal <startY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <startX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <endY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <endX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0000> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0001> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0002> created at line 43.
    Found 11-bit comparator lessequal for signal <collision$cmp_le0003> created at line 43.
    Found 11-bit subtractor for signal <old_endX_17$addsub0000> created at line 40.
    Found 11-bit subtractor for signal <old_endY_19$addsub0000> created at line 41.
    Found 11-bit subtractor for signal <old_startX_16$addsub0000> created at line 37.
    Found 10-bit comparator lessequal for signal <old_startX_16$cmp_le0000> created at line 37.
    Found 11-bit subtractor for signal <old_startY_18$addsub0000> created at line 38.
    Found 10-bit comparator lessequal for signal <old_startY_18$cmp_le0000> created at line 38.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <IsInIntRect> synthesized.


Synthesizing Unit <IsInIntCircle>.
    Related source file is "IsInIntCircle.v".
WARNING:Xst:646 - Signal <relativY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <relativX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 20-bit comparator lessequal for signal <collision>.
    Found 20-bit adder for signal <collision$addsub0000> created at line 39.
    Found 10x10-bit multiplier for signal <collision$mult0000> created at line 39.
    Found 10x10-bit multiplier for signal <collision$mult0001> created at line 39.
    Found 10-bit comparator greater for signal <old_relativX_20$cmp_gt0000> created at line 33.
    Found 10-bit comparator greater for signal <old_relativY_21$cmp_gt0000> created at line 36.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   3 Comparator(s).
Unit <IsInIntCircle> synthesized.


Synthesizing Unit <FullAdder>.
    Related source file is "FullAdder.v".
    Found 1-bit xor2 for signal <y>.
    Found 1-bit xor2 for signal <t0>.
Unit <FullAdder> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "font_rom.v".
    Found 2048x8-bit ROM for signal <data>.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <FontPrint>.
    Related source file is "FontPrint.v".
    Found 12-bit subtractor for signal <$sub0000> created at line 43.
    Found 12-bit subtractor for signal <$sub0001> created at line 46.
    Found 10-bit comparator greatequal for signal <address$cmp_ge0000> created at line 43.
    Found 12-bit comparator less for signal <address$cmp_lt0000> created at line 43.
    Found 10-bit comparator greatequal for signal <collision$cmp_ge0000> created at line 46.
    Found 12-bit comparator less for signal <collision$cmp_lt0000> created at line 46.
    Found 3-bit subtractor for signal <subsX>.
    Found 4-bit subtractor for signal <subsY>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <FontPrint> synthesized.


Synthesizing Unit <Adder_2>.
    Related source file is "Adder.v".
Unit <Adder_2> synthesized.


Synthesizing Unit <Adder_1>.
    Related source file is "Adder.v".
Unit <Adder_1> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 1-bit register for signal <count<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Counter_1> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "Counter.v".
    Found 1-bit register for signal <overflow>.
    Found 19-bit register for signal <count>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Counter_2> synthesized.


Synthesizing Unit <Sha>.
    Related source file is "Sha.v".
    Found 1-bit register for signal <reset>.
    Found 20-bit comparator greatequal for signal <reset$cmp_ge0000> created at line 47.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Sha> synthesized.


Synthesizing Unit <pong>.
    Related source file is "pong.v".
WARNING:Xst:646 - Signal <winner> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <refresh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <playing> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <halverCount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <OutBlue<2:1>>.
    Found 3-bit register for signal <OutGreen>.
    Found 3-bit register for signal <OutRed>.
    Found 10-bit adder for signal <g_bar_1_y>.
    Found 10-bit adder for signal <g_bar_2_y>.
    Found 6-bit adder for signal <g_score1$add0000> created at line 109.
    Found 6-bit adder for signal <g_score2$add0000> created at line 110.
    Found 10-bit adder for signal <g_x_ball>.
    Found 10-bit adder for signal <g_y_ball>.
    Found 10-bit adder for signal <y_pixel>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
Unit <pong> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 2048x8-bit ROM                                        : 2
# Multipliers                                          : 2
 10x10-bit multiplier                                  : 2
# Adders/Subtractors                                   : 61
 10-bit adder                                          : 5
 10-bit adder carry out                                : 2
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 2
 11-bit adder                                          : 13
 11-bit subtractor                                     : 24
 12-bit subtractor                                     : 6
 20-bit adder                                          : 1
 3-bit subtractor                                      : 2
 4-bit subtractor                                      : 2
 6-bit adder                                           : 2
# Counters                                             : 7
 10-bit up counter                                     : 4
 11-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Registers                                            : 19
 1-bit register                                        : 11
 10-bit register                                       : 3
 11-bit register                                       : 2
 19-bit register                                       : 1
 3-bit register                                        : 2
# Comparators                                          : 74
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 7
 10-bit comparator less                                : 5
 10-bit comparator lessequal                           : 13
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 5
 11-bit comparator lessequal                           : 24
 12-bit comparator greater                             : 2
 12-bit comparator less                                : 4
 20-bit comparator greatequal                          : 1
 20-bit comparator lessequal                           : 1
 3-bit comparator greatequal                           : 2
 3-bit comparator less                                 : 2
# Xors                                                 : 40
 1-bit xor2                                            : 40

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <addr_reg_10> (without init value) has a constant value of 0 in block <Data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_10> (without init value) has a constant value of 0 in block <Data>. This FF/Latch will be trimmed during the optimization process.
