
Co-operative Scheduling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf5c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000670  0800d070  0800d070  0000e070  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d6e0  0800d6e0  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d6e0  0800d6e0  0000e6e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d6e8  0800d6e8  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d6e8  0800d6e8  0000e6e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d6ec  0800d6ec  0000e6ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d6f0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000207c  200001d8  0800d8c8  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002254  0800d8c8  0000f254  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019b52  00000000  00000000  0000f201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000391e  00000000  00000000  00028d53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001810  00000000  00000000  0002c678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d7  00000000  00000000  0002de88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a6b9  00000000  00000000  0002f15f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b02c  00000000  00000000  00049818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009919e  00000000  00000000  00064844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd9e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007be8  00000000  00000000  000fda28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  00105610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d054 	.word	0x0800d054

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800d054 	.word	0x0800d054

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2uiz>:
 8000bf0:	004a      	lsls	r2, r1, #1
 8000bf2:	d211      	bcs.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bf4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf8:	d211      	bcs.n	8000c1e <__aeabi_d2uiz+0x2e>
 8000bfa:	d50d      	bpl.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bfc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c04:	d40e      	bmi.n	8000c24 <__aeabi_d2uiz+0x34>
 8000c06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c12:	fa23 f002 	lsr.w	r0, r3, r2
 8000c16:	4770      	bx	lr
 8000c18:	f04f 0000 	mov.w	r0, #0
 8000c1c:	4770      	bx	lr
 8000c1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c22:	d102      	bne.n	8000c2a <__aeabi_d2uiz+0x3a>
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295
 8000c28:	4770      	bx	lr
 8000c2a:	f04f 0000 	mov.w	r0, #0
 8000c2e:	4770      	bx	lr

08000c30 <__aeabi_d2f>:
 8000c30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c38:	bf24      	itt	cs
 8000c3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c42:	d90d      	bls.n	8000c60 <__aeabi_d2f+0x30>
 8000c44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c58:	bf08      	it	eq
 8000c5a:	f020 0001 	biceq.w	r0, r0, #1
 8000c5e:	4770      	bx	lr
 8000c60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c64:	d121      	bne.n	8000caa <__aeabi_d2f+0x7a>
 8000c66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c6a:	bfbc      	itt	lt
 8000c6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c70:	4770      	bxlt	lr
 8000c72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c7a:	f1c2 0218 	rsb	r2, r2, #24
 8000c7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c86:	fa20 f002 	lsr.w	r0, r0, r2
 8000c8a:	bf18      	it	ne
 8000c8c:	f040 0001 	orrne.w	r0, r0, #1
 8000c90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ca0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ca4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca8:	e7cc      	b.n	8000c44 <__aeabi_d2f+0x14>
 8000caa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cae:	d107      	bne.n	8000cc0 <__aeabi_d2f+0x90>
 8000cb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cb4:	bf1e      	ittt	ne
 8000cb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cbe:	4770      	bxne	lr
 8000cc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <__aeabi_frsub>:
 8000cd0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cd4:	e002      	b.n	8000cdc <__addsf3>
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_fsub>:
 8000cd8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cdc <__addsf3>:
 8000cdc:	0042      	lsls	r2, r0, #1
 8000cde:	bf1f      	itttt	ne
 8000ce0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ce4:	ea92 0f03 	teqne	r2, r3
 8000ce8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf0:	d06a      	beq.n	8000dc8 <__addsf3+0xec>
 8000cf2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cf6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cfa:	bfc1      	itttt	gt
 8000cfc:	18d2      	addgt	r2, r2, r3
 8000cfe:	4041      	eorgt	r1, r0
 8000d00:	4048      	eorgt	r0, r1
 8000d02:	4041      	eorgt	r1, r0
 8000d04:	bfb8      	it	lt
 8000d06:	425b      	neglt	r3, r3
 8000d08:	2b19      	cmp	r3, #25
 8000d0a:	bf88      	it	hi
 8000d0c:	4770      	bxhi	lr
 8000d0e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d12:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d16:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d1a:	bf18      	it	ne
 8000d1c:	4240      	negne	r0, r0
 8000d1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d22:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d26:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d2a:	bf18      	it	ne
 8000d2c:	4249      	negne	r1, r1
 8000d2e:	ea92 0f03 	teq	r2, r3
 8000d32:	d03f      	beq.n	8000db4 <__addsf3+0xd8>
 8000d34:	f1a2 0201 	sub.w	r2, r2, #1
 8000d38:	fa41 fc03 	asr.w	ip, r1, r3
 8000d3c:	eb10 000c 	adds.w	r0, r0, ip
 8000d40:	f1c3 0320 	rsb	r3, r3, #32
 8000d44:	fa01 f103 	lsl.w	r1, r1, r3
 8000d48:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__addsf3+0x78>
 8000d4e:	4249      	negs	r1, r1
 8000d50:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d54:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d58:	d313      	bcc.n	8000d82 <__addsf3+0xa6>
 8000d5a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d5e:	d306      	bcc.n	8000d6e <__addsf3+0x92>
 8000d60:	0840      	lsrs	r0, r0, #1
 8000d62:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d66:	f102 0201 	add.w	r2, r2, #1
 8000d6a:	2afe      	cmp	r2, #254	@ 0xfe
 8000d6c:	d251      	bcs.n	8000e12 <__addsf3+0x136>
 8000d6e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d76:	bf08      	it	eq
 8000d78:	f020 0001 	biceq.w	r0, r0, #1
 8000d7c:	ea40 0003 	orr.w	r0, r0, r3
 8000d80:	4770      	bx	lr
 8000d82:	0049      	lsls	r1, r1, #1
 8000d84:	eb40 0000 	adc.w	r0, r0, r0
 8000d88:	3a01      	subs	r2, #1
 8000d8a:	bf28      	it	cs
 8000d8c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d90:	d2ed      	bcs.n	8000d6e <__addsf3+0x92>
 8000d92:	fab0 fc80 	clz	ip, r0
 8000d96:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d9a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d9e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000da2:	bfaa      	itet	ge
 8000da4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da8:	4252      	neglt	r2, r2
 8000daa:	4318      	orrge	r0, r3
 8000dac:	bfbc      	itt	lt
 8000dae:	40d0      	lsrlt	r0, r2
 8000db0:	4318      	orrlt	r0, r3
 8000db2:	4770      	bx	lr
 8000db4:	f092 0f00 	teq	r2, #0
 8000db8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dbc:	bf06      	itte	eq
 8000dbe:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dc2:	3201      	addeq	r2, #1
 8000dc4:	3b01      	subne	r3, #1
 8000dc6:	e7b5      	b.n	8000d34 <__addsf3+0x58>
 8000dc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dcc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd0:	bf18      	it	ne
 8000dd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dd6:	d021      	beq.n	8000e1c <__addsf3+0x140>
 8000dd8:	ea92 0f03 	teq	r2, r3
 8000ddc:	d004      	beq.n	8000de8 <__addsf3+0x10c>
 8000dde:	f092 0f00 	teq	r2, #0
 8000de2:	bf08      	it	eq
 8000de4:	4608      	moveq	r0, r1
 8000de6:	4770      	bx	lr
 8000de8:	ea90 0f01 	teq	r0, r1
 8000dec:	bf1c      	itt	ne
 8000dee:	2000      	movne	r0, #0
 8000df0:	4770      	bxne	lr
 8000df2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000df6:	d104      	bne.n	8000e02 <__addsf3+0x126>
 8000df8:	0040      	lsls	r0, r0, #1
 8000dfa:	bf28      	it	cs
 8000dfc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e06:	bf3c      	itt	cc
 8000e08:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e0c:	4770      	bxcc	lr
 8000e0e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e12:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e16:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e1a:	4770      	bx	lr
 8000e1c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e20:	bf16      	itet	ne
 8000e22:	4608      	movne	r0, r1
 8000e24:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e28:	4601      	movne	r1, r0
 8000e2a:	0242      	lsls	r2, r0, #9
 8000e2c:	bf06      	itte	eq
 8000e2e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e32:	ea90 0f01 	teqeq	r0, r1
 8000e36:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e3a:	4770      	bx	lr

08000e3c <__aeabi_ui2f>:
 8000e3c:	f04f 0300 	mov.w	r3, #0
 8000e40:	e004      	b.n	8000e4c <__aeabi_i2f+0x8>
 8000e42:	bf00      	nop

08000e44 <__aeabi_i2f>:
 8000e44:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e48:	bf48      	it	mi
 8000e4a:	4240      	negmi	r0, r0
 8000e4c:	ea5f 0c00 	movs.w	ip, r0
 8000e50:	bf08      	it	eq
 8000e52:	4770      	bxeq	lr
 8000e54:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e58:	4601      	mov	r1, r0
 8000e5a:	f04f 0000 	mov.w	r0, #0
 8000e5e:	e01c      	b.n	8000e9a <__aeabi_l2f+0x2a>

08000e60 <__aeabi_ul2f>:
 8000e60:	ea50 0201 	orrs.w	r2, r0, r1
 8000e64:	bf08      	it	eq
 8000e66:	4770      	bxeq	lr
 8000e68:	f04f 0300 	mov.w	r3, #0
 8000e6c:	e00a      	b.n	8000e84 <__aeabi_l2f+0x14>
 8000e6e:	bf00      	nop

08000e70 <__aeabi_l2f>:
 8000e70:	ea50 0201 	orrs.w	r2, r0, r1
 8000e74:	bf08      	it	eq
 8000e76:	4770      	bxeq	lr
 8000e78:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e7c:	d502      	bpl.n	8000e84 <__aeabi_l2f+0x14>
 8000e7e:	4240      	negs	r0, r0
 8000e80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e84:	ea5f 0c01 	movs.w	ip, r1
 8000e88:	bf02      	ittt	eq
 8000e8a:	4684      	moveq	ip, r0
 8000e8c:	4601      	moveq	r1, r0
 8000e8e:	2000      	moveq	r0, #0
 8000e90:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e94:	bf08      	it	eq
 8000e96:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e9a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e9e:	fabc f28c 	clz	r2, ip
 8000ea2:	3a08      	subs	r2, #8
 8000ea4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea8:	db10      	blt.n	8000ecc <__aeabi_l2f+0x5c>
 8000eaa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eae:	4463      	add	r3, ip
 8000eb0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eb4:	f1c2 0220 	rsb	r2, r2, #32
 8000eb8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ebc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec0:	eb43 0002 	adc.w	r0, r3, r2
 8000ec4:	bf08      	it	eq
 8000ec6:	f020 0001 	biceq.w	r0, r0, #1
 8000eca:	4770      	bx	lr
 8000ecc:	f102 0220 	add.w	r2, r2, #32
 8000ed0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ed4:	f1c2 0220 	rsb	r2, r2, #32
 8000ed8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000edc:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee0:	eb43 0002 	adc.w	r0, r3, r2
 8000ee4:	bf08      	it	eq
 8000ee6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eea:	4770      	bx	lr

08000eec <__aeabi_f2iz>:
 8000eec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ef0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000ef4:	d30f      	bcc.n	8000f16 <__aeabi_f2iz+0x2a>
 8000ef6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000efa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000efe:	d90d      	bls.n	8000f1c <__aeabi_f2iz+0x30>
 8000f00:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f04:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f08:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f0c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f10:	bf18      	it	ne
 8000f12:	4240      	negne	r0, r0
 8000f14:	4770      	bx	lr
 8000f16:	f04f 0000 	mov.w	r0, #0
 8000f1a:	4770      	bx	lr
 8000f1c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f20:	d101      	bne.n	8000f26 <__aeabi_f2iz+0x3a>
 8000f22:	0242      	lsls	r2, r0, #9
 8000f24:	d105      	bne.n	8000f32 <__aeabi_f2iz+0x46>
 8000f26:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f2a:	bf08      	it	eq
 8000f2c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f30:	4770      	bx	lr
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	4770      	bx	lr

08000f38 <__aeabi_d2lz>:
 8000f38:	b538      	push	{r3, r4, r5, lr}
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	4604      	mov	r4, r0
 8000f40:	460d      	mov	r5, r1
 8000f42:	f7ff fdef 	bl	8000b24 <__aeabi_dcmplt>
 8000f46:	b928      	cbnz	r0, 8000f54 <__aeabi_d2lz+0x1c>
 8000f48:	4620      	mov	r0, r4
 8000f4a:	4629      	mov	r1, r5
 8000f4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f50:	f000 b80a 	b.w	8000f68 <__aeabi_d2ulz>
 8000f54:	4620      	mov	r0, r4
 8000f56:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f5a:	f000 f805 	bl	8000f68 <__aeabi_d2ulz>
 8000f5e:	4240      	negs	r0, r0
 8000f60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f64:	bd38      	pop	{r3, r4, r5, pc}
 8000f66:	bf00      	nop

08000f68 <__aeabi_d2ulz>:
 8000f68:	b5d0      	push	{r4, r6, r7, lr}
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f9c <__aeabi_d2ulz+0x34>)
 8000f6e:	4606      	mov	r6, r0
 8000f70:	460f      	mov	r7, r1
 8000f72:	f7ff fb65 	bl	8000640 <__aeabi_dmul>
 8000f76:	f7ff fe3b 	bl	8000bf0 <__aeabi_d2uiz>
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	f7ff fae6 	bl	800054c <__aeabi_ui2d>
 8000f80:	2200      	movs	r2, #0
 8000f82:	4b07      	ldr	r3, [pc, #28]	@ (8000fa0 <__aeabi_d2ulz+0x38>)
 8000f84:	f7ff fb5c 	bl	8000640 <__aeabi_dmul>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	4630      	mov	r0, r6
 8000f8e:	4639      	mov	r1, r7
 8000f90:	f7ff f99e 	bl	80002d0 <__aeabi_dsub>
 8000f94:	f7ff fe2c 	bl	8000bf0 <__aeabi_d2uiz>
 8000f98:	4621      	mov	r1, r4
 8000f9a:	bdd0      	pop	{r4, r6, r7, pc}
 8000f9c:	3df00000 	.word	0x3df00000
 8000fa0:	41f00000 	.word	0x41f00000

08000fa4 <AHT10_Init>:
#include "stm32f1xx_hal.h"

extern UART_HandleTypeDef huart1;


void AHT10_Init(AHT10_HandleTypeDef *dev) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af02      	add	r7, sp, #8
 8000faa:	6078      	str	r0, [r7, #4]
    uint8_t cmd[3] = {0xE1, 0x08, 0x00};
 8000fac:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe8 <AHT10_Init+0x44>)
 8000fae:	f107 030c 	add.w	r3, r7, #12
 8000fb2:	6812      	ldr	r2, [r2, #0]
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	8019      	strh	r1, [r3, #0]
 8000fb8:	3302      	adds	r3, #2
 8000fba:	0c12      	lsrs	r2, r2, #16
 8000fbc:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(dev->hi2c, dev->address, cmd, 3, HAL_MAX_DELAY);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6818      	ldr	r0, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	791b      	ldrb	r3, [r3, #4]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	f107 020c 	add.w	r2, r7, #12
 8000fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	f001 fe2c 	bl	8002c30 <HAL_I2C_Master_Transmit>
    HAL_Delay(20);
 8000fd8:	2014      	movs	r0, #20
 8000fda:	f001 f965 	bl	80022a8 <HAL_Delay>
}
 8000fde:	bf00      	nop
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	0800d070 	.word	0x0800d070

08000fec <AHT10_ReadRaw>:

uint8_t AHT10_ReadRaw(AHT10_HandleTypeDef *dev, uint32_t *humidity_raw, uint32_t *temperature_raw) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08a      	sub	sp, #40	@ 0x28
 8000ff0:	af02      	add	r7, sp, #8
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
	uint8_t data[6];
	uint8_t cmd[3] = {0xAC, 0x33, 0x00}; // chun AHT10 command
 8000ff8:	4a25      	ldr	r2, [pc, #148]	@ (8001090 <AHT10_ReadRaw+0xa4>)
 8000ffa:	f107 0314 	add.w	r3, r7, #20
 8000ffe:	6812      	ldr	r2, [r2, #0]
 8001000:	4611      	mov	r1, r2
 8001002:	8019      	strh	r1, [r3, #0]
 8001004:	3302      	adds	r3, #2
 8001006:	0c12      	lsrs	r2, r2, #16
 8001008:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(dev->hi2c, dev->address, cmd, 3, HAL_MAX_DELAY);
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	6818      	ldr	r0, [r3, #0]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	791b      	ldrb	r3, [r3, #4]
 8001012:	4619      	mov	r1, r3
 8001014:	f107 0214 	add.w	r2, r7, #20
 8001018:	f04f 33ff 	mov.w	r3, #4294967295
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	2303      	movs	r3, #3
 8001020:	f001 fe06 	bl	8002c30 <HAL_I2C_Master_Transmit>
	HAL_Delay(80);
 8001024:	2050      	movs	r0, #80	@ 0x50
 8001026:	f001 f93f 	bl	80022a8 <HAL_Delay>

	if (HAL_I2C_Master_Receive(dev->hi2c, dev->address, data, 6, HAL_MAX_DELAY) != HAL_OK)
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	6818      	ldr	r0, [r3, #0]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	791b      	ldrb	r3, [r3, #4]
 8001032:	4619      	mov	r1, r3
 8001034:	f107 0218 	add.w	r2, r7, #24
 8001038:	f04f 33ff 	mov.w	r3, #4294967295
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2306      	movs	r3, #6
 8001040:	f001 fef4 	bl	8002e2c <HAL_I2C_Master_Receive>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <AHT10_ReadRaw+0x62>
	    return 0;
 800104a:	2300      	movs	r3, #0
 800104c:	e01c      	b.n	8001088 <AHT10_ReadRaw+0x9c>
//	char buf[64];
//	sprintf(buf, "Raw bytes: %02X %02X %02X %02X %02X %02X\r\n",
//	        data[0], data[1], data[2], data[3], data[4], data[5]);
//	HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);

	if (data[0] & 0x80)
 800104e:	7e3b      	ldrb	r3, [r7, #24]
 8001050:	b25b      	sxtb	r3, r3
 8001052:	2b00      	cmp	r3, #0
 8001054:	da01      	bge.n	800105a <AHT10_ReadRaw+0x6e>
	    return 0;  // still busy, khng c c
 8001056:	2300      	movs	r3, #0
 8001058:	e016      	b.n	8001088 <AHT10_ReadRaw+0x9c>

	*humidity_raw = ((uint32_t)(data[1]) << 12) | ((uint32_t)(data[2]) << 4) | (data[3] >> 4);
 800105a:	7e7b      	ldrb	r3, [r7, #25]
 800105c:	031a      	lsls	r2, r3, #12
 800105e:	7ebb      	ldrb	r3, [r7, #26]
 8001060:	011b      	lsls	r3, r3, #4
 8001062:	4313      	orrs	r3, r2
 8001064:	7efa      	ldrb	r2, [r7, #27]
 8001066:	0912      	lsrs	r2, r2, #4
 8001068:	b2d2      	uxtb	r2, r2
 800106a:	431a      	orrs	r2, r3
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	601a      	str	r2, [r3, #0]
	*temperature_raw = (((uint32_t)(data[3] & 0x0F)) << 16) | ((uint32_t)(data[4]) << 8) | (data[5]);
 8001070:	7efb      	ldrb	r3, [r7, #27]
 8001072:	041b      	lsls	r3, r3, #16
 8001074:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001078:	7f3b      	ldrb	r3, [r7, #28]
 800107a:	021b      	lsls	r3, r3, #8
 800107c:	4313      	orrs	r3, r2
 800107e:	7f7a      	ldrb	r2, [r7, #29]
 8001080:	431a      	orrs	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	601a      	str	r2, [r3, #0]
	return 1;
 8001086:	2301      	movs	r3, #1
}
 8001088:	4618      	mov	r0, r3
 800108a:	3720      	adds	r7, #32
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	0800d074 	.word	0x0800d074

08001094 <AHT10_ReadTemperature>:


float AHT10_ReadTemperature(uint32_t temp_raw) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
    return ((float)temp_raw / 1048576.0) * 200.0 - 50.0;
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f7ff fecd 	bl	8000e3c <__aeabi_ui2f>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fa73 	bl	8000590 <__aeabi_f2d>
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <AHT10_ReadTemperature+0x5c>)
 80010b0:	f7ff fbf0 	bl	8000894 <__aeabi_ddiv>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <AHT10_ReadTemperature+0x60>)
 80010c2:	f7ff fabd 	bl	8000640 <__aeabi_dmul>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	4610      	mov	r0, r2
 80010cc:	4619      	mov	r1, r3
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <AHT10_ReadTemperature+0x64>)
 80010d4:	f7ff f8fc 	bl	80002d0 <__aeabi_dsub>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4610      	mov	r0, r2
 80010de:	4619      	mov	r1, r3
 80010e0:	f7ff fda6 	bl	8000c30 <__aeabi_d2f>
 80010e4:	4603      	mov	r3, r0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	41300000 	.word	0x41300000
 80010f4:	40690000 	.word	0x40690000
 80010f8:	40490000 	.word	0x40490000

080010fc <AHT10_ReadHumidity>:

float AHT10_ReadHumidity(uint32_t hum_raw) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    return ((float)hum_raw / 1048576.0) * 100.0;
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f7ff fe99 	bl	8000e3c <__aeabi_ui2f>
 800110a:	4603      	mov	r3, r0
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff fa3f 	bl	8000590 <__aeabi_f2d>
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <AHT10_ReadHumidity+0x48>)
 8001118:	f7ff fbbc 	bl	8000894 <__aeabi_ddiv>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	4610      	mov	r0, r2
 8001122:	4619      	mov	r1, r3
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	4b07      	ldr	r3, [pc, #28]	@ (8001148 <AHT10_ReadHumidity+0x4c>)
 800112a:	f7ff fa89 	bl	8000640 <__aeabi_dmul>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	4610      	mov	r0, r2
 8001134:	4619      	mov	r1, r3
 8001136:	f7ff fd7b 	bl	8000c30 <__aeabi_d2f>
 800113a:	4603      	mov	r3, r0
}
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	41300000 	.word	0x41300000
 8001148:	40590000 	.word	0x40590000

0800114c <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af02      	add	r7, sp, #8
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 8001158:	78fb      	ldrb	r3, [r7, #3]
 800115a:	f023 030f 	bic.w	r3, r3, #15
 800115e:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 8001160:	78fb      	ldrb	r3, [r7, #3]
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	f043 030c 	orr.w	r3, r3, #12
 800116c:	b2db      	uxtb	r3, r3
 800116e:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	f043 0308 	orr.w	r3, r3, #8
 8001176:	b2db      	uxtb	r3, r3
 8001178:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 800117a:	7bbb      	ldrb	r3, [r7, #14]
 800117c:	f043 030c 	orr.w	r3, r3, #12
 8001180:	b2db      	uxtb	r3, r3
 8001182:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 8001184:	7bbb      	ldrb	r3, [r7, #14]
 8001186:	f043 0308 	orr.w	r3, r3, #8
 800118a:	b2db      	uxtb	r3, r3
 800118c:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6818      	ldr	r0, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	791b      	ldrb	r3, [r3, #4]
 8001196:	4619      	mov	r1, r3
 8001198:	f107 0208 	add.w	r2, r7, #8
 800119c:	2364      	movs	r3, #100	@ 0x64
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	2304      	movs	r3, #4
 80011a2:	f001 fd45 	bl	8002c30 <HAL_I2C_Master_Transmit>
}
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b086      	sub	sp, #24
 80011b2:	af02      	add	r7, sp, #8
 80011b4:	6078      	str	r0, [r7, #4]
 80011b6:	460b      	mov	r3, r1
 80011b8:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 80011ba:	78fb      	ldrb	r3, [r7, #3]
 80011bc:	f023 030f 	bic.w	r3, r3, #15
 80011c0:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 80011c2:	78fb      	ldrb	r3, [r7, #3]
 80011c4:	011b      	lsls	r3, r3, #4
 80011c6:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	f043 030d 	orr.w	r3, r3, #13
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
 80011d4:	f043 0309 	orr.w	r3, r3, #9
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 80011dc:	7bbb      	ldrb	r3, [r7, #14]
 80011de:	f043 030d 	orr.w	r3, r3, #13
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	f043 0309 	orr.w	r3, r3, #9
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6818      	ldr	r0, [r3, #0]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	791b      	ldrb	r3, [r3, #4]
 80011f8:	4619      	mov	r1, r3
 80011fa:	f107 0208 	add.w	r2, r7, #8
 80011fe:	2364      	movs	r3, #100	@ 0x64
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	2304      	movs	r3, #4
 8001204:	f001 fd14 	bl	8002c30 <HAL_I2C_Master_Transmit>
}
 8001208:	bf00      	nop
 800120a:	3710      	adds	r7, #16
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 8001218:	2180      	movs	r1, #128	@ 0x80
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff ff96 	bl	800114c <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	e006      	b.n	8001234 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 8001226:	2120      	movs	r1, #32
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f7ff ffc0 	bl	80011ae <lcd_send_data>
    for (int i = 0; i < 80; i++)
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	3301      	adds	r3, #1
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2b4f      	cmp	r3, #79	@ 0x4f
 8001238:	ddf5      	ble.n	8001226 <lcd_clear+0x16>
    }
}
 800123a:	bf00      	nop
 800123c:	bf00      	nop
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b03      	cmp	r3, #3
 8001254:	d824      	bhi.n	80012a0 <lcd_gotoxy+0x5c>
 8001256:	a201      	add	r2, pc, #4	@ (adr r2, 800125c <lcd_gotoxy+0x18>)
 8001258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800125c:	0800126d 	.word	0x0800126d
 8001260:	08001277 	.word	0x08001277
 8001264:	08001281 	.word	0x08001281
 8001268:	0800128b 	.word	0x0800128b
    {
        case 0: address = 0x80 + col; break;  // First row
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	3b80      	subs	r3, #128	@ 0x80
 8001272:	75fb      	strb	r3, [r7, #23]
 8001274:	e00e      	b.n	8001294 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	3b40      	subs	r3, #64	@ 0x40
 800127c:	75fb      	strb	r3, [r7, #23]
 800127e:	e009      	b.n	8001294 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	3b6c      	subs	r3, #108	@ 0x6c
 8001286:	75fb      	strb	r3, [r7, #23]
 8001288:	e004      	b.n	8001294 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	b2db      	uxtb	r3, r3
 800128e:	3b2c      	subs	r3, #44	@ 0x2c
 8001290:	75fb      	strb	r3, [r7, #23]
 8001292:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 8001294:	7dfb      	ldrb	r3, [r7, #23]
 8001296:	4619      	mov	r1, r3
 8001298:	68f8      	ldr	r0, [r7, #12]
 800129a:	f7ff ff57 	bl	800114c <lcd_send_cmd>
 800129e:	e000      	b.n	80012a2 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 80012a0:	bf00      	nop
}
 80012a2:	3718      	adds	r7, #24
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 80012b0:	2032      	movs	r0, #50	@ 0x32
 80012b2:	f000 fff9 	bl	80022a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80012b6:	2130      	movs	r1, #48	@ 0x30
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7ff ff47 	bl	800114c <lcd_send_cmd>
    HAL_Delay(5);
 80012be:	2005      	movs	r0, #5
 80012c0:	f000 fff2 	bl	80022a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80012c4:	2130      	movs	r1, #48	@ 0x30
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff ff40 	bl	800114c <lcd_send_cmd>
    HAL_Delay(1);
 80012cc:	2001      	movs	r0, #1
 80012ce:	f000 ffeb 	bl	80022a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80012d2:	2130      	movs	r1, #48	@ 0x30
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7ff ff39 	bl	800114c <lcd_send_cmd>
    HAL_Delay(10);
 80012da:	200a      	movs	r0, #10
 80012dc:	f000 ffe4 	bl	80022a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 80012e0:	2120      	movs	r1, #32
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff ff32 	bl	800114c <lcd_send_cmd>
    HAL_Delay(10);
 80012e8:	200a      	movs	r0, #10
 80012ea:	f000 ffdd 	bl	80022a8 <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 80012ee:	2128      	movs	r1, #40	@ 0x28
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f7ff ff2b 	bl	800114c <lcd_send_cmd>
    HAL_Delay(1);
 80012f6:	2001      	movs	r0, #1
 80012f8:	f000 ffd6 	bl	80022a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 80012fc:	2108      	movs	r1, #8
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff ff24 	bl	800114c <lcd_send_cmd>
    HAL_Delay(1);
 8001304:	2001      	movs	r0, #1
 8001306:	f000 ffcf 	bl	80022a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 800130a:	2101      	movs	r1, #1
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ff1d 	bl	800114c <lcd_send_cmd>
    HAL_Delay(2);
 8001312:	2002      	movs	r0, #2
 8001314:	f000 ffc8 	bl	80022a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 8001318:	2106      	movs	r1, #6
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff ff16 	bl	800114c <lcd_send_cmd>
    HAL_Delay(1);
 8001320:	2001      	movs	r0, #1
 8001322:	f000 ffc1 	bl	80022a8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 8001326:	210c      	movs	r1, #12
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ff0f 	bl	800114c <lcd_send_cmd>
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b082      	sub	sp, #8
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
 800133e:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 8001340:	e007      	b.n	8001352 <lcd_puts+0x1c>
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	1c5a      	adds	r2, r3, #1
 8001346:	603a      	str	r2, [r7, #0]
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	4619      	mov	r1, r3
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ff2e 	bl	80011ae <lcd_send_data>
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1f3      	bne.n	8001342 <lcd_puts+0xc>
}
 800135a:	bf00      	nop
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001368:	f000 ff3c 	bl	80021e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800136c:	f000 f890 	bl	8001490 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001370:	f000 f9b2 	bl	80016d8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001374:	f000 f8d2 	bl	800151c <MX_I2C1_Init>
  MX_I2C2_Init();
 8001378:	f000 f8fe 	bl	8001578 <MX_I2C2_Init>
  MX_TIM2_Init();
 800137c:	f000 f92a 	bl	80015d4 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001380:	f000 f980 	bl	8001684 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  	 //Khi to uart nhn 1 byte
	HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8001384:	2201      	movs	r2, #1
 8001386:	492a      	ldr	r1, [pc, #168]	@ (8001430 <main+0xcc>)
 8001388:	482a      	ldr	r0, [pc, #168]	@ (8001434 <main+0xd0>)
 800138a:	f003 fc58 	bl	8004c3e <HAL_UART_Receive_IT>

	//Khi to timmer2 CH3
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800138e:	2108      	movs	r1, #8
 8001390:	4829      	ldr	r0, [pc, #164]	@ (8001438 <main+0xd4>)
 8001392:	f002 ff9d 	bl	80042d0 <HAL_TIM_PWM_Start>

	//Init LCD
	lcd.hi2c = &hi2c1;
 8001396:	4b29      	ldr	r3, [pc, #164]	@ (800143c <main+0xd8>)
 8001398:	4a29      	ldr	r2, [pc, #164]	@ (8001440 <main+0xdc>)
 800139a:	601a      	str	r2, [r3, #0]
	lcd.address = 0x4E;
 800139c:	4b27      	ldr	r3, [pc, #156]	@ (800143c <main+0xd8>)
 800139e:	224e      	movs	r2, #78	@ 0x4e
 80013a0:	711a      	strb	r2, [r3, #4]
	lcd_init(&lcd);
 80013a2:	4826      	ldr	r0, [pc, #152]	@ (800143c <main+0xd8>)
 80013a4:	f7ff ff80 	bl	80012a8 <lcd_init>
	lcd_clear(&lcd);
 80013a8:	4824      	ldr	r0, [pc, #144]	@ (800143c <main+0xd8>)
 80013aa:	f7ff ff31 	bl	8001210 <lcd_clear>

	//Init AHT10
	aht10.hi2c = &hi2c2;
 80013ae:	4b25      	ldr	r3, [pc, #148]	@ (8001444 <main+0xe0>)
 80013b0:	4a25      	ldr	r2, [pc, #148]	@ (8001448 <main+0xe4>)
 80013b2:	601a      	str	r2, [r3, #0]
	aht10.address = 0x38 << 1; //AHT10 default address << 1 = 0x38 << 1 = 0x70
 80013b4:	4b23      	ldr	r3, [pc, #140]	@ (8001444 <main+0xe0>)
 80013b6:	2270      	movs	r2, #112	@ 0x70
 80013b8:	711a      	strb	r2, [r3, #4]
	AHT10_Init(&aht10);
 80013ba:	4822      	ldr	r0, [pc, #136]	@ (8001444 <main+0xe0>)
 80013bc:	f7ff fdf2 	bl	8000fa4 <AHT10_Init>
	HAL_Delay(50);
 80013c0:	2032      	movs	r0, #50	@ 0x32
 80013c2:	f000 ff71 	bl	80022a8 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80013c6:	f004 f9fd 	bl	80057c4 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of uartMutex */
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 80013ca:	4820      	ldr	r0, [pc, #128]	@ (800144c <main+0xe8>)
 80013cc:	f004 faef 	bl	80059ae <osMutexNew>
 80013d0:	4603      	mov	r3, r0
 80013d2:	4a1f      	ldr	r2, [pc, #124]	@ (8001450 <main+0xec>)
 80013d4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task_sensor */
  task_sensorHandle = osThreadNew(StartSensorTask, NULL, &task_sensor_attributes);
 80013d6:	4a1f      	ldr	r2, [pc, #124]	@ (8001454 <main+0xf0>)
 80013d8:	2100      	movs	r1, #0
 80013da:	481f      	ldr	r0, [pc, #124]	@ (8001458 <main+0xf4>)
 80013dc:	f004 fa3a 	bl	8005854 <osThreadNew>
 80013e0:	4603      	mov	r3, r0
 80013e2:	4a1e      	ldr	r2, [pc, #120]	@ (800145c <main+0xf8>)
 80013e4:	6013      	str	r3, [r2, #0]

  /* creation of task_lcd */
  task_lcdHandle = osThreadNew(StartLCDTask, NULL, &task_lcd_attributes);
 80013e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001460 <main+0xfc>)
 80013e8:	2100      	movs	r1, #0
 80013ea:	481e      	ldr	r0, [pc, #120]	@ (8001464 <main+0x100>)
 80013ec:	f004 fa32 	bl	8005854 <osThreadNew>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001468 <main+0x104>)
 80013f4:	6013      	str	r3, [r2, #0]

  /* creation of task_uart */
  task_uartHandle = osThreadNew(StartUARTTxTask, NULL, &task_uart_attributes);
 80013f6:	4a1d      	ldr	r2, [pc, #116]	@ (800146c <main+0x108>)
 80013f8:	2100      	movs	r1, #0
 80013fa:	481d      	ldr	r0, [pc, #116]	@ (8001470 <main+0x10c>)
 80013fc:	f004 fa2a 	bl	8005854 <osThreadNew>
 8001400:	4603      	mov	r3, r0
 8001402:	4a1c      	ldr	r2, [pc, #112]	@ (8001474 <main+0x110>)
 8001404:	6013      	str	r3, [r2, #0]

  /* creation of RXTask */
  RXTaskHandle = osThreadNew(StartUARTRxTask, NULL, &RXTask_attributes);
 8001406:	4a1c      	ldr	r2, [pc, #112]	@ (8001478 <main+0x114>)
 8001408:	2100      	movs	r1, #0
 800140a:	481c      	ldr	r0, [pc, #112]	@ (800147c <main+0x118>)
 800140c:	f004 fa22 	bl	8005854 <osThreadNew>
 8001410:	4603      	mov	r3, r0
 8001412:	4a1b      	ldr	r2, [pc, #108]	@ (8001480 <main+0x11c>)
 8001414:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(StartMotorTask, NULL, &MotorTask_attributes);
 8001416:	4a1b      	ldr	r2, [pc, #108]	@ (8001484 <main+0x120>)
 8001418:	2100      	movs	r1, #0
 800141a:	481b      	ldr	r0, [pc, #108]	@ (8001488 <main+0x124>)
 800141c:	f004 fa1a 	bl	8005854 <osThreadNew>
 8001420:	4603      	mov	r3, r0
 8001422:	4a1a      	ldr	r2, [pc, #104]	@ (800148c <main+0x128>)
 8001424:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001426:	f004 f9ef 	bl	8005808 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800142a:	bf00      	nop
 800142c:	e7fd      	b.n	800142a <main+0xc6>
 800142e:	bf00      	nop
 8001430:	20000364 	.word	0x20000364
 8001434:	200002e4 	.word	0x200002e4
 8001438:	2000029c 	.word	0x2000029c
 800143c:	2000034c 	.word	0x2000034c
 8001440:	200001f4 	.word	0x200001f4
 8001444:	20000344 	.word	0x20000344
 8001448:	20000248 	.word	0x20000248
 800144c:	0800d280 	.word	0x0800d280
 8001450:	20000340 	.word	0x20000340
 8001454:	0800d1cc 	.word	0x0800d1cc
 8001458:	080017e9 	.word	0x080017e9
 800145c:	2000032c 	.word	0x2000032c
 8001460:	0800d1f0 	.word	0x0800d1f0
 8001464:	08001859 	.word	0x08001859
 8001468:	20000330 	.word	0x20000330
 800146c:	0800d214 	.word	0x0800d214
 8001470:	0800194d 	.word	0x0800194d
 8001474:	20000334 	.word	0x20000334
 8001478:	0800d238 	.word	0x0800d238
 800147c:	08001a25 	.word	0x08001a25
 8001480:	20000338 	.word	0x20000338
 8001484:	0800d25c 	.word	0x0800d25c
 8001488:	08001c89 	.word	0x08001c89
 800148c:	2000033c 	.word	0x2000033c

08001490 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b090      	sub	sp, #64	@ 0x40
 8001494:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001496:	f107 0318 	add.w	r3, r7, #24
 800149a:	2228      	movs	r2, #40	@ 0x28
 800149c:	2100      	movs	r1, #0
 800149e:	4618      	mov	r0, r3
 80014a0:	f008 fa6f 	bl	8009982 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a4:	1d3b      	adds	r3, r7, #4
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	605a      	str	r2, [r3, #4]
 80014ac:	609a      	str	r2, [r3, #8]
 80014ae:	60da      	str	r2, [r3, #12]
 80014b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014b2:	2301      	movs	r3, #1
 80014b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014bc:	2300      	movs	r3, #0
 80014be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014c0:	2301      	movs	r3, #1
 80014c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014c4:	2302      	movs	r3, #2
 80014c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80014ce:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80014d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014d4:	f107 0318 	add.w	r3, r7, #24
 80014d8:	4618      	mov	r0, r3
 80014da:	f002 fa99 	bl	8003a10 <HAL_RCC_OscConfig>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80014e4:	f000 fc14 	bl	8001d10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014e8:	230f      	movs	r3, #15
 80014ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ec:	2302      	movs	r3, #2
 80014ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f0:	2300      	movs	r3, #0
 80014f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014fa:	2300      	movs	r3, #0
 80014fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	2102      	movs	r1, #2
 8001502:	4618      	mov	r0, r3
 8001504:	f002 fd06 	bl	8003f14 <HAL_RCC_ClockConfig>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800150e:	f000 fbff 	bl	8001d10 <Error_Handler>
  }
}
 8001512:	bf00      	nop
 8001514:	3740      	adds	r7, #64	@ 0x40
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001520:	4b12      	ldr	r3, [pc, #72]	@ (800156c <MX_I2C1_Init+0x50>)
 8001522:	4a13      	ldr	r2, [pc, #76]	@ (8001570 <MX_I2C1_Init+0x54>)
 8001524:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001526:	4b11      	ldr	r3, [pc, #68]	@ (800156c <MX_I2C1_Init+0x50>)
 8001528:	4a12      	ldr	r2, [pc, #72]	@ (8001574 <MX_I2C1_Init+0x58>)
 800152a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800152c:	4b0f      	ldr	r3, [pc, #60]	@ (800156c <MX_I2C1_Init+0x50>)
 800152e:	2200      	movs	r2, #0
 8001530:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001532:	4b0e      	ldr	r3, [pc, #56]	@ (800156c <MX_I2C1_Init+0x50>)
 8001534:	2200      	movs	r2, #0
 8001536:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001538:	4b0c      	ldr	r3, [pc, #48]	@ (800156c <MX_I2C1_Init+0x50>)
 800153a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800153e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001540:	4b0a      	ldr	r3, [pc, #40]	@ (800156c <MX_I2C1_Init+0x50>)
 8001542:	2200      	movs	r2, #0
 8001544:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001546:	4b09      	ldr	r3, [pc, #36]	@ (800156c <MX_I2C1_Init+0x50>)
 8001548:	2200      	movs	r2, #0
 800154a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800154c:	4b07      	ldr	r3, [pc, #28]	@ (800156c <MX_I2C1_Init+0x50>)
 800154e:	2200      	movs	r2, #0
 8001550:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001552:	4b06      	ldr	r3, [pc, #24]	@ (800156c <MX_I2C1_Init+0x50>)
 8001554:	2200      	movs	r2, #0
 8001556:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001558:	4804      	ldr	r0, [pc, #16]	@ (800156c <MX_I2C1_Init+0x50>)
 800155a:	f001 fa25 	bl	80029a8 <HAL_I2C_Init>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001564:	f000 fbd4 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001568:	bf00      	nop
 800156a:	bd80      	pop	{r7, pc}
 800156c:	200001f4 	.word	0x200001f4
 8001570:	40005400 	.word	0x40005400
 8001574:	000186a0 	.word	0x000186a0

08001578 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800157c:	4b12      	ldr	r3, [pc, #72]	@ (80015c8 <MX_I2C2_Init+0x50>)
 800157e:	4a13      	ldr	r2, [pc, #76]	@ (80015cc <MX_I2C2_Init+0x54>)
 8001580:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001582:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <MX_I2C2_Init+0x50>)
 8001584:	4a12      	ldr	r2, [pc, #72]	@ (80015d0 <MX_I2C2_Init+0x58>)
 8001586:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001588:	4b0f      	ldr	r3, [pc, #60]	@ (80015c8 <MX_I2C2_Init+0x50>)
 800158a:	2200      	movs	r2, #0
 800158c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800158e:	4b0e      	ldr	r3, [pc, #56]	@ (80015c8 <MX_I2C2_Init+0x50>)
 8001590:	2200      	movs	r2, #0
 8001592:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001594:	4b0c      	ldr	r3, [pc, #48]	@ (80015c8 <MX_I2C2_Init+0x50>)
 8001596:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800159a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800159c:	4b0a      	ldr	r3, [pc, #40]	@ (80015c8 <MX_I2C2_Init+0x50>)
 800159e:	2200      	movs	r2, #0
 80015a0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80015a2:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <MX_I2C2_Init+0x50>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015a8:	4b07      	ldr	r3, [pc, #28]	@ (80015c8 <MX_I2C2_Init+0x50>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015ae:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <MX_I2C2_Init+0x50>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80015b4:	4804      	ldr	r0, [pc, #16]	@ (80015c8 <MX_I2C2_Init+0x50>)
 80015b6:	f001 f9f7 	bl	80029a8 <HAL_I2C_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80015c0:	f000 fba6 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000248 	.word	0x20000248
 80015cc:	40005800 	.word	0x40005800
 80015d0:	00061a80 	.word	0x00061a80

080015d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	@ 0x28
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015da:	f107 0320 	add.w	r3, r7, #32
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]
 80015ec:	609a      	str	r2, [r3, #8]
 80015ee:	60da      	str	r2, [r3, #12]
 80015f0:	611a      	str	r2, [r3, #16]
 80015f2:	615a      	str	r2, [r3, #20]
 80015f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015f6:	4b22      	ldr	r3, [pc, #136]	@ (8001680 <MX_TIM2_Init+0xac>)
 80015f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80015fe:	4b20      	ldr	r3, [pc, #128]	@ (8001680 <MX_TIM2_Init+0xac>)
 8001600:	2247      	movs	r2, #71	@ 0x47
 8001602:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001604:	4b1e      	ldr	r3, [pc, #120]	@ (8001680 <MX_TIM2_Init+0xac>)
 8001606:	2200      	movs	r2, #0
 8001608:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 800160a:	4b1d      	ldr	r3, [pc, #116]	@ (8001680 <MX_TIM2_Init+0xac>)
 800160c:	2264      	movs	r2, #100	@ 0x64
 800160e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001610:	4b1b      	ldr	r3, [pc, #108]	@ (8001680 <MX_TIM2_Init+0xac>)
 8001612:	2200      	movs	r2, #0
 8001614:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001616:	4b1a      	ldr	r3, [pc, #104]	@ (8001680 <MX_TIM2_Init+0xac>)
 8001618:	2200      	movs	r2, #0
 800161a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800161c:	4818      	ldr	r0, [pc, #96]	@ (8001680 <MX_TIM2_Init+0xac>)
 800161e:	f002 fe07 	bl	8004230 <HAL_TIM_PWM_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001628:	f000 fb72 	bl	8001d10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162c:	2300      	movs	r3, #0
 800162e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001630:	2300      	movs	r3, #0
 8001632:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001634:	f107 0320 	add.w	r3, r7, #32
 8001638:	4619      	mov	r1, r3
 800163a:	4811      	ldr	r0, [pc, #68]	@ (8001680 <MX_TIM2_Init+0xac>)
 800163c:	f003 f9c6 	bl	80049cc <HAL_TIMEx_MasterConfigSynchronization>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001646:	f000 fb63 	bl	8001d10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800164a:	2360      	movs	r3, #96	@ 0x60
 800164c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001652:	2300      	movs	r3, #0
 8001654:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001656:	2300      	movs	r3, #0
 8001658:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800165a:	1d3b      	adds	r3, r7, #4
 800165c:	2208      	movs	r2, #8
 800165e:	4619      	mov	r1, r3
 8001660:	4807      	ldr	r0, [pc, #28]	@ (8001680 <MX_TIM2_Init+0xac>)
 8001662:	f002 fed7 	bl	8004414 <HAL_TIM_PWM_ConfigChannel>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 800166c:	f000 fb50 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001670:	4803      	ldr	r0, [pc, #12]	@ (8001680 <MX_TIM2_Init+0xac>)
 8001672:	f000 fc13 	bl	8001e9c <HAL_TIM_MspPostInit>

}
 8001676:	bf00      	nop
 8001678:	3728      	adds	r7, #40	@ 0x28
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	2000029c 	.word	0x2000029c

08001684 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001688:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <MX_USART1_UART_Init+0x4c>)
 800168a:	4a12      	ldr	r2, [pc, #72]	@ (80016d4 <MX_USART1_UART_Init+0x50>)
 800168c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800168e:	4b10      	ldr	r3, [pc, #64]	@ (80016d0 <MX_USART1_UART_Init+0x4c>)
 8001690:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001694:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001696:	4b0e      	ldr	r3, [pc, #56]	@ (80016d0 <MX_USART1_UART_Init+0x4c>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800169c:	4b0c      	ldr	r3, [pc, #48]	@ (80016d0 <MX_USART1_UART_Init+0x4c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016a2:	4b0b      	ldr	r3, [pc, #44]	@ (80016d0 <MX_USART1_UART_Init+0x4c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016a8:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <MX_USART1_UART_Init+0x4c>)
 80016aa:	220c      	movs	r2, #12
 80016ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ae:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <MX_USART1_UART_Init+0x4c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b4:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <MX_USART1_UART_Init+0x4c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016ba:	4805      	ldr	r0, [pc, #20]	@ (80016d0 <MX_USART1_UART_Init+0x4c>)
 80016bc:	f003 f9e4 	bl	8004a88 <HAL_UART_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016c6:	f000 fb23 	bl	8001d10 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	200002e4 	.word	0x200002e4
 80016d4:	40013800 	.word	0x40013800

080016d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b088      	sub	sp, #32
 80016dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016de:	f107 0310 	add.w	r3, r7, #16
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001764 <MX_GPIO_Init+0x8c>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	4a1c      	ldr	r2, [pc, #112]	@ (8001764 <MX_GPIO_Init+0x8c>)
 80016f2:	f043 0320 	orr.w	r3, r3, #32
 80016f6:	6193      	str	r3, [r2, #24]
 80016f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001764 <MX_GPIO_Init+0x8c>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	f003 0320 	and.w	r3, r3, #32
 8001700:	60fb      	str	r3, [r7, #12]
 8001702:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001704:	4b17      	ldr	r3, [pc, #92]	@ (8001764 <MX_GPIO_Init+0x8c>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	4a16      	ldr	r2, [pc, #88]	@ (8001764 <MX_GPIO_Init+0x8c>)
 800170a:	f043 0304 	orr.w	r3, r3, #4
 800170e:	6193      	str	r3, [r2, #24]
 8001710:	4b14      	ldr	r3, [pc, #80]	@ (8001764 <MX_GPIO_Init+0x8c>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800171c:	4b11      	ldr	r3, [pc, #68]	@ (8001764 <MX_GPIO_Init+0x8c>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4a10      	ldr	r2, [pc, #64]	@ (8001764 <MX_GPIO_Init+0x8c>)
 8001722:	f043 0308 	orr.w	r3, r3, #8
 8001726:	6193      	str	r3, [r2, #24]
 8001728:	4b0e      	ldr	r3, [pc, #56]	@ (8001764 <MX_GPIO_Init+0x8c>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f003 0308 	and.w	r3, r3, #8
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001734:	2200      	movs	r2, #0
 8001736:	2103      	movs	r1, #3
 8001738:	480b      	ldr	r0, [pc, #44]	@ (8001768 <MX_GPIO_Init+0x90>)
 800173a:	f001 f91d 	bl	8002978 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800173e:	2303      	movs	r3, #3
 8001740:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001742:	2301      	movs	r3, #1
 8001744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174a:	2302      	movs	r3, #2
 800174c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 0310 	add.w	r3, r7, #16
 8001752:	4619      	mov	r1, r3
 8001754:	4804      	ldr	r0, [pc, #16]	@ (8001768 <MX_GPIO_Init+0x90>)
 8001756:	f000 ff8b 	bl	8002670 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800175a:	bf00      	nop
 800175c:	3720      	adds	r7, #32
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40021000 	.word	0x40021000
 8001768:	40010800 	.word	0x40010800

0800176c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
	static uint8_t idx = 0;
	if (huart->Instance == USART1) {
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a15      	ldr	r2, [pc, #84]	@ (80017d0 <HAL_UART_RxCpltCallback+0x64>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d124      	bne.n	80017c8 <HAL_UART_RxCpltCallback+0x5c>
		if (rx_byte != '\n' && idx < sizeof(command_buffer) - 1) {
 800177e:	4b15      	ldr	r3, [pc, #84]	@ (80017d4 <HAL_UART_RxCpltCallback+0x68>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b0a      	cmp	r3, #10
 8001784:	d00f      	beq.n	80017a6 <HAL_UART_RxCpltCallback+0x3a>
 8001786:	4b14      	ldr	r3, [pc, #80]	@ (80017d8 <HAL_UART_RxCpltCallback+0x6c>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b3e      	cmp	r3, #62	@ 0x3e
 800178c:	d80b      	bhi.n	80017a6 <HAL_UART_RxCpltCallback+0x3a>
			command_buffer[idx++] = rx_byte;
 800178e:	4b12      	ldr	r3, [pc, #72]	@ (80017d8 <HAL_UART_RxCpltCallback+0x6c>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	1c5a      	adds	r2, r3, #1
 8001794:	b2d1      	uxtb	r1, r2
 8001796:	4a10      	ldr	r2, [pc, #64]	@ (80017d8 <HAL_UART_RxCpltCallback+0x6c>)
 8001798:	7011      	strb	r1, [r2, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	4b0d      	ldr	r3, [pc, #52]	@ (80017d4 <HAL_UART_RxCpltCallback+0x68>)
 800179e:	7819      	ldrb	r1, [r3, #0]
 80017a0:	4b0e      	ldr	r3, [pc, #56]	@ (80017dc <HAL_UART_RxCpltCallback+0x70>)
 80017a2:	5499      	strb	r1, [r3, r2]
 80017a4:	e00b      	b.n	80017be <HAL_UART_RxCpltCallback+0x52>
		} else {
			command_buffer[idx] = '\0'; // kt thc chui
 80017a6:	4b0c      	ldr	r3, [pc, #48]	@ (80017d8 <HAL_UART_RxCpltCallback+0x6c>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	4b0b      	ldr	r3, [pc, #44]	@ (80017dc <HAL_UART_RxCpltCallback+0x70>)
 80017ae:	2100      	movs	r1, #0
 80017b0:	5499      	strb	r1, [r3, r2]
			idx = 0;
 80017b2:	4b09      	ldr	r3, [pc, #36]	@ (80017d8 <HAL_UART_RxCpltCallback+0x6c>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
			command_ready = 1;
 80017b8:	4b09      	ldr	r3, [pc, #36]	@ (80017e0 <HAL_UART_RxCpltCallback+0x74>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	701a      	strb	r2, [r3, #0]
		}

		// Bt u nhn byte tip theo
		HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80017be:	2201      	movs	r2, #1
 80017c0:	4904      	ldr	r1, [pc, #16]	@ (80017d4 <HAL_UART_RxCpltCallback+0x68>)
 80017c2:	4808      	ldr	r0, [pc, #32]	@ (80017e4 <HAL_UART_RxCpltCallback+0x78>)
 80017c4:	f003 fa3b 	bl	8004c3e <HAL_UART_Receive_IT>
	}
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40013800 	.word	0x40013800
 80017d4:	20000364 	.word	0x20000364
 80017d8:	200003ad 	.word	0x200003ad
 80017dc:	20000368 	.word	0x20000368
 80017e0:	200003a8 	.word	0x200003a8
 80017e4:	200002e4 	.word	0x200002e4

080017e8 <StartSensorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensorTask */
void StartSensorTask(void *argument)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
		if (AHT10_ReadRaw(&aht10, &hum_raw, &temp_raw)) {
 80017f0:	4a13      	ldr	r2, [pc, #76]	@ (8001840 <StartSensorTask+0x58>)
 80017f2:	4914      	ldr	r1, [pc, #80]	@ (8001844 <StartSensorTask+0x5c>)
 80017f4:	4814      	ldr	r0, [pc, #80]	@ (8001848 <StartSensorTask+0x60>)
 80017f6:	f7ff fbf9 	bl	8000fec <AHT10_ReadRaw>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d011      	beq.n	8001824 <StartSensorTask+0x3c>
			float temp = AHT10_ReadTemperature(temp_raw);
 8001800:	4b0f      	ldr	r3, [pc, #60]	@ (8001840 <StartSensorTask+0x58>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fc45 	bl	8001094 <AHT10_ReadTemperature>
 800180a:	60f8      	str	r0, [r7, #12]
			float hum = AHT10_ReadHumidity(hum_raw);
 800180c:	4b0d      	ldr	r3, [pc, #52]	@ (8001844 <StartSensorTask+0x5c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff fc73 	bl	80010fc <AHT10_ReadHumidity>
 8001816:	60b8      	str	r0, [r7, #8]

			temperature = temp;
 8001818:	4a0c      	ldr	r2, [pc, #48]	@ (800184c <StartSensorTask+0x64>)
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	6013      	str	r3, [r2, #0]
			humidity = hum;
 800181e:	4a0c      	ldr	r2, [pc, #48]	@ (8001850 <StartSensorTask+0x68>)
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	6013      	str	r3, [r2, #0]
		}
		osDelay(2000);
 8001824:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001828:	f004 f8a6 	bl	8005978 <osDelay>
		taskYIELD();
 800182c:	4b09      	ldr	r3, [pc, #36]	@ (8001854 <StartSensorTask+0x6c>)
 800182e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	f3bf 8f4f 	dsb	sy
 8001838:	f3bf 8f6f 	isb	sy
		if (AHT10_ReadRaw(&aht10, &hum_raw, &temp_raw)) {
 800183c:	e7d8      	b.n	80017f0 <StartSensorTask+0x8>
 800183e:	bf00      	nop
 8001840:	2000035c 	.word	0x2000035c
 8001844:	20000360 	.word	0x20000360
 8001848:	20000344 	.word	0x20000344
 800184c:	20000354 	.word	0x20000354
 8001850:	20000358 	.word	0x20000358
 8001854:	e000ed04 	.word	0xe000ed04

08001858 <StartLCDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartLCDTask */
void StartLCDTask(void *argument)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b090      	sub	sp, #64	@ 0x40
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
	char lcd_buf[32];
	/* Infinite loop */
	for (;;) {
		float temp, hum;

		temp = temperature;
 8001860:	4b33      	ldr	r3, [pc, #204]	@ (8001930 <StartLCDTask+0xd8>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	63fb      	str	r3, [r7, #60]	@ 0x3c
		hum = humidity;
 8001866:	4b33      	ldr	r3, [pc, #204]	@ (8001934 <StartLCDTask+0xdc>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	63bb      	str	r3, [r7, #56]	@ 0x38

		int temp_int = (int) temp;
 800186c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800186e:	f7ff fb3d 	bl	8000eec <__aeabi_f2iz>
 8001872:	4603      	mov	r3, r0
 8001874:	637b      	str	r3, [r7, #52]	@ 0x34
		int temp_frac = (int) ((temp - temp_int) * 10);
 8001876:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001878:	f7ff fae4 	bl	8000e44 <__aeabi_i2f>
 800187c:	4603      	mov	r3, r0
 800187e:	4619      	mov	r1, r3
 8001880:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001882:	f7ff fa29 	bl	8000cd8 <__aeabi_fsub>
 8001886:	4603      	mov	r3, r0
 8001888:	492b      	ldr	r1, [pc, #172]	@ (8001938 <StartLCDTask+0xe0>)
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fc68 	bl	8000160 <__aeabi_fmul>
 8001890:	4603      	mov	r3, r0
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff fb2a 	bl	8000eec <__aeabi_f2iz>
 8001898:	4603      	mov	r3, r0
 800189a:	633b      	str	r3, [r7, #48]	@ 0x30
		int hum_int = (int) hum;
 800189c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800189e:	f7ff fb25 	bl	8000eec <__aeabi_f2iz>
 80018a2:	4603      	mov	r3, r0
 80018a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		int hum_frac = (int) ((hum - hum_int) * 10);
 80018a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80018a8:	f7ff facc 	bl	8000e44 <__aeabi_i2f>
 80018ac:	4603      	mov	r3, r0
 80018ae:	4619      	mov	r1, r3
 80018b0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80018b2:	f7ff fa11 	bl	8000cd8 <__aeabi_fsub>
 80018b6:	4603      	mov	r3, r0
 80018b8:	491f      	ldr	r1, [pc, #124]	@ (8001938 <StartLCDTask+0xe0>)
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe fc50 	bl	8000160 <__aeabi_fmul>
 80018c0:	4603      	mov	r3, r0
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fb12 	bl	8000eec <__aeabi_f2iz>
 80018c8:	4603      	mov	r3, r0
 80018ca:	62bb      	str	r3, [r7, #40]	@ 0x28

		sprintf(lcd_buf, "Temp: %d.%d C", temp_int, temp_frac);
 80018cc:	f107 0008 	add.w	r0, r7, #8
 80018d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80018d4:	4919      	ldr	r1, [pc, #100]	@ (800193c <StartLCDTask+0xe4>)
 80018d6:	f007 ffef 	bl	80098b8 <siprintf>
		lcd_gotoxy(&lcd, 0, 0);
 80018da:	2200      	movs	r2, #0
 80018dc:	2100      	movs	r1, #0
 80018de:	4818      	ldr	r0, [pc, #96]	@ (8001940 <StartLCDTask+0xe8>)
 80018e0:	f7ff fcb0 	bl	8001244 <lcd_gotoxy>
		lcd_puts(&lcd, lcd_buf);
 80018e4:	f107 0308 	add.w	r3, r7, #8
 80018e8:	4619      	mov	r1, r3
 80018ea:	4815      	ldr	r0, [pc, #84]	@ (8001940 <StartLCDTask+0xe8>)
 80018ec:	f7ff fd23 	bl	8001336 <lcd_puts>

		sprintf(lcd_buf, "Hum:  %d.%d %%", hum_int, hum_frac);
 80018f0:	f107 0008 	add.w	r0, r7, #8
 80018f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018f8:	4912      	ldr	r1, [pc, #72]	@ (8001944 <StartLCDTask+0xec>)
 80018fa:	f007 ffdd 	bl	80098b8 <siprintf>
		lcd_gotoxy(&lcd, 0, 1);
 80018fe:	2201      	movs	r2, #1
 8001900:	2100      	movs	r1, #0
 8001902:	480f      	ldr	r0, [pc, #60]	@ (8001940 <StartLCDTask+0xe8>)
 8001904:	f7ff fc9e 	bl	8001244 <lcd_gotoxy>
		lcd_puts(&lcd, lcd_buf);
 8001908:	f107 0308 	add.w	r3, r7, #8
 800190c:	4619      	mov	r1, r3
 800190e:	480c      	ldr	r0, [pc, #48]	@ (8001940 <StartLCDTask+0xe8>)
 8001910:	f7ff fd11 	bl	8001336 <lcd_puts>

		osDelay(2000);
 8001914:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001918:	f004 f82e 	bl	8005978 <osDelay>
		taskYIELD();
 800191c:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <StartLCDTask+0xf0>)
 800191e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	f3bf 8f4f 	dsb	sy
 8001928:	f3bf 8f6f 	isb	sy
	for (;;) {
 800192c:	bf00      	nop
 800192e:	e797      	b.n	8001860 <StartLCDTask+0x8>
 8001930:	20000354 	.word	0x20000354
 8001934:	20000358 	.word	0x20000358
 8001938:	41200000 	.word	0x41200000
 800193c:	0800d0bc 	.word	0x0800d0bc
 8001940:	2000034c 	.word	0x2000034c
 8001944:	0800d0cc 	.word	0x0800d0cc
 8001948:	e000ed04 	.word	0xe000ed04

0800194c <StartUARTTxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUARTTxTask */
void StartUARTTxTask(void *argument)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b09a      	sub	sp, #104	@ 0x68
 8001950:	af02      	add	r7, sp, #8
 8001952:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUARTTxTask */
	char uart_buf[64];
	/* Infinite loop */
	for (;;) {
		float temp = temperature;
 8001954:	4b2d      	ldr	r3, [pc, #180]	@ (8001a0c <StartUARTTxTask+0xc0>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	65fb      	str	r3, [r7, #92]	@ 0x5c
		float hum = humidity;
 800195a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a10 <StartUARTTxTask+0xc4>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	65bb      	str	r3, [r7, #88]	@ 0x58

		int temp_int = (int) temp;
 8001960:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001962:	f7ff fac3 	bl	8000eec <__aeabi_f2iz>
 8001966:	4603      	mov	r3, r0
 8001968:	657b      	str	r3, [r7, #84]	@ 0x54
		int temp_frac = (int) ((temp - temp_int) * 10);
 800196a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800196c:	f7ff fa6a 	bl	8000e44 <__aeabi_i2f>
 8001970:	4603      	mov	r3, r0
 8001972:	4619      	mov	r1, r3
 8001974:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001976:	f7ff f9af 	bl	8000cd8 <__aeabi_fsub>
 800197a:	4603      	mov	r3, r0
 800197c:	4925      	ldr	r1, [pc, #148]	@ (8001a14 <StartUARTTxTask+0xc8>)
 800197e:	4618      	mov	r0, r3
 8001980:	f7fe fbee 	bl	8000160 <__aeabi_fmul>
 8001984:	4603      	mov	r3, r0
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff fab0 	bl	8000eec <__aeabi_f2iz>
 800198c:	4603      	mov	r3, r0
 800198e:	653b      	str	r3, [r7, #80]	@ 0x50
		int hum_int = (int) hum;
 8001990:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001992:	f7ff faab 	bl	8000eec <__aeabi_f2iz>
 8001996:	4603      	mov	r3, r0
 8001998:	64fb      	str	r3, [r7, #76]	@ 0x4c
		int hum_frac = (int) ((hum - hum_int) * 10);
 800199a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800199c:	f7ff fa52 	bl	8000e44 <__aeabi_i2f>
 80019a0:	4603      	mov	r3, r0
 80019a2:	4619      	mov	r1, r3
 80019a4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80019a6:	f7ff f997 	bl	8000cd8 <__aeabi_fsub>
 80019aa:	4603      	mov	r3, r0
 80019ac:	4919      	ldr	r1, [pc, #100]	@ (8001a14 <StartUARTTxTask+0xc8>)
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7fe fbd6 	bl	8000160 <__aeabi_fmul>
 80019b4:	4603      	mov	r3, r0
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff fa98 	bl	8000eec <__aeabi_f2iz>
 80019bc:	4603      	mov	r3, r0
 80019be:	64bb      	str	r3, [r7, #72]	@ 0x48

		sprintf(uart_buf, "temperature: %d.%d C, humidity: %d.%d %%\r\n",
 80019c0:	f107 0008 	add.w	r0, r7, #8
 80019c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80019c6:	9301      	str	r3, [sp, #4]
 80019c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019ca:	9300      	str	r3, [sp, #0]
 80019cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019ce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80019d0:	4911      	ldr	r1, [pc, #68]	@ (8001a18 <StartUARTTxTask+0xcc>)
 80019d2:	f007 ff71 	bl	80098b8 <siprintf>
				temp_int, temp_frac, hum_int, hum_frac);

		HAL_UART_Transmit(&huart1, (uint8_t*) uart_buf, strlen(uart_buf), 100);
 80019d6:	f107 0308 	add.w	r3, r7, #8
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fbb8 	bl	8000150 <strlen>
 80019e0:	4603      	mov	r3, r0
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	f107 0108 	add.w	r1, r7, #8
 80019e8:	2364      	movs	r3, #100	@ 0x64
 80019ea:	480c      	ldr	r0, [pc, #48]	@ (8001a1c <StartUARTTxTask+0xd0>)
 80019ec:	f003 f89c 	bl	8004b28 <HAL_UART_Transmit>

		osDelay(5000);  // Gi mi 1 giy
 80019f0:	f241 3088 	movw	r0, #5000	@ 0x1388
 80019f4:	f003 ffc0 	bl	8005978 <osDelay>
		taskYIELD();
 80019f8:	4b09      	ldr	r3, [pc, #36]	@ (8001a20 <StartUARTTxTask+0xd4>)
 80019fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	f3bf 8f4f 	dsb	sy
 8001a04:	f3bf 8f6f 	isb	sy
	for (;;) {
 8001a08:	bf00      	nop
 8001a0a:	e7a3      	b.n	8001954 <StartUARTTxTask+0x8>
 8001a0c:	20000354 	.word	0x20000354
 8001a10:	20000358 	.word	0x20000358
 8001a14:	41200000 	.word	0x41200000
 8001a18:	0800d0dc 	.word	0x0800d0dc
 8001a1c:	200002e4 	.word	0x200002e4
 8001a20:	e000ed04 	.word	0xe000ed04

08001a24 <StartUARTRxTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUARTRxTask */
void StartUARTRxTask(void *argument)
{
 8001a24:	b590      	push	{r4, r7, lr}
 8001a26:	b097      	sub	sp, #92	@ 0x5c
 8001a28:	af02      	add	r7, sp, #8
 8001a2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUARTRxTask */
	/* Infinite loop */
	for (;;) {
		if (command_ready) {
 8001a2c:	4b77      	ldr	r3, [pc, #476]	@ (8001c0c <StartUARTRxTask+0x1e8>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f000 80e1 	beq.w	8001bfa <StartUARTRxTask+0x1d6>
			command_ready = 0;
 8001a38:	4b74      	ldr	r3, [pc, #464]	@ (8001c0c <StartUARTRxTask+0x1e8>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	701a      	strb	r2, [r3, #0]

			osMutexAcquire(uartMutexHandle, osWaitForever);
 8001a3e:	4b74      	ldr	r3, [pc, #464]	@ (8001c10 <StartUARTRxTask+0x1ec>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f04f 31ff 	mov.w	r1, #4294967295
 8001a46:	4618      	mov	r0, r3
 8001a48:	f004 f837 	bl	8005aba <osMutexAcquire>

			// Hin th lnh nhn c
			HAL_UART_Transmit(&huart1, (uint8_t*) "Cmd: ", 5, HAL_MAX_DELAY);
 8001a4c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a50:	2205      	movs	r2, #5
 8001a52:	4970      	ldr	r1, [pc, #448]	@ (8001c14 <StartUARTRxTask+0x1f0>)
 8001a54:	4870      	ldr	r0, [pc, #448]	@ (8001c18 <StartUARTRxTask+0x1f4>)
 8001a56:	f003 f867 	bl	8004b28 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, (uint8_t*) command_buffer,
					strlen(command_buffer), HAL_MAX_DELAY);
 8001a5a:	4870      	ldr	r0, [pc, #448]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001a5c:	f7fe fb78 	bl	8000150 <strlen>
 8001a60:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart1, (uint8_t*) command_buffer,
 8001a62:	b29a      	uxth	r2, r3
 8001a64:	f04f 33ff 	mov.w	r3, #4294967295
 8001a68:	496c      	ldr	r1, [pc, #432]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001a6a:	486b      	ldr	r0, [pc, #428]	@ (8001c18 <StartUARTRxTask+0x1f4>)
 8001a6c:	f003 f85c 	bl	8004b28 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, (uint8_t*) "\r\n", 2, HAL_MAX_DELAY);
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295
 8001a74:	2202      	movs	r2, #2
 8001a76:	496a      	ldr	r1, [pc, #424]	@ (8001c20 <StartUARTRxTask+0x1fc>)
 8001a78:	4867      	ldr	r0, [pc, #412]	@ (8001c18 <StartUARTRxTask+0x1f4>)
 8001a7a:	f003 f855 	bl	8004b28 <HAL_UART_Transmit>

			// X l lnh
			if (strncmp(command_buffer, "!motor ", 7) == 0) {
 8001a7e:	2207      	movs	r2, #7
 8001a80:	4968      	ldr	r1, [pc, #416]	@ (8001c24 <StartUARTRxTask+0x200>)
 8001a82:	4866      	ldr	r0, [pc, #408]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001a84:	f007 ff85 	bl	8009992 <strncmp>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d115      	bne.n	8001aba <StartUARTRxTask+0x96>
				if (strstr(command_buffer, "on"))
 8001a8e:	4966      	ldr	r1, [pc, #408]	@ (8001c28 <StartUARTRxTask+0x204>)
 8001a90:	4862      	ldr	r0, [pc, #392]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001a92:	f007 ff90 	bl	80099b6 <strstr>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <StartUARTRxTask+0x80>
					motor_power = ON;
 8001a9c:	4b63      	ldr	r3, [pc, #396]	@ (8001c2c <StartUARTRxTask+0x208>)
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	701a      	strb	r2, [r3, #0]
 8001aa2:	e067      	b.n	8001b74 <StartUARTRxTask+0x150>
				else if (strstr(command_buffer, "off"))
 8001aa4:	4962      	ldr	r1, [pc, #392]	@ (8001c30 <StartUARTRxTask+0x20c>)
 8001aa6:	485d      	ldr	r0, [pc, #372]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001aa8:	f007 ff85 	bl	80099b6 <strstr>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d060      	beq.n	8001b74 <StartUARTRxTask+0x150>
					motor_power = OFF;
 8001ab2:	4b5e      	ldr	r3, [pc, #376]	@ (8001c2c <StartUARTRxTask+0x208>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	701a      	strb	r2, [r3, #0]
 8001ab8:	e05c      	b.n	8001b74 <StartUARTRxTask+0x150>

			} else if (strncmp(command_buffer, "!rotate ", 8) == 0) {
 8001aba:	2208      	movs	r2, #8
 8001abc:	495d      	ldr	r1, [pc, #372]	@ (8001c34 <StartUARTRxTask+0x210>)
 8001abe:	4857      	ldr	r0, [pc, #348]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001ac0:	f007 ff67 	bl	8009992 <strncmp>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d115      	bne.n	8001af6 <StartUARTRxTask+0xd2>
				if (strstr(command_buffer, "ccw"))
 8001aca:	495b      	ldr	r1, [pc, #364]	@ (8001c38 <StartUARTRxTask+0x214>)
 8001acc:	4853      	ldr	r0, [pc, #332]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001ace:	f007 ff72 	bl	80099b6 <strstr>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <StartUARTRxTask+0xbc>
					motor_dir = CCW;
 8001ad8:	4b58      	ldr	r3, [pc, #352]	@ (8001c3c <StartUARTRxTask+0x218>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	701a      	strb	r2, [r3, #0]
 8001ade:	e049      	b.n	8001b74 <StartUARTRxTask+0x150>
				else if (strstr(command_buffer, "cw"))
 8001ae0:	4957      	ldr	r1, [pc, #348]	@ (8001c40 <StartUARTRxTask+0x21c>)
 8001ae2:	484e      	ldr	r0, [pc, #312]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001ae4:	f007 ff67 	bl	80099b6 <strstr>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d042      	beq.n	8001b74 <StartUARTRxTask+0x150>
					motor_dir = CW;
 8001aee:	4b53      	ldr	r3, [pc, #332]	@ (8001c3c <StartUARTRxTask+0x218>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	701a      	strb	r2, [r3, #0]
 8001af4:	e03e      	b.n	8001b74 <StartUARTRxTask+0x150>

			} else if (strncmp(command_buffer, "!speed ", 7) == 0) {
 8001af6:	2207      	movs	r2, #7
 8001af8:	4952      	ldr	r1, [pc, #328]	@ (8001c44 <StartUARTRxTask+0x220>)
 8001afa:	4848      	ldr	r0, [pc, #288]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001afc:	f007 ff49 	bl	8009992 <strncmp>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d10e      	bne.n	8001b24 <StartUARTRxTask+0x100>
				int val = atoi(&command_buffer[7]);
 8001b06:	4850      	ldr	r0, [pc, #320]	@ (8001c48 <StartUARTRxTask+0x224>)
 8001b08:	f006 ff26 	bl	8008958 <atoi>
 8001b0c:	64f8      	str	r0, [r7, #76]	@ 0x4c
				if (val >= 0 && val <= 100)
 8001b0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	db2f      	blt.n	8001b74 <StartUARTRxTask+0x150>
 8001b14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b16:	2b64      	cmp	r3, #100	@ 0x64
 8001b18:	dc2c      	bgt.n	8001b74 <StartUARTRxTask+0x150>
					motor_speed = val;
 8001b1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b1c:	b2da      	uxtb	r2, r3
 8001b1e:	4b4b      	ldr	r3, [pc, #300]	@ (8001c4c <StartUARTRxTask+0x228>)
 8001b20:	701a      	strb	r2, [r3, #0]
 8001b22:	e027      	b.n	8001b74 <StartUARTRxTask+0x150>

			} else if (strncmp(command_buffer, "!display ", 9) == 0) {
 8001b24:	2209      	movs	r2, #9
 8001b26:	494a      	ldr	r1, [pc, #296]	@ (8001c50 <StartUARTRxTask+0x22c>)
 8001b28:	483c      	ldr	r0, [pc, #240]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001b2a:	f007 ff32 	bl	8009992 <strncmp>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d11f      	bne.n	8001b74 <StartUARTRxTask+0x150>
				if (strstr(command_buffer, "all"))
 8001b34:	4947      	ldr	r1, [pc, #284]	@ (8001c54 <StartUARTRxTask+0x230>)
 8001b36:	4839      	ldr	r0, [pc, #228]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001b38:	f007 ff3d 	bl	80099b6 <strstr>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d003      	beq.n	8001b4a <StartUARTRxTask+0x126>
					display_mode = DISPLAY_ALL;
 8001b42:	4b45      	ldr	r3, [pc, #276]	@ (8001c58 <StartUARTRxTask+0x234>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	701a      	strb	r2, [r3, #0]
 8001b48:	e014      	b.n	8001b74 <StartUARTRxTask+0x150>
				else if (strstr(command_buffer, "temp"))
 8001b4a:	4944      	ldr	r1, [pc, #272]	@ (8001c5c <StartUARTRxTask+0x238>)
 8001b4c:	4833      	ldr	r0, [pc, #204]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001b4e:	f007 ff32 	bl	80099b6 <strstr>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <StartUARTRxTask+0x13c>
					display_mode = DISPLAY_TEMP;
 8001b58:	4b3f      	ldr	r3, [pc, #252]	@ (8001c58 <StartUARTRxTask+0x234>)
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	701a      	strb	r2, [r3, #0]
 8001b5e:	e009      	b.n	8001b74 <StartUARTRxTask+0x150>
				else if (strstr(command_buffer, "humid"))
 8001b60:	493f      	ldr	r1, [pc, #252]	@ (8001c60 <StartUARTRxTask+0x23c>)
 8001b62:	482e      	ldr	r0, [pc, #184]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001b64:	f007 ff27 	bl	80099b6 <strstr>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d002      	beq.n	8001b74 <StartUARTRxTask+0x150>
					display_mode = DISPLAY_HUMID;
 8001b6e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c58 <StartUARTRxTask+0x234>)
 8001b70:	2202      	movs	r2, #2
 8001b72:	701a      	strb	r2, [r3, #0]
			}

			// Phn hi trng thi hin ti
			char debug_msg[64];
			sprintf(debug_msg, "Motor: %s, Dir: %s, Speed: %d, Display: %s\r\n",
					(motor_power == ON) ? "ON" : "OFF",
 8001b74:	4b2d      	ldr	r3, [pc, #180]	@ (8001c2c <StartUARTRxTask+0x208>)
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	b2db      	uxtb	r3, r3
			sprintf(debug_msg, "Motor: %s, Dir: %s, Speed: %d, Display: %s\r\n",
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d101      	bne.n	8001b82 <StartUARTRxTask+0x15e>
 8001b7e:	4a39      	ldr	r2, [pc, #228]	@ (8001c64 <StartUARTRxTask+0x240>)
 8001b80:	e000      	b.n	8001b84 <StartUARTRxTask+0x160>
 8001b82:	4a39      	ldr	r2, [pc, #228]	@ (8001c68 <StartUARTRxTask+0x244>)
					(motor_dir == CW) ? "CW" : "CCW", motor_speed,
 8001b84:	4b2d      	ldr	r3, [pc, #180]	@ (8001c3c <StartUARTRxTask+0x218>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	b2db      	uxtb	r3, r3
			sprintf(debug_msg, "Motor: %s, Dir: %s, Speed: %d, Display: %s\r\n",
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <StartUARTRxTask+0x16e>
 8001b8e:	4937      	ldr	r1, [pc, #220]	@ (8001c6c <StartUARTRxTask+0x248>)
 8001b90:	e000      	b.n	8001b94 <StartUARTRxTask+0x170>
 8001b92:	4937      	ldr	r1, [pc, #220]	@ (8001c70 <StartUARTRxTask+0x24c>)
 8001b94:	4b2d      	ldr	r3, [pc, #180]	@ (8001c4c <StartUARTRxTask+0x228>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	461c      	mov	r4, r3
					(display_mode == DISPLAY_ALL) ? "ALL" :
 8001b9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001c58 <StartUARTRxTask+0x234>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	b2db      	uxtb	r3, r3
			sprintf(debug_msg, "Motor: %s, Dir: %s, Speed: %d, Display: %s\r\n",
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d008      	beq.n	8001bb8 <StartUARTRxTask+0x194>
					(display_mode == DISPLAY_TEMP) ? "TEMP" : "HUMID");
 8001ba6:	4b2c      	ldr	r3, [pc, #176]	@ (8001c58 <StartUARTRxTask+0x234>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d101      	bne.n	8001bb4 <StartUARTRxTask+0x190>
 8001bb0:	4b30      	ldr	r3, [pc, #192]	@ (8001c74 <StartUARTRxTask+0x250>)
 8001bb2:	e002      	b.n	8001bba <StartUARTRxTask+0x196>
 8001bb4:	4b30      	ldr	r3, [pc, #192]	@ (8001c78 <StartUARTRxTask+0x254>)
 8001bb6:	e000      	b.n	8001bba <StartUARTRxTask+0x196>
			sprintf(debug_msg, "Motor: %s, Dir: %s, Speed: %d, Display: %s\r\n",
 8001bb8:	4b30      	ldr	r3, [pc, #192]	@ (8001c7c <StartUARTRxTask+0x258>)
 8001bba:	f107 000c 	add.w	r0, r7, #12
 8001bbe:	9301      	str	r3, [sp, #4]
 8001bc0:	9400      	str	r4, [sp, #0]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	492e      	ldr	r1, [pc, #184]	@ (8001c80 <StartUARTRxTask+0x25c>)
 8001bc6:	f007 fe77 	bl	80098b8 <siprintf>

			HAL_UART_Transmit(&huart1, (uint8_t*) debug_msg, strlen(debug_msg),
 8001bca:	f107 030c 	add.w	r3, r7, #12
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7fe fabe 	bl	8000150 <strlen>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	f107 010c 	add.w	r1, r7, #12
 8001bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8001be0:	480d      	ldr	r0, [pc, #52]	@ (8001c18 <StartUARTRxTask+0x1f4>)
 8001be2:	f002 ffa1 	bl	8004b28 <HAL_UART_Transmit>
			HAL_MAX_DELAY);

			// Xa buffer c
			memset(command_buffer, 0, sizeof(command_buffer));
 8001be6:	2240      	movs	r2, #64	@ 0x40
 8001be8:	2100      	movs	r1, #0
 8001bea:	480c      	ldr	r0, [pc, #48]	@ (8001c1c <StartUARTRxTask+0x1f8>)
 8001bec:	f007 fec9 	bl	8009982 <memset>

			osMutexRelease(uartMutexHandle);
 8001bf0:	4b07      	ldr	r3, [pc, #28]	@ (8001c10 <StartUARTRxTask+0x1ec>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f003 ffab 	bl	8005b50 <osMutexRelease>
		}
//		osDelay(50);
		taskYIELD();
 8001bfa:	4b22      	ldr	r3, [pc, #136]	@ (8001c84 <StartUARTRxTask+0x260>)
 8001bfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	f3bf 8f4f 	dsb	sy
 8001c06:	f3bf 8f6f 	isb	sy
		if (command_ready) {
 8001c0a:	e70f      	b.n	8001a2c <StartUARTRxTask+0x8>
 8001c0c:	200003a8 	.word	0x200003a8
 8001c10:	20000340 	.word	0x20000340
 8001c14:	0800d108 	.word	0x0800d108
 8001c18:	200002e4 	.word	0x200002e4
 8001c1c:	20000368 	.word	0x20000368
 8001c20:	0800d110 	.word	0x0800d110
 8001c24:	0800d114 	.word	0x0800d114
 8001c28:	0800d11c 	.word	0x0800d11c
 8001c2c:	200003a9 	.word	0x200003a9
 8001c30:	0800d120 	.word	0x0800d120
 8001c34:	0800d124 	.word	0x0800d124
 8001c38:	0800d130 	.word	0x0800d130
 8001c3c:	200003aa 	.word	0x200003aa
 8001c40:	0800d134 	.word	0x0800d134
 8001c44:	0800d138 	.word	0x0800d138
 8001c48:	2000036f 	.word	0x2000036f
 8001c4c:	200003ab 	.word	0x200003ab
 8001c50:	0800d140 	.word	0x0800d140
 8001c54:	0800d14c 	.word	0x0800d14c
 8001c58:	200003ac 	.word	0x200003ac
 8001c5c:	0800d150 	.word	0x0800d150
 8001c60:	0800d158 	.word	0x0800d158
 8001c64:	0800d160 	.word	0x0800d160
 8001c68:	0800d164 	.word	0x0800d164
 8001c6c:	0800d168 	.word	0x0800d168
 8001c70:	0800d16c 	.word	0x0800d16c
 8001c74:	0800d170 	.word	0x0800d170
 8001c78:	0800d178 	.word	0x0800d178
 8001c7c:	0800d180 	.word	0x0800d180
 8001c80:	0800d184 	.word	0x0800d184
 8001c84:	e000ed04 	.word	0xe000ed04

08001c88 <StartMotorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void *argument)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorTask */
	/* Infinite loop */
	for (;;) {
		if (motor_power == ON) {
 8001c90:	4b19      	ldr	r3, [pc, #100]	@ (8001cf8 <StartMotorTask+0x70>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d120      	bne.n	8001cdc <StartMotorTask+0x54>
			// iu chnh chiu quay
			if (motor_dir == CW) {
 8001c9a:	4b18      	ldr	r3, [pc, #96]	@ (8001cfc <StartMotorTask+0x74>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d10a      	bne.n	8001cba <StartMotorTask+0x32>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);   // IN1
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	4815      	ldr	r0, [pc, #84]	@ (8001d00 <StartMotorTask+0x78>)
 8001caa:	f000 fe65 	bl	8002978 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); // IN2
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2102      	movs	r1, #2
 8001cb2:	4813      	ldr	r0, [pc, #76]	@ (8001d00 <StartMotorTask+0x78>)
 8001cb4:	f000 fe60 	bl	8002978 <HAL_GPIO_WritePin>
 8001cb8:	e009      	b.n	8001cce <StartMotorTask+0x46>
			} else {
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	2101      	movs	r1, #1
 8001cbe:	4810      	ldr	r0, [pc, #64]	@ (8001d00 <StartMotorTask+0x78>)
 8001cc0:	f000 fe5a 	bl	8002978 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	2102      	movs	r1, #2
 8001cc8:	480d      	ldr	r0, [pc, #52]	@ (8001d00 <StartMotorTask+0x78>)
 8001cca:	f000 fe55 	bl	8002978 <HAL_GPIO_WritePin>
			}

			// iu chnh tc 
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, motor_speed);
 8001cce:	4b0d      	ldr	r3, [pc, #52]	@ (8001d04 <StartMotorTask+0x7c>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	b2da      	uxtb	r2, r3
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d08 <StartMotorTask+0x80>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001cda:	e003      	b.n	8001ce4 <StartMotorTask+0x5c>
		} else {
			// Tt ng c
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8001cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8001d08 <StartMotorTask+0x80>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	63da      	str	r2, [r3, #60]	@ 0x3c
		}

//		osDelay(100);  // Cp nht mi 100ms
		taskYIELD();
 8001ce4:	4b09      	ldr	r3, [pc, #36]	@ (8001d0c <StartMotorTask+0x84>)
 8001ce6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	f3bf 8f4f 	dsb	sy
 8001cf0:	f3bf 8f6f 	isb	sy
		if (motor_power == ON) {
 8001cf4:	e7cc      	b.n	8001c90 <StartMotorTask+0x8>
 8001cf6:	bf00      	nop
 8001cf8:	200003a9 	.word	0x200003a9
 8001cfc:	200003aa 	.word	0x200003aa
 8001d00:	40010800 	.word	0x40010800
 8001d04:	200003ab 	.word	0x200003ab
 8001d08:	2000029c 	.word	0x2000029c
 8001d0c:	e000ed04 	.word	0xe000ed04

08001d10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d14:	b672      	cpsid	i
}
 8001d16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <Error_Handler+0x8>

08001d1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d22:	4b18      	ldr	r3, [pc, #96]	@ (8001d84 <HAL_MspInit+0x68>)
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	4a17      	ldr	r2, [pc, #92]	@ (8001d84 <HAL_MspInit+0x68>)
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	6193      	str	r3, [r2, #24]
 8001d2e:	4b15      	ldr	r3, [pc, #84]	@ (8001d84 <HAL_MspInit+0x68>)
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	60bb      	str	r3, [r7, #8]
 8001d38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d3a:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <HAL_MspInit+0x68>)
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	4a11      	ldr	r2, [pc, #68]	@ (8001d84 <HAL_MspInit+0x68>)
 8001d40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d44:	61d3      	str	r3, [r2, #28]
 8001d46:	4b0f      	ldr	r3, [pc, #60]	@ (8001d84 <HAL_MspInit+0x68>)
 8001d48:	69db      	ldr	r3, [r3, #28]
 8001d4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d4e:	607b      	str	r3, [r7, #4]
 8001d50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	210f      	movs	r1, #15
 8001d56:	f06f 0001 	mvn.w	r0, #1
 8001d5a:	f000 fba0 	bl	800249e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d88 <HAL_MspInit+0x6c>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d72:	60fb      	str	r3, [r7, #12]
 8001d74:	4a04      	ldr	r2, [pc, #16]	@ (8001d88 <HAL_MspInit+0x6c>)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40021000 	.word	0x40021000
 8001d88:	40010000 	.word	0x40010000

08001d8c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08a      	sub	sp, #40	@ 0x28
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d94:	f107 0318 	add.w	r3, r7, #24
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a2b      	ldr	r2, [pc, #172]	@ (8001e54 <HAL_I2C_MspInit+0xc8>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d124      	bne.n	8001df6 <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dac:	4b2a      	ldr	r3, [pc, #168]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	4a29      	ldr	r2, [pc, #164]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001db2:	f043 0308 	orr.w	r3, r3, #8
 8001db6:	6193      	str	r3, [r2, #24]
 8001db8:	4b27      	ldr	r3, [pc, #156]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	f003 0308 	and.w	r3, r3, #8
 8001dc0:	617b      	str	r3, [r7, #20]
 8001dc2:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dc4:	23c0      	movs	r3, #192	@ 0xc0
 8001dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dc8:	2312      	movs	r3, #18
 8001dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd0:	f107 0318 	add.w	r3, r7, #24
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4821      	ldr	r0, [pc, #132]	@ (8001e5c <HAL_I2C_MspInit+0xd0>)
 8001dd8:	f000 fc4a 	bl	8002670 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001dde:	69db      	ldr	r3, [r3, #28]
 8001de0:	4a1d      	ldr	r2, [pc, #116]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001de2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001de6:	61d3      	str	r3, [r2, #28]
 8001de8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001dea:	69db      	ldr	r3, [r3, #28]
 8001dec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df0:	613b      	str	r3, [r7, #16]
 8001df2:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001df4:	e029      	b.n	8001e4a <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a19      	ldr	r2, [pc, #100]	@ (8001e60 <HAL_I2C_MspInit+0xd4>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d124      	bne.n	8001e4a <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e00:	4b15      	ldr	r3, [pc, #84]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	4a14      	ldr	r2, [pc, #80]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001e06:	f043 0308 	orr.w	r3, r3, #8
 8001e0a:	6193      	str	r3, [r2, #24]
 8001e0c:	4b12      	ldr	r3, [pc, #72]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	f003 0308 	and.w	r3, r3, #8
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e18:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e1e:	2312      	movs	r3, #18
 8001e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e22:	2303      	movs	r3, #3
 8001e24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e26:	f107 0318 	add.w	r3, r7, #24
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	480b      	ldr	r0, [pc, #44]	@ (8001e5c <HAL_I2C_MspInit+0xd0>)
 8001e2e:	f000 fc1f 	bl	8002670 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e32:	4b09      	ldr	r3, [pc, #36]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	4a08      	ldr	r2, [pc, #32]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001e38:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e3c:	61d3      	str	r3, [r2, #28]
 8001e3e:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <HAL_I2C_MspInit+0xcc>)
 8001e40:	69db      	ldr	r3, [r3, #28]
 8001e42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e46:	60bb      	str	r3, [r7, #8]
 8001e48:	68bb      	ldr	r3, [r7, #8]
}
 8001e4a:	bf00      	nop
 8001e4c:	3728      	adds	r7, #40	@ 0x28
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40005400 	.word	0x40005400
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	40010c00 	.word	0x40010c00
 8001e60:	40005800 	.word	0x40005800

08001e64 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e74:	d10b      	bne.n	8001e8e <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e76:	4b08      	ldr	r3, [pc, #32]	@ (8001e98 <HAL_TIM_PWM_MspInit+0x34>)
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	4a07      	ldr	r2, [pc, #28]	@ (8001e98 <HAL_TIM_PWM_MspInit+0x34>)
 8001e7c:	f043 0301 	orr.w	r3, r3, #1
 8001e80:	61d3      	str	r3, [r2, #28]
 8001e82:	4b05      	ldr	r3, [pc, #20]	@ (8001e98 <HAL_TIM_PWM_MspInit+0x34>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001e8e:	bf00      	nop
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr
 8001e98:	40021000 	.word	0x40021000

08001e9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 0310 	add.w	r3, r7, #16
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eba:	d117      	bne.n	8001eec <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef4 <HAL_TIM_MspPostInit+0x58>)
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef4 <HAL_TIM_MspPostInit+0x58>)
 8001ec2:	f043 0304 	orr.w	r3, r3, #4
 8001ec6:	6193      	str	r3, [r2, #24]
 8001ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef4 <HAL_TIM_MspPostInit+0x58>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	f003 0304 	and.w	r3, r3, #4
 8001ed0:	60fb      	str	r3, [r7, #12]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ed4:	2304      	movs	r3, #4
 8001ed6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001edc:	2302      	movs	r3, #2
 8001ede:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee0:	f107 0310 	add.w	r3, r7, #16
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4804      	ldr	r0, [pc, #16]	@ (8001ef8 <HAL_TIM_MspPostInit+0x5c>)
 8001ee8:	f000 fbc2 	bl	8002670 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001eec:	bf00      	nop
 8001eee:	3720      	adds	r7, #32
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40010800 	.word	0x40010800

08001efc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f04:	f107 0310 	add.w	r3, r7, #16
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a20      	ldr	r2, [pc, #128]	@ (8001f98 <HAL_UART_MspInit+0x9c>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d139      	bne.n	8001f90 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	4a1e      	ldr	r2, [pc, #120]	@ (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f26:	6193      	str	r3, [r2, #24]
 8001f28:	4b1c      	ldr	r3, [pc, #112]	@ (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f34:	4b19      	ldr	r3, [pc, #100]	@ (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	4a18      	ldr	r2, [pc, #96]	@ (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f3a:	f043 0304 	orr.w	r3, r3, #4
 8001f3e:	6193      	str	r3, [r2, #24]
 8001f40:	4b16      	ldr	r3, [pc, #88]	@ (8001f9c <HAL_UART_MspInit+0xa0>)
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f52:	2302      	movs	r3, #2
 8001f54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f56:	2303      	movs	r3, #3
 8001f58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f5a:	f107 0310 	add.w	r3, r7, #16
 8001f5e:	4619      	mov	r1, r3
 8001f60:	480f      	ldr	r0, [pc, #60]	@ (8001fa0 <HAL_UART_MspInit+0xa4>)
 8001f62:	f000 fb85 	bl	8002670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f74:	f107 0310 	add.w	r3, r7, #16
 8001f78:	4619      	mov	r1, r3
 8001f7a:	4809      	ldr	r0, [pc, #36]	@ (8001fa0 <HAL_UART_MspInit+0xa4>)
 8001f7c:	f000 fb78 	bl	8002670 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2105      	movs	r1, #5
 8001f84:	2025      	movs	r0, #37	@ 0x25
 8001f86:	f000 fa8a 	bl	800249e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f8a:	2025      	movs	r0, #37	@ 0x25
 8001f8c:	f000 faa3 	bl	80024d6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001f90:	bf00      	nop
 8001f92:	3720      	adds	r7, #32
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40013800 	.word	0x40013800
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	40010800 	.word	0x40010800

08001fa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fa8:	bf00      	nop
 8001faa:	e7fd      	b.n	8001fa8 <NMI_Handler+0x4>

08001fac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <HardFault_Handler+0x4>

08001fb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <MemManage_Handler+0x4>

08001fbc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <BusFault_Handler+0x4>

08001fc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <UsageFault_Handler+0x4>

08001fcc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd0:	bf00      	nop
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr

08001fd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fdc:	f000 f948 	bl	8002270 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001fe0:	f005 fb9e 	bl	8007720 <xTaskGetSchedulerState>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d001      	beq.n	8001fee <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001fea:	f006 fa45 	bl	8008478 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ff8:	4802      	ldr	r0, [pc, #8]	@ (8002004 <USART1_IRQHandler+0x10>)
 8001ffa:	f002 fe45 	bl	8004c88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	200002e4 	.word	0x200002e4

08002008 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  return 1;
 800200c:	2301      	movs	r3, #1
}
 800200e:	4618      	mov	r0, r3
 8002010:	46bd      	mov	sp, r7
 8002012:	bc80      	pop	{r7}
 8002014:	4770      	bx	lr

08002016 <_kill>:

int _kill(int pid, int sig)
{
 8002016:	b580      	push	{r7, lr}
 8002018:	b082      	sub	sp, #8
 800201a:	af00      	add	r7, sp, #0
 800201c:	6078      	str	r0, [r7, #4]
 800201e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002020:	f007 fd2a 	bl	8009a78 <__errno>
 8002024:	4603      	mov	r3, r0
 8002026:	2216      	movs	r2, #22
 8002028:	601a      	str	r2, [r3, #0]
  return -1;
 800202a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <_exit>:

void _exit (int status)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b082      	sub	sp, #8
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800203e:	f04f 31ff 	mov.w	r1, #4294967295
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f7ff ffe7 	bl	8002016 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002048:	bf00      	nop
 800204a:	e7fd      	b.n	8002048 <_exit+0x12>

0800204c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	e00a      	b.n	8002074 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800205e:	f3af 8000 	nop.w
 8002062:	4601      	mov	r1, r0
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	1c5a      	adds	r2, r3, #1
 8002068:	60ba      	str	r2, [r7, #8]
 800206a:	b2ca      	uxtb	r2, r1
 800206c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	3301      	adds	r3, #1
 8002072:	617b      	str	r3, [r7, #20]
 8002074:	697a      	ldr	r2, [r7, #20]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	429a      	cmp	r2, r3
 800207a:	dbf0      	blt.n	800205e <_read+0x12>
  }

  return len;
 800207c:	687b      	ldr	r3, [r7, #4]
}
 800207e:	4618      	mov	r0, r3
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b086      	sub	sp, #24
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	e009      	b.n	80020ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	1c5a      	adds	r2, r3, #1
 800209c:	60ba      	str	r2, [r7, #8]
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	3301      	adds	r3, #1
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	697a      	ldr	r2, [r7, #20]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	dbf1      	blt.n	8002098 <_write+0x12>
  }
  return len;
 80020b4:	687b      	ldr	r3, [r7, #4]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3718      	adds	r7, #24
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <_close>:

int _close(int file)
{
 80020be:	b480      	push	{r7}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bc80      	pop	{r7}
 80020d2:	4770      	bx	lr

080020d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020e4:	605a      	str	r2, [r3, #4]
  return 0;
 80020e6:	2300      	movs	r3, #0
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bc80      	pop	{r7}
 80020f0:	4770      	bx	lr

080020f2 <_isatty>:

int _isatty(int file)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020fa:	2301      	movs	r3, #1
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr

08002106 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002106:	b480      	push	{r7}
 8002108:	b085      	sub	sp, #20
 800210a:	af00      	add	r7, sp, #0
 800210c:	60f8      	str	r0, [r7, #12]
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3714      	adds	r7, #20
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr
	...

08002120 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002128:	4a14      	ldr	r2, [pc, #80]	@ (800217c <_sbrk+0x5c>)
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <_sbrk+0x60>)
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002134:	4b13      	ldr	r3, [pc, #76]	@ (8002184 <_sbrk+0x64>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d102      	bne.n	8002142 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800213c:	4b11      	ldr	r3, [pc, #68]	@ (8002184 <_sbrk+0x64>)
 800213e:	4a12      	ldr	r2, [pc, #72]	@ (8002188 <_sbrk+0x68>)
 8002140:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002142:	4b10      	ldr	r3, [pc, #64]	@ (8002184 <_sbrk+0x64>)
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4413      	add	r3, r2
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	429a      	cmp	r2, r3
 800214e:	d207      	bcs.n	8002160 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002150:	f007 fc92 	bl	8009a78 <__errno>
 8002154:	4603      	mov	r3, r0
 8002156:	220c      	movs	r2, #12
 8002158:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800215a:	f04f 33ff 	mov.w	r3, #4294967295
 800215e:	e009      	b.n	8002174 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002160:	4b08      	ldr	r3, [pc, #32]	@ (8002184 <_sbrk+0x64>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002166:	4b07      	ldr	r3, [pc, #28]	@ (8002184 <_sbrk+0x64>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4413      	add	r3, r2
 800216e:	4a05      	ldr	r2, [pc, #20]	@ (8002184 <_sbrk+0x64>)
 8002170:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002172:	68fb      	ldr	r3, [r7, #12]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	20005000 	.word	0x20005000
 8002180:	00000400 	.word	0x00000400
 8002184:	200003b0 	.word	0x200003b0
 8002188:	20002258 	.word	0x20002258

0800218c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr

08002198 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002198:	f7ff fff8 	bl	800218c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800219c:	480b      	ldr	r0, [pc, #44]	@ (80021cc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800219e:	490c      	ldr	r1, [pc, #48]	@ (80021d0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80021a0:	4a0c      	ldr	r2, [pc, #48]	@ (80021d4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80021a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a4:	e002      	b.n	80021ac <LoopCopyDataInit>

080021a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021aa:	3304      	adds	r3, #4

080021ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b0:	d3f9      	bcc.n	80021a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021b2:	4a09      	ldr	r2, [pc, #36]	@ (80021d8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80021b4:	4c09      	ldr	r4, [pc, #36]	@ (80021dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021b8:	e001      	b.n	80021be <LoopFillZerobss>

080021ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021bc:	3204      	adds	r2, #4

080021be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c0:	d3fb      	bcc.n	80021ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021c2:	f007 fc5f 	bl	8009a84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021c6:	f7ff f8cd 	bl	8001364 <main>
  bx lr
 80021ca:	4770      	bx	lr
  ldr r0, =_sdata
 80021cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021d0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80021d4:	0800d6f0 	.word	0x0800d6f0
  ldr r2, =_sbss
 80021d8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80021dc:	20002254 	.word	0x20002254

080021e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021e0:	e7fe      	b.n	80021e0 <ADC1_2_IRQHandler>
	...

080021e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021e8:	4b08      	ldr	r3, [pc, #32]	@ (800220c <HAL_Init+0x28>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a07      	ldr	r2, [pc, #28]	@ (800220c <HAL_Init+0x28>)
 80021ee:	f043 0310 	orr.w	r3, r3, #16
 80021f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021f4:	2003      	movs	r0, #3
 80021f6:	f000 f947 	bl	8002488 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021fa:	200f      	movs	r0, #15
 80021fc:	f000 f808 	bl	8002210 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002200:	f7ff fd8c 	bl	8001d1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40022000 	.word	0x40022000

08002210 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002218:	4b12      	ldr	r3, [pc, #72]	@ (8002264 <HAL_InitTick+0x54>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	4b12      	ldr	r3, [pc, #72]	@ (8002268 <HAL_InitTick+0x58>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	4619      	mov	r1, r3
 8002222:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002226:	fbb3 f3f1 	udiv	r3, r3, r1
 800222a:	fbb2 f3f3 	udiv	r3, r2, r3
 800222e:	4618      	mov	r0, r3
 8002230:	f000 f95f 	bl	80024f2 <HAL_SYSTICK_Config>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e00e      	b.n	800225c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2b0f      	cmp	r3, #15
 8002242:	d80a      	bhi.n	800225a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002244:	2200      	movs	r2, #0
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	f04f 30ff 	mov.w	r0, #4294967295
 800224c:	f000 f927 	bl	800249e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002250:	4a06      	ldr	r2, [pc, #24]	@ (800226c <HAL_InitTick+0x5c>)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002256:	2300      	movs	r3, #0
 8002258:	e000      	b.n	800225c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
}
 800225c:	4618      	mov	r0, r3
 800225e:	3708      	adds	r7, #8
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20000000 	.word	0x20000000
 8002268:	20000008 	.word	0x20000008
 800226c:	20000004 	.word	0x20000004

08002270 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002274:	4b05      	ldr	r3, [pc, #20]	@ (800228c <HAL_IncTick+0x1c>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	461a      	mov	r2, r3
 800227a:	4b05      	ldr	r3, [pc, #20]	@ (8002290 <HAL_IncTick+0x20>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4413      	add	r3, r2
 8002280:	4a03      	ldr	r2, [pc, #12]	@ (8002290 <HAL_IncTick+0x20>)
 8002282:	6013      	str	r3, [r2, #0]
}
 8002284:	bf00      	nop
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	20000008 	.word	0x20000008
 8002290:	200003b4 	.word	0x200003b4

08002294 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002294:	b480      	push	{r7}
 8002296:	af00      	add	r7, sp, #0
  return uwTick;
 8002298:	4b02      	ldr	r3, [pc, #8]	@ (80022a4 <HAL_GetTick+0x10>)
 800229a:	681b      	ldr	r3, [r3, #0]
}
 800229c:	4618      	mov	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	bc80      	pop	{r7}
 80022a2:	4770      	bx	lr
 80022a4:	200003b4 	.word	0x200003b4

080022a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022b0:	f7ff fff0 	bl	8002294 <HAL_GetTick>
 80022b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c0:	d005      	beq.n	80022ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022c2:	4b0a      	ldr	r3, [pc, #40]	@ (80022ec <HAL_Delay+0x44>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	4413      	add	r3, r2
 80022cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022ce:	bf00      	nop
 80022d0:	f7ff ffe0 	bl	8002294 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d8f7      	bhi.n	80022d0 <HAL_Delay+0x28>
  {
  }
}
 80022e0:	bf00      	nop
 80022e2:	bf00      	nop
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	20000008 	.word	0x20000008

080022f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002300:	4b0c      	ldr	r3, [pc, #48]	@ (8002334 <__NVIC_SetPriorityGrouping+0x44>)
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800230c:	4013      	ands	r3, r2
 800230e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002318:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800231c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002320:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002322:	4a04      	ldr	r2, [pc, #16]	@ (8002334 <__NVIC_SetPriorityGrouping+0x44>)
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	60d3      	str	r3, [r2, #12]
}
 8002328:	bf00      	nop
 800232a:	3714      	adds	r7, #20
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800233c:	4b04      	ldr	r3, [pc, #16]	@ (8002350 <__NVIC_GetPriorityGrouping+0x18>)
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	f003 0307 	and.w	r3, r3, #7
}
 8002346:	4618      	mov	r0, r3
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800235e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002362:	2b00      	cmp	r3, #0
 8002364:	db0b      	blt.n	800237e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	f003 021f 	and.w	r2, r3, #31
 800236c:	4906      	ldr	r1, [pc, #24]	@ (8002388 <__NVIC_EnableIRQ+0x34>)
 800236e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002372:	095b      	lsrs	r3, r3, #5
 8002374:	2001      	movs	r0, #1
 8002376:	fa00 f202 	lsl.w	r2, r0, r2
 800237a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr
 8002388:	e000e100 	.word	0xe000e100

0800238c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	6039      	str	r1, [r7, #0]
 8002396:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800239c:	2b00      	cmp	r3, #0
 800239e:	db0a      	blt.n	80023b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	b2da      	uxtb	r2, r3
 80023a4:	490c      	ldr	r1, [pc, #48]	@ (80023d8 <__NVIC_SetPriority+0x4c>)
 80023a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023aa:	0112      	lsls	r2, r2, #4
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	440b      	add	r3, r1
 80023b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023b4:	e00a      	b.n	80023cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	4908      	ldr	r1, [pc, #32]	@ (80023dc <__NVIC_SetPriority+0x50>)
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	3b04      	subs	r3, #4
 80023c4:	0112      	lsls	r2, r2, #4
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	440b      	add	r3, r1
 80023ca:	761a      	strb	r2, [r3, #24]
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bc80      	pop	{r7}
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	e000e100 	.word	0xe000e100
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b089      	sub	sp, #36	@ 0x24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f003 0307 	and.w	r3, r3, #7
 80023f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023f4:	69fb      	ldr	r3, [r7, #28]
 80023f6:	f1c3 0307 	rsb	r3, r3, #7
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	bf28      	it	cs
 80023fe:	2304      	movcs	r3, #4
 8002400:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3304      	adds	r3, #4
 8002406:	2b06      	cmp	r3, #6
 8002408:	d902      	bls.n	8002410 <NVIC_EncodePriority+0x30>
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3b03      	subs	r3, #3
 800240e:	e000      	b.n	8002412 <NVIC_EncodePriority+0x32>
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002414:	f04f 32ff 	mov.w	r2, #4294967295
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43da      	mvns	r2, r3
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	401a      	ands	r2, r3
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002428:	f04f 31ff 	mov.w	r1, #4294967295
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	fa01 f303 	lsl.w	r3, r1, r3
 8002432:	43d9      	mvns	r1, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002438:	4313      	orrs	r3, r2
         );
}
 800243a:	4618      	mov	r0, r3
 800243c:	3724      	adds	r7, #36	@ 0x24
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3b01      	subs	r3, #1
 8002450:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002454:	d301      	bcc.n	800245a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002456:	2301      	movs	r3, #1
 8002458:	e00f      	b.n	800247a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800245a:	4a0a      	ldr	r2, [pc, #40]	@ (8002484 <SysTick_Config+0x40>)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	3b01      	subs	r3, #1
 8002460:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002462:	210f      	movs	r1, #15
 8002464:	f04f 30ff 	mov.w	r0, #4294967295
 8002468:	f7ff ff90 	bl	800238c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800246c:	4b05      	ldr	r3, [pc, #20]	@ (8002484 <SysTick_Config+0x40>)
 800246e:	2200      	movs	r2, #0
 8002470:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002472:	4b04      	ldr	r3, [pc, #16]	@ (8002484 <SysTick_Config+0x40>)
 8002474:	2207      	movs	r2, #7
 8002476:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	e000e010 	.word	0xe000e010

08002488 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002490:	6878      	ldr	r0, [r7, #4]
 8002492:	f7ff ff2d 	bl	80022f0 <__NVIC_SetPriorityGrouping>
}
 8002496:	bf00      	nop
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800249e:	b580      	push	{r7, lr}
 80024a0:	b086      	sub	sp, #24
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	4603      	mov	r3, r0
 80024a6:	60b9      	str	r1, [r7, #8]
 80024a8:	607a      	str	r2, [r7, #4]
 80024aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024b0:	f7ff ff42 	bl	8002338 <__NVIC_GetPriorityGrouping>
 80024b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	68b9      	ldr	r1, [r7, #8]
 80024ba:	6978      	ldr	r0, [r7, #20]
 80024bc:	f7ff ff90 	bl	80023e0 <NVIC_EncodePriority>
 80024c0:	4602      	mov	r2, r0
 80024c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024c6:	4611      	mov	r1, r2
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7ff ff5f 	bl	800238c <__NVIC_SetPriority>
}
 80024ce:	bf00      	nop
 80024d0:	3718      	adds	r7, #24
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b082      	sub	sp, #8
 80024da:	af00      	add	r7, sp, #0
 80024dc:	4603      	mov	r3, r0
 80024de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff ff35 	bl	8002354 <__NVIC_EnableIRQ>
}
 80024ea:	bf00      	nop
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f7ff ffa2 	bl	8002444 <SysTick_Config>
 8002500:	4603      	mov	r3, r0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800250a:	b480      	push	{r7}
 800250c:	b085      	sub	sp, #20
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002512:	2300      	movs	r3, #0
 8002514:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b02      	cmp	r3, #2
 8002520:	d008      	beq.n	8002534 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2204      	movs	r2, #4
 8002526:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e020      	b.n	8002576 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f022 020e 	bic.w	r2, r2, #14
 8002542:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f022 0201 	bic.w	r2, r2, #1
 8002552:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800255c:	2101      	movs	r1, #1
 800255e:	fa01 f202 	lsl.w	r2, r1, r2
 8002562:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002574:	7bfb      	ldrb	r3, [r7, #15]
}
 8002576:	4618      	mov	r0, r3
 8002578:	3714      	adds	r7, #20
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr

08002580 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002588:	2300      	movs	r3, #0
 800258a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d005      	beq.n	80025a4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2204      	movs	r2, #4
 800259c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	73fb      	strb	r3, [r7, #15]
 80025a2:	e051      	b.n	8002648 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 020e 	bic.w	r2, r2, #14
 80025b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f022 0201 	bic.w	r2, r2, #1
 80025c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a22      	ldr	r2, [pc, #136]	@ (8002654 <HAL_DMA_Abort_IT+0xd4>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d029      	beq.n	8002622 <HAL_DMA_Abort_IT+0xa2>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a21      	ldr	r2, [pc, #132]	@ (8002658 <HAL_DMA_Abort_IT+0xd8>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d022      	beq.n	800261e <HAL_DMA_Abort_IT+0x9e>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a1f      	ldr	r2, [pc, #124]	@ (800265c <HAL_DMA_Abort_IT+0xdc>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d01a      	beq.n	8002618 <HAL_DMA_Abort_IT+0x98>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a1e      	ldr	r2, [pc, #120]	@ (8002660 <HAL_DMA_Abort_IT+0xe0>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d012      	beq.n	8002612 <HAL_DMA_Abort_IT+0x92>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a1c      	ldr	r2, [pc, #112]	@ (8002664 <HAL_DMA_Abort_IT+0xe4>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d00a      	beq.n	800260c <HAL_DMA_Abort_IT+0x8c>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a1b      	ldr	r2, [pc, #108]	@ (8002668 <HAL_DMA_Abort_IT+0xe8>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d102      	bne.n	8002606 <HAL_DMA_Abort_IT+0x86>
 8002600:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002604:	e00e      	b.n	8002624 <HAL_DMA_Abort_IT+0xa4>
 8002606:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800260a:	e00b      	b.n	8002624 <HAL_DMA_Abort_IT+0xa4>
 800260c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002610:	e008      	b.n	8002624 <HAL_DMA_Abort_IT+0xa4>
 8002612:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002616:	e005      	b.n	8002624 <HAL_DMA_Abort_IT+0xa4>
 8002618:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800261c:	e002      	b.n	8002624 <HAL_DMA_Abort_IT+0xa4>
 800261e:	2310      	movs	r3, #16
 8002620:	e000      	b.n	8002624 <HAL_DMA_Abort_IT+0xa4>
 8002622:	2301      	movs	r3, #1
 8002624:	4a11      	ldr	r2, [pc, #68]	@ (800266c <HAL_DMA_Abort_IT+0xec>)
 8002626:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800263c:	2b00      	cmp	r3, #0
 800263e:	d003      	beq.n	8002648 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	4798      	blx	r3
    } 
  }
  return status;
 8002648:	7bfb      	ldrb	r3, [r7, #15]
}
 800264a:	4618      	mov	r0, r3
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	40020008 	.word	0x40020008
 8002658:	4002001c 	.word	0x4002001c
 800265c:	40020030 	.word	0x40020030
 8002660:	40020044 	.word	0x40020044
 8002664:	40020058 	.word	0x40020058
 8002668:	4002006c 	.word	0x4002006c
 800266c:	40020000 	.word	0x40020000

08002670 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002670:	b480      	push	{r7}
 8002672:	b08b      	sub	sp, #44	@ 0x2c
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800267a:	2300      	movs	r3, #0
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800267e:	2300      	movs	r3, #0
 8002680:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002682:	e169      	b.n	8002958 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002684:	2201      	movs	r2, #1
 8002686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	69fa      	ldr	r2, [r7, #28]
 8002694:	4013      	ands	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	429a      	cmp	r2, r3
 800269e:	f040 8158 	bne.w	8002952 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	4a9a      	ldr	r2, [pc, #616]	@ (8002910 <HAL_GPIO_Init+0x2a0>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d05e      	beq.n	800276a <HAL_GPIO_Init+0xfa>
 80026ac:	4a98      	ldr	r2, [pc, #608]	@ (8002910 <HAL_GPIO_Init+0x2a0>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d875      	bhi.n	800279e <HAL_GPIO_Init+0x12e>
 80026b2:	4a98      	ldr	r2, [pc, #608]	@ (8002914 <HAL_GPIO_Init+0x2a4>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d058      	beq.n	800276a <HAL_GPIO_Init+0xfa>
 80026b8:	4a96      	ldr	r2, [pc, #600]	@ (8002914 <HAL_GPIO_Init+0x2a4>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d86f      	bhi.n	800279e <HAL_GPIO_Init+0x12e>
 80026be:	4a96      	ldr	r2, [pc, #600]	@ (8002918 <HAL_GPIO_Init+0x2a8>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d052      	beq.n	800276a <HAL_GPIO_Init+0xfa>
 80026c4:	4a94      	ldr	r2, [pc, #592]	@ (8002918 <HAL_GPIO_Init+0x2a8>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d869      	bhi.n	800279e <HAL_GPIO_Init+0x12e>
 80026ca:	4a94      	ldr	r2, [pc, #592]	@ (800291c <HAL_GPIO_Init+0x2ac>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d04c      	beq.n	800276a <HAL_GPIO_Init+0xfa>
 80026d0:	4a92      	ldr	r2, [pc, #584]	@ (800291c <HAL_GPIO_Init+0x2ac>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d863      	bhi.n	800279e <HAL_GPIO_Init+0x12e>
 80026d6:	4a92      	ldr	r2, [pc, #584]	@ (8002920 <HAL_GPIO_Init+0x2b0>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d046      	beq.n	800276a <HAL_GPIO_Init+0xfa>
 80026dc:	4a90      	ldr	r2, [pc, #576]	@ (8002920 <HAL_GPIO_Init+0x2b0>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d85d      	bhi.n	800279e <HAL_GPIO_Init+0x12e>
 80026e2:	2b12      	cmp	r3, #18
 80026e4:	d82a      	bhi.n	800273c <HAL_GPIO_Init+0xcc>
 80026e6:	2b12      	cmp	r3, #18
 80026e8:	d859      	bhi.n	800279e <HAL_GPIO_Init+0x12e>
 80026ea:	a201      	add	r2, pc, #4	@ (adr r2, 80026f0 <HAL_GPIO_Init+0x80>)
 80026ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026f0:	0800276b 	.word	0x0800276b
 80026f4:	08002745 	.word	0x08002745
 80026f8:	08002757 	.word	0x08002757
 80026fc:	08002799 	.word	0x08002799
 8002700:	0800279f 	.word	0x0800279f
 8002704:	0800279f 	.word	0x0800279f
 8002708:	0800279f 	.word	0x0800279f
 800270c:	0800279f 	.word	0x0800279f
 8002710:	0800279f 	.word	0x0800279f
 8002714:	0800279f 	.word	0x0800279f
 8002718:	0800279f 	.word	0x0800279f
 800271c:	0800279f 	.word	0x0800279f
 8002720:	0800279f 	.word	0x0800279f
 8002724:	0800279f 	.word	0x0800279f
 8002728:	0800279f 	.word	0x0800279f
 800272c:	0800279f 	.word	0x0800279f
 8002730:	0800279f 	.word	0x0800279f
 8002734:	0800274d 	.word	0x0800274d
 8002738:	08002761 	.word	0x08002761
 800273c:	4a79      	ldr	r2, [pc, #484]	@ (8002924 <HAL_GPIO_Init+0x2b4>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d013      	beq.n	800276a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002742:	e02c      	b.n	800279e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	623b      	str	r3, [r7, #32]
          break;
 800274a:	e029      	b.n	80027a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	3304      	adds	r3, #4
 8002752:	623b      	str	r3, [r7, #32]
          break;
 8002754:	e024      	b.n	80027a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	3308      	adds	r3, #8
 800275c:	623b      	str	r3, [r7, #32]
          break;
 800275e:	e01f      	b.n	80027a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	330c      	adds	r3, #12
 8002766:	623b      	str	r3, [r7, #32]
          break;
 8002768:	e01a      	b.n	80027a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d102      	bne.n	8002778 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002772:	2304      	movs	r3, #4
 8002774:	623b      	str	r3, [r7, #32]
          break;
 8002776:	e013      	b.n	80027a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d105      	bne.n	800278c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002780:	2308      	movs	r3, #8
 8002782:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	69fa      	ldr	r2, [r7, #28]
 8002788:	611a      	str	r2, [r3, #16]
          break;
 800278a:	e009      	b.n	80027a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800278c:	2308      	movs	r3, #8
 800278e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	69fa      	ldr	r2, [r7, #28]
 8002794:	615a      	str	r2, [r3, #20]
          break;
 8002796:	e003      	b.n	80027a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002798:	2300      	movs	r3, #0
 800279a:	623b      	str	r3, [r7, #32]
          break;
 800279c:	e000      	b.n	80027a0 <HAL_GPIO_Init+0x130>
          break;
 800279e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	2bff      	cmp	r3, #255	@ 0xff
 80027a4:	d801      	bhi.n	80027aa <HAL_GPIO_Init+0x13a>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	e001      	b.n	80027ae <HAL_GPIO_Init+0x13e>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3304      	adds	r3, #4
 80027ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	2bff      	cmp	r3, #255	@ 0xff
 80027b4:	d802      	bhi.n	80027bc <HAL_GPIO_Init+0x14c>
 80027b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	e002      	b.n	80027c2 <HAL_GPIO_Init+0x152>
 80027bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027be:	3b08      	subs	r3, #8
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	210f      	movs	r1, #15
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	fa01 f303 	lsl.w	r3, r1, r3
 80027d0:	43db      	mvns	r3, r3
 80027d2:	401a      	ands	r2, r3
 80027d4:	6a39      	ldr	r1, [r7, #32]
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	fa01 f303 	lsl.w	r3, r1, r3
 80027dc:	431a      	orrs	r2, r3
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	f000 80b1 	beq.w	8002952 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027f0:	4b4d      	ldr	r3, [pc, #308]	@ (8002928 <HAL_GPIO_Init+0x2b8>)
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002928 <HAL_GPIO_Init+0x2b8>)
 80027f6:	f043 0301 	orr.w	r3, r3, #1
 80027fa:	6193      	str	r3, [r2, #24]
 80027fc:	4b4a      	ldr	r3, [pc, #296]	@ (8002928 <HAL_GPIO_Init+0x2b8>)
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	60bb      	str	r3, [r7, #8]
 8002806:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002808:	4a48      	ldr	r2, [pc, #288]	@ (800292c <HAL_GPIO_Init+0x2bc>)
 800280a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280c:	089b      	lsrs	r3, r3, #2
 800280e:	3302      	adds	r3, #2
 8002810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002814:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002818:	f003 0303 	and.w	r3, r3, #3
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	220f      	movs	r2, #15
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	4013      	ands	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a40      	ldr	r2, [pc, #256]	@ (8002930 <HAL_GPIO_Init+0x2c0>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d013      	beq.n	800285c <HAL_GPIO_Init+0x1ec>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a3f      	ldr	r2, [pc, #252]	@ (8002934 <HAL_GPIO_Init+0x2c4>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d00d      	beq.n	8002858 <HAL_GPIO_Init+0x1e8>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a3e      	ldr	r2, [pc, #248]	@ (8002938 <HAL_GPIO_Init+0x2c8>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d007      	beq.n	8002854 <HAL_GPIO_Init+0x1e4>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a3d      	ldr	r2, [pc, #244]	@ (800293c <HAL_GPIO_Init+0x2cc>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d101      	bne.n	8002850 <HAL_GPIO_Init+0x1e0>
 800284c:	2303      	movs	r3, #3
 800284e:	e006      	b.n	800285e <HAL_GPIO_Init+0x1ee>
 8002850:	2304      	movs	r3, #4
 8002852:	e004      	b.n	800285e <HAL_GPIO_Init+0x1ee>
 8002854:	2302      	movs	r3, #2
 8002856:	e002      	b.n	800285e <HAL_GPIO_Init+0x1ee>
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <HAL_GPIO_Init+0x1ee>
 800285c:	2300      	movs	r3, #0
 800285e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002860:	f002 0203 	and.w	r2, r2, #3
 8002864:	0092      	lsls	r2, r2, #2
 8002866:	4093      	lsls	r3, r2
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	4313      	orrs	r3, r2
 800286c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800286e:	492f      	ldr	r1, [pc, #188]	@ (800292c <HAL_GPIO_Init+0x2bc>)
 8002870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002872:	089b      	lsrs	r3, r3, #2
 8002874:	3302      	adds	r3, #2
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d006      	beq.n	8002896 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002888:	4b2d      	ldr	r3, [pc, #180]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	492c      	ldr	r1, [pc, #176]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	4313      	orrs	r3, r2
 8002892:	608b      	str	r3, [r1, #8]
 8002894:	e006      	b.n	80028a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002896:	4b2a      	ldr	r3, [pc, #168]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	69bb      	ldr	r3, [r7, #24]
 800289c:	43db      	mvns	r3, r3
 800289e:	4928      	ldr	r1, [pc, #160]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d006      	beq.n	80028be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028b0:	4b23      	ldr	r3, [pc, #140]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 80028b2:	68da      	ldr	r2, [r3, #12]
 80028b4:	4922      	ldr	r1, [pc, #136]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	60cb      	str	r3, [r1, #12]
 80028bc:	e006      	b.n	80028cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028be:	4b20      	ldr	r3, [pc, #128]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 80028c0:	68da      	ldr	r2, [r3, #12]
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	43db      	mvns	r3, r3
 80028c6:	491e      	ldr	r1, [pc, #120]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d006      	beq.n	80028e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028d8:	4b19      	ldr	r3, [pc, #100]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	4918      	ldr	r1, [pc, #96]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	604b      	str	r3, [r1, #4]
 80028e4:	e006      	b.n	80028f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028e6:	4b16      	ldr	r3, [pc, #88]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	43db      	mvns	r3, r3
 80028ee:	4914      	ldr	r1, [pc, #80]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 80028f0:	4013      	ands	r3, r2
 80028f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d021      	beq.n	8002944 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002900:	4b0f      	ldr	r3, [pc, #60]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	490e      	ldr	r1, [pc, #56]	@ (8002940 <HAL_GPIO_Init+0x2d0>)
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	4313      	orrs	r3, r2
 800290a:	600b      	str	r3, [r1, #0]
 800290c:	e021      	b.n	8002952 <HAL_GPIO_Init+0x2e2>
 800290e:	bf00      	nop
 8002910:	10320000 	.word	0x10320000
 8002914:	10310000 	.word	0x10310000
 8002918:	10220000 	.word	0x10220000
 800291c:	10210000 	.word	0x10210000
 8002920:	10120000 	.word	0x10120000
 8002924:	10110000 	.word	0x10110000
 8002928:	40021000 	.word	0x40021000
 800292c:	40010000 	.word	0x40010000
 8002930:	40010800 	.word	0x40010800
 8002934:	40010c00 	.word	0x40010c00
 8002938:	40011000 	.word	0x40011000
 800293c:	40011400 	.word	0x40011400
 8002940:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002944:	4b0b      	ldr	r3, [pc, #44]	@ (8002974 <HAL_GPIO_Init+0x304>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	43db      	mvns	r3, r3
 800294c:	4909      	ldr	r1, [pc, #36]	@ (8002974 <HAL_GPIO_Init+0x304>)
 800294e:	4013      	ands	r3, r2
 8002950:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	3301      	adds	r3, #1
 8002956:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800295e:	fa22 f303 	lsr.w	r3, r2, r3
 8002962:	2b00      	cmp	r3, #0
 8002964:	f47f ae8e 	bne.w	8002684 <HAL_GPIO_Init+0x14>
  }
}
 8002968:	bf00      	nop
 800296a:	bf00      	nop
 800296c:	372c      	adds	r7, #44	@ 0x2c
 800296e:	46bd      	mov	sp, r7
 8002970:	bc80      	pop	{r7}
 8002972:	4770      	bx	lr
 8002974:	40010400 	.word	0x40010400

08002978 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
 8002980:	460b      	mov	r3, r1
 8002982:	807b      	strh	r3, [r7, #2]
 8002984:	4613      	mov	r3, r2
 8002986:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002988:	787b      	ldrb	r3, [r7, #1]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800298e:	887a      	ldrh	r2, [r7, #2]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002994:	e003      	b.n	800299e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002996:	887b      	ldrh	r3, [r7, #2]
 8002998:	041a      	lsls	r2, r3, #16
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	611a      	str	r2, [r3, #16]
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d101      	bne.n	80029ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e12b      	b.n	8002c12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d106      	bne.n	80029d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7ff f9dc 	bl	8001d8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2224      	movs	r2, #36	@ 0x24
 80029d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0201 	bic.w	r2, r2, #1
 80029ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a0c:	f001 fbca 	bl	80041a4 <HAL_RCC_GetPCLK1Freq>
 8002a10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	4a81      	ldr	r2, [pc, #516]	@ (8002c1c <HAL_I2C_Init+0x274>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d807      	bhi.n	8002a2c <HAL_I2C_Init+0x84>
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4a80      	ldr	r2, [pc, #512]	@ (8002c20 <HAL_I2C_Init+0x278>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	bf94      	ite	ls
 8002a24:	2301      	movls	r3, #1
 8002a26:	2300      	movhi	r3, #0
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	e006      	b.n	8002a3a <HAL_I2C_Init+0x92>
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	4a7d      	ldr	r2, [pc, #500]	@ (8002c24 <HAL_I2C_Init+0x27c>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	bf94      	ite	ls
 8002a34:	2301      	movls	r3, #1
 8002a36:	2300      	movhi	r3, #0
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e0e7      	b.n	8002c12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	4a78      	ldr	r2, [pc, #480]	@ (8002c28 <HAL_I2C_Init+0x280>)
 8002a46:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4a:	0c9b      	lsrs	r3, r3, #18
 8002a4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	68ba      	ldr	r2, [r7, #8]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	4a6a      	ldr	r2, [pc, #424]	@ (8002c1c <HAL_I2C_Init+0x274>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d802      	bhi.n	8002a7c <HAL_I2C_Init+0xd4>
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	3301      	adds	r3, #1
 8002a7a:	e009      	b.n	8002a90 <HAL_I2C_Init+0xe8>
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a82:	fb02 f303 	mul.w	r3, r2, r3
 8002a86:	4a69      	ldr	r2, [pc, #420]	@ (8002c2c <HAL_I2C_Init+0x284>)
 8002a88:	fba2 2303 	umull	r2, r3, r2, r3
 8002a8c:	099b      	lsrs	r3, r3, #6
 8002a8e:	3301      	adds	r3, #1
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	6812      	ldr	r2, [r2, #0]
 8002a94:	430b      	orrs	r3, r1
 8002a96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002aa2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	495c      	ldr	r1, [pc, #368]	@ (8002c1c <HAL_I2C_Init+0x274>)
 8002aac:	428b      	cmp	r3, r1
 8002aae:	d819      	bhi.n	8002ae4 <HAL_I2C_Init+0x13c>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	1e59      	subs	r1, r3, #1
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	fbb1 f3f3 	udiv	r3, r1, r3
 8002abe:	1c59      	adds	r1, r3, #1
 8002ac0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ac4:	400b      	ands	r3, r1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00a      	beq.n	8002ae0 <HAL_I2C_Init+0x138>
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	1e59      	subs	r1, r3, #1
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ad8:	3301      	adds	r3, #1
 8002ada:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ade:	e051      	b.n	8002b84 <HAL_I2C_Init+0x1dc>
 8002ae0:	2304      	movs	r3, #4
 8002ae2:	e04f      	b.n	8002b84 <HAL_I2C_Init+0x1dc>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d111      	bne.n	8002b10 <HAL_I2C_Init+0x168>
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	1e58      	subs	r0, r3, #1
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6859      	ldr	r1, [r3, #4]
 8002af4:	460b      	mov	r3, r1
 8002af6:	005b      	lsls	r3, r3, #1
 8002af8:	440b      	add	r3, r1
 8002afa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002afe:	3301      	adds	r3, #1
 8002b00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	bf0c      	ite	eq
 8002b08:	2301      	moveq	r3, #1
 8002b0a:	2300      	movne	r3, #0
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	e012      	b.n	8002b36 <HAL_I2C_Init+0x18e>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	1e58      	subs	r0, r3, #1
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6859      	ldr	r1, [r3, #4]
 8002b18:	460b      	mov	r3, r1
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	0099      	lsls	r1, r3, #2
 8002b20:	440b      	add	r3, r1
 8002b22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b26:	3301      	adds	r3, #1
 8002b28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	bf0c      	ite	eq
 8002b30:	2301      	moveq	r3, #1
 8002b32:	2300      	movne	r3, #0
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_I2C_Init+0x196>
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e022      	b.n	8002b84 <HAL_I2C_Init+0x1dc>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d10e      	bne.n	8002b64 <HAL_I2C_Init+0x1bc>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	1e58      	subs	r0, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6859      	ldr	r1, [r3, #4]
 8002b4e:	460b      	mov	r3, r1
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	440b      	add	r3, r1
 8002b54:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b58:	3301      	adds	r3, #1
 8002b5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b5e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b62:	e00f      	b.n	8002b84 <HAL_I2C_Init+0x1dc>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	1e58      	subs	r0, r3, #1
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6859      	ldr	r1, [r3, #4]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	440b      	add	r3, r1
 8002b72:	0099      	lsls	r1, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b84:	6879      	ldr	r1, [r7, #4]
 8002b86:	6809      	ldr	r1, [r1, #0]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	69da      	ldr	r2, [r3, #28]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002bb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6911      	ldr	r1, [r2, #16]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	68d2      	ldr	r2, [r2, #12]
 8002bbe:	4311      	orrs	r1, r2
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6812      	ldr	r2, [r2, #0]
 8002bc4:	430b      	orrs	r3, r1
 8002bc6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	695a      	ldr	r2, [r3, #20]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	699b      	ldr	r3, [r3, #24]
 8002bda:	431a      	orrs	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 0201 	orr.w	r2, r2, #1
 8002bf2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2220      	movs	r2, #32
 8002bfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	000186a0 	.word	0x000186a0
 8002c20:	001e847f 	.word	0x001e847f
 8002c24:	003d08ff 	.word	0x003d08ff
 8002c28:	431bde83 	.word	0x431bde83
 8002c2c:	10624dd3 	.word	0x10624dd3

08002c30 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b088      	sub	sp, #32
 8002c34:	af02      	add	r7, sp, #8
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	607a      	str	r2, [r7, #4]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	817b      	strh	r3, [r7, #10]
 8002c40:	4613      	mov	r3, r2
 8002c42:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c44:	f7ff fb26 	bl	8002294 <HAL_GetTick>
 8002c48:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b20      	cmp	r3, #32
 8002c54:	f040 80e0 	bne.w	8002e18 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	9300      	str	r3, [sp, #0]
 8002c5c:	2319      	movs	r3, #25
 8002c5e:	2201      	movs	r2, #1
 8002c60:	4970      	ldr	r1, [pc, #448]	@ (8002e24 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c62:	68f8      	ldr	r0, [r7, #12]
 8002c64:	f000 fc9e 	bl	80035a4 <I2C_WaitOnFlagUntilTimeout>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e0d3      	b.n	8002e1a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d101      	bne.n	8002c80 <HAL_I2C_Master_Transmit+0x50>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	e0cc      	b.n	8002e1a <HAL_I2C_Master_Transmit+0x1ea>
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d007      	beq.n	8002ca6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f042 0201 	orr.w	r2, r2, #1
 8002ca4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cb4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2221      	movs	r2, #33	@ 0x21
 8002cba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2210      	movs	r2, #16
 8002cc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	893a      	ldrh	r2, [r7, #8]
 8002cd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	4a50      	ldr	r2, [pc, #320]	@ (8002e28 <HAL_I2C_Master_Transmit+0x1f8>)
 8002ce6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ce8:	8979      	ldrh	r1, [r7, #10]
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	6a3a      	ldr	r2, [r7, #32]
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 fb08 	bl	8003304 <I2C_MasterRequestWrite>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e08d      	b.n	8002e1a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cfe:	2300      	movs	r3, #0
 8002d00:	613b      	str	r3, [r7, #16]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	695b      	ldr	r3, [r3, #20]
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	613b      	str	r3, [r7, #16]
 8002d12:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002d14:	e066      	b.n	8002de4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	6a39      	ldr	r1, [r7, #32]
 8002d1a:	68f8      	ldr	r0, [r7, #12]
 8002d1c:	f000 fd5c 	bl	80037d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d00d      	beq.n	8002d42 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	2b04      	cmp	r3, #4
 8002d2c:	d107      	bne.n	8002d3e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d3c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e06b      	b.n	8002e1a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d46:	781a      	ldrb	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	695b      	ldr	r3, [r3, #20]
 8002d78:	f003 0304 	and.w	r3, r3, #4
 8002d7c:	2b04      	cmp	r3, #4
 8002d7e:	d11b      	bne.n	8002db8 <HAL_I2C_Master_Transmit+0x188>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d017      	beq.n	8002db8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8c:	781a      	ldrb	r2, [r3, #0]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	1c5a      	adds	r2, r3, #1
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	3b01      	subs	r3, #1
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db0:	3b01      	subs	r3, #1
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	6a39      	ldr	r1, [r7, #32]
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f000 fd53 	bl	8003868 <I2C_WaitOnBTFFlagUntilTimeout>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00d      	beq.n	8002de4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dcc:	2b04      	cmp	r3, #4
 8002dce:	d107      	bne.n	8002de0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dde:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e01a      	b.n	8002e1a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d194      	bne.n	8002d16 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2220      	movs	r2, #32
 8002e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e14:	2300      	movs	r3, #0
 8002e16:	e000      	b.n	8002e1a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002e18:	2302      	movs	r3, #2
  }
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3718      	adds	r7, #24
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	00100002 	.word	0x00100002
 8002e28:	ffff0000 	.word	0xffff0000

08002e2c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b08c      	sub	sp, #48	@ 0x30
 8002e30:	af02      	add	r7, sp, #8
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	607a      	str	r2, [r7, #4]
 8002e36:	461a      	mov	r2, r3
 8002e38:	460b      	mov	r3, r1
 8002e3a:	817b      	strh	r3, [r7, #10]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002e40:	2300      	movs	r3, #0
 8002e42:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e44:	f7ff fa26 	bl	8002294 <HAL_GetTick>
 8002e48:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b20      	cmp	r3, #32
 8002e54:	f040 824b 	bne.w	80032ee <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	2319      	movs	r3, #25
 8002e5e:	2201      	movs	r2, #1
 8002e60:	497f      	ldr	r1, [pc, #508]	@ (8003060 <HAL_I2C_Master_Receive+0x234>)
 8002e62:	68f8      	ldr	r0, [r7, #12]
 8002e64:	f000 fb9e 	bl	80035a4 <I2C_WaitOnFlagUntilTimeout>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002e6e:	2302      	movs	r3, #2
 8002e70:	e23e      	b.n	80032f0 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <HAL_I2C_Master_Receive+0x54>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e237      	b.n	80032f0 <HAL_I2C_Master_Receive+0x4c4>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d007      	beq.n	8002ea6 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f042 0201 	orr.w	r2, r2, #1
 8002ea4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eb4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2222      	movs	r2, #34	@ 0x22
 8002eba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2210      	movs	r2, #16
 8002ec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	893a      	ldrh	r2, [r7, #8]
 8002ed6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	4a5f      	ldr	r2, [pc, #380]	@ (8003064 <HAL_I2C_Master_Receive+0x238>)
 8002ee6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ee8:	8979      	ldrh	r1, [r7, #10]
 8002eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	f000 fa8a 	bl	8003408 <I2C_MasterRequestRead>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e1f8      	b.n	80032f0 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d113      	bne.n	8002f2e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f06:	2300      	movs	r3, #0
 8002f08:	61fb      	str	r3, [r7, #28]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	695b      	ldr	r3, [r3, #20]
 8002f10:	61fb      	str	r3, [r7, #28]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	61fb      	str	r3, [r7, #28]
 8002f1a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f2a:	601a      	str	r2, [r3, #0]
 8002f2c:	e1cc      	b.n	80032c8 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d11e      	bne.n	8002f74 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f44:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f46:	b672      	cpsid	i
}
 8002f48:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	61bb      	str	r3, [r7, #24]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	61bb      	str	r3, [r7, #24]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	61bb      	str	r3, [r7, #24]
 8002f5e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f6e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f70:	b662      	cpsie	i
}
 8002f72:	e035      	b.n	8002fe0 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d11e      	bne.n	8002fba <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f8a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f8c:	b672      	cpsid	i
}
 8002f8e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	617b      	str	r3, [r7, #20]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	617b      	str	r3, [r7, #20]
 8002fa4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fb4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002fb6:	b662      	cpsie	i
}
 8002fb8:	e012      	b.n	8002fe0 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002fc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fca:	2300      	movs	r3, #0
 8002fcc:	613b      	str	r3, [r7, #16]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	695b      	ldr	r3, [r3, #20]
 8002fd4:	613b      	str	r3, [r7, #16]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002fe0:	e172      	b.n	80032c8 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe6:	2b03      	cmp	r3, #3
 8002fe8:	f200 811f 	bhi.w	800322a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d123      	bne.n	800303c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ff4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ff6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	f000 fc7d 	bl	80038f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e173      	b.n	80032f0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	691a      	ldr	r2, [r3, #16]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003012:	b2d2      	uxtb	r2, r2
 8003014:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301a:	1c5a      	adds	r2, r3, #1
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003024:	3b01      	subs	r3, #1
 8003026:	b29a      	uxth	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003030:	b29b      	uxth	r3, r3
 8003032:	3b01      	subs	r3, #1
 8003034:	b29a      	uxth	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800303a:	e145      	b.n	80032c8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003040:	2b02      	cmp	r3, #2
 8003042:	d152      	bne.n	80030ea <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003046:	9300      	str	r3, [sp, #0]
 8003048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304a:	2200      	movs	r2, #0
 800304c:	4906      	ldr	r1, [pc, #24]	@ (8003068 <HAL_I2C_Master_Receive+0x23c>)
 800304e:	68f8      	ldr	r0, [r7, #12]
 8003050:	f000 faa8 	bl	80035a4 <I2C_WaitOnFlagUntilTimeout>
 8003054:	4603      	mov	r3, r0
 8003056:	2b00      	cmp	r3, #0
 8003058:	d008      	beq.n	800306c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e148      	b.n	80032f0 <HAL_I2C_Master_Receive+0x4c4>
 800305e:	bf00      	nop
 8003060:	00100002 	.word	0x00100002
 8003064:	ffff0000 	.word	0xffff0000
 8003068:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800306c:	b672      	cpsid	i
}
 800306e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800307e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	691a      	ldr	r2, [r3, #16]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308a:	b2d2      	uxtb	r2, r2
 800308c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003092:	1c5a      	adds	r2, r3, #1
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800309c:	3b01      	subs	r3, #1
 800309e:	b29a      	uxth	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	3b01      	subs	r3, #1
 80030ac:	b29a      	uxth	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80030b2:	b662      	cpsie	i
}
 80030b4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	691a      	ldr	r2, [r3, #16]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c0:	b2d2      	uxtb	r2, r2
 80030c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c8:	1c5a      	adds	r2, r3, #1
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d2:	3b01      	subs	r3, #1
 80030d4:	b29a      	uxth	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030de:	b29b      	uxth	r3, r3
 80030e0:	3b01      	subs	r3, #1
 80030e2:	b29a      	uxth	r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030e8:	e0ee      	b.n	80032c8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030f0:	2200      	movs	r2, #0
 80030f2:	4981      	ldr	r1, [pc, #516]	@ (80032f8 <HAL_I2C_Master_Receive+0x4cc>)
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 fa55 	bl	80035a4 <I2C_WaitOnFlagUntilTimeout>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e0f5      	b.n	80032f0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003112:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003114:	b672      	cpsid	i
}
 8003116:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	691a      	ldr	r2, [r3, #16]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312a:	1c5a      	adds	r2, r3, #1
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003134:	3b01      	subs	r3, #1
 8003136:	b29a      	uxth	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003140:	b29b      	uxth	r3, r3
 8003142:	3b01      	subs	r3, #1
 8003144:	b29a      	uxth	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800314a:	4b6c      	ldr	r3, [pc, #432]	@ (80032fc <HAL_I2C_Master_Receive+0x4d0>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	08db      	lsrs	r3, r3, #3
 8003150:	4a6b      	ldr	r2, [pc, #428]	@ (8003300 <HAL_I2C_Master_Receive+0x4d4>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	0a1a      	lsrs	r2, r3, #8
 8003158:	4613      	mov	r3, r2
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	4413      	add	r3, r2
 800315e:	00da      	lsls	r2, r3, #3
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003164:	6a3b      	ldr	r3, [r7, #32]
 8003166:	3b01      	subs	r3, #1
 8003168:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800316a:	6a3b      	ldr	r3, [r7, #32]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d118      	bne.n	80031a2 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2220      	movs	r2, #32
 800317a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318a:	f043 0220 	orr.w	r2, r3, #32
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003192:	b662      	cpsie	i
}
 8003194:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 800319e:	2301      	movs	r3, #1
 80031a0:	e0a6      	b.n	80032f0 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	f003 0304 	and.w	r3, r3, #4
 80031ac:	2b04      	cmp	r3, #4
 80031ae:	d1d9      	bne.n	8003164 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	691a      	ldr	r2, [r3, #16]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ca:	b2d2      	uxtb	r2, r2
 80031cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d2:	1c5a      	adds	r2, r3, #1
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031dc:	3b01      	subs	r3, #1
 80031de:	b29a      	uxth	r2, r3
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	3b01      	subs	r3, #1
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80031f2:	b662      	cpsie	i
}
 80031f4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	691a      	ldr	r2, [r3, #16]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003208:	1c5a      	adds	r2, r3, #1
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003212:	3b01      	subs	r3, #1
 8003214:	b29a      	uxth	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800321e:	b29b      	uxth	r3, r3
 8003220:	3b01      	subs	r3, #1
 8003222:	b29a      	uxth	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003228:	e04e      	b.n	80032c8 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800322a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800322c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800322e:	68f8      	ldr	r0, [r7, #12]
 8003230:	f000 fb62 	bl	80038f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003234:	4603      	mov	r3, r0
 8003236:	2b00      	cmp	r3, #0
 8003238:	d001      	beq.n	800323e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e058      	b.n	80032f0 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	691a      	ldr	r2, [r3, #16]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325a:	3b01      	subs	r3, #1
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003266:	b29b      	uxth	r3, r3
 8003268:	3b01      	subs	r3, #1
 800326a:	b29a      	uxth	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b04      	cmp	r3, #4
 800327c:	d124      	bne.n	80032c8 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003282:	2b03      	cmp	r3, #3
 8003284:	d107      	bne.n	8003296 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003294:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	691a      	ldr	r2, [r3, #16]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a0:	b2d2      	uxtb	r2, r2
 80032a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a8:	1c5a      	adds	r2, r3, #1
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b2:	3b01      	subs	r3, #1
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032be:	b29b      	uxth	r3, r3
 80032c0:	3b01      	subs	r3, #1
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f47f ae88 	bne.w	8002fe2 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2220      	movs	r2, #32
 80032d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80032ea:	2300      	movs	r3, #0
 80032ec:	e000      	b.n	80032f0 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80032ee:	2302      	movs	r3, #2
  }
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3728      	adds	r7, #40	@ 0x28
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	00010004 	.word	0x00010004
 80032fc:	20000000 	.word	0x20000000
 8003300:	14f8b589 	.word	0x14f8b589

08003304 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b088      	sub	sp, #32
 8003308:	af02      	add	r7, sp, #8
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	607a      	str	r2, [r7, #4]
 800330e:	603b      	str	r3, [r7, #0]
 8003310:	460b      	mov	r3, r1
 8003312:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003318:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	2b08      	cmp	r3, #8
 800331e:	d006      	beq.n	800332e <I2C_MasterRequestWrite+0x2a>
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d003      	beq.n	800332e <I2C_MasterRequestWrite+0x2a>
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800332c:	d108      	bne.n	8003340 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	e00b      	b.n	8003358 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003344:	2b12      	cmp	r3, #18
 8003346:	d107      	bne.n	8003358 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003356:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	9300      	str	r3, [sp, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 f91d 	bl	80035a4 <I2C_WaitOnFlagUntilTimeout>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00d      	beq.n	800338c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800337e:	d103      	bne.n	8003388 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003386:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e035      	b.n	80033f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003394:	d108      	bne.n	80033a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003396:	897b      	ldrh	r3, [r7, #10]
 8003398:	b2db      	uxtb	r3, r3
 800339a:	461a      	mov	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033a4:	611a      	str	r2, [r3, #16]
 80033a6:	e01b      	b.n	80033e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80033a8:	897b      	ldrh	r3, [r7, #10]
 80033aa:	11db      	asrs	r3, r3, #7
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	f003 0306 	and.w	r3, r3, #6
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	f063 030f 	orn	r3, r3, #15
 80033b8:	b2da      	uxtb	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	490e      	ldr	r1, [pc, #56]	@ (8003400 <I2C_MasterRequestWrite+0xfc>)
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 f966 	bl	8003698 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e010      	b.n	80033f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80033d6:	897b      	ldrh	r3, [r7, #10]
 80033d8:	b2da      	uxtb	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	4907      	ldr	r1, [pc, #28]	@ (8003404 <I2C_MasterRequestWrite+0x100>)
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f000 f956 	bl	8003698 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3718      	adds	r7, #24
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	00010008 	.word	0x00010008
 8003404:	00010002 	.word	0x00010002

08003408 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b088      	sub	sp, #32
 800340c:	af02      	add	r7, sp, #8
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	607a      	str	r2, [r7, #4]
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	460b      	mov	r3, r1
 8003416:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800341c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800342c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	2b08      	cmp	r3, #8
 8003432:	d006      	beq.n	8003442 <I2C_MasterRequestRead+0x3a>
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d003      	beq.n	8003442 <I2C_MasterRequestRead+0x3a>
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003440:	d108      	bne.n	8003454 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003450:	601a      	str	r2, [r3, #0]
 8003452:	e00b      	b.n	800346c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003458:	2b11      	cmp	r3, #17
 800345a:	d107      	bne.n	800346c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800346a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	9300      	str	r3, [sp, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003478:	68f8      	ldr	r0, [r7, #12]
 800347a:	f000 f893 	bl	80035a4 <I2C_WaitOnFlagUntilTimeout>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00d      	beq.n	80034a0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800348e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003492:	d103      	bne.n	800349c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800349a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800349c:	2303      	movs	r3, #3
 800349e:	e079      	b.n	8003594 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034a8:	d108      	bne.n	80034bc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80034aa:	897b      	ldrh	r3, [r7, #10]
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	f043 0301 	orr.w	r3, r3, #1
 80034b2:	b2da      	uxtb	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	611a      	str	r2, [r3, #16]
 80034ba:	e05f      	b.n	800357c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034bc:	897b      	ldrh	r3, [r7, #10]
 80034be:	11db      	asrs	r3, r3, #7
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	f003 0306 	and.w	r3, r3, #6
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	f063 030f 	orn	r3, r3, #15
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	4930      	ldr	r1, [pc, #192]	@ (800359c <I2C_MasterRequestRead+0x194>)
 80034da:	68f8      	ldr	r0, [r7, #12]
 80034dc:	f000 f8dc 	bl	8003698 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e054      	b.n	8003594 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034ea:	897b      	ldrh	r3, [r7, #10]
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	4929      	ldr	r1, [pc, #164]	@ (80035a0 <I2C_MasterRequestRead+0x198>)
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 f8cc 	bl	8003698 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e044      	b.n	8003594 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800350a:	2300      	movs	r3, #0
 800350c:	613b      	str	r3, [r7, #16]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695b      	ldr	r3, [r3, #20]
 8003514:	613b      	str	r3, [r7, #16]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	613b      	str	r3, [r7, #16]
 800351e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800352e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800353c:	68f8      	ldr	r0, [r7, #12]
 800353e:	f000 f831 	bl	80035a4 <I2C_WaitOnFlagUntilTimeout>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00d      	beq.n	8003564 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003556:	d103      	bne.n	8003560 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800355e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e017      	b.n	8003594 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003564:	897b      	ldrh	r3, [r7, #10]
 8003566:	11db      	asrs	r3, r3, #7
 8003568:	b2db      	uxtb	r3, r3
 800356a:	f003 0306 	and.w	r3, r3, #6
 800356e:	b2db      	uxtb	r3, r3
 8003570:	f063 030e 	orn	r3, r3, #14
 8003574:	b2da      	uxtb	r2, r3
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	4907      	ldr	r1, [pc, #28]	@ (80035a0 <I2C_MasterRequestRead+0x198>)
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f888 	bl	8003698 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e000      	b.n	8003594 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	00010008 	.word	0x00010008
 80035a0:	00010002 	.word	0x00010002

080035a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b084      	sub	sp, #16
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	603b      	str	r3, [r7, #0]
 80035b0:	4613      	mov	r3, r2
 80035b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035b4:	e048      	b.n	8003648 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035bc:	d044      	beq.n	8003648 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035be:	f7fe fe69 	bl	8002294 <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d302      	bcc.n	80035d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d139      	bne.n	8003648 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	0c1b      	lsrs	r3, r3, #16
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d10d      	bne.n	80035fa <I2C_WaitOnFlagUntilTimeout+0x56>
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	43da      	mvns	r2, r3
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	4013      	ands	r3, r2
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	bf0c      	ite	eq
 80035f0:	2301      	moveq	r3, #1
 80035f2:	2300      	movne	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	461a      	mov	r2, r3
 80035f8:	e00c      	b.n	8003614 <I2C_WaitOnFlagUntilTimeout+0x70>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	43da      	mvns	r2, r3
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	4013      	ands	r3, r2
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	bf0c      	ite	eq
 800360c:	2301      	moveq	r3, #1
 800360e:	2300      	movne	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	461a      	mov	r2, r3
 8003614:	79fb      	ldrb	r3, [r7, #7]
 8003616:	429a      	cmp	r2, r3
 8003618:	d116      	bne.n	8003648 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2200      	movs	r2, #0
 800361e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003634:	f043 0220 	orr.w	r2, r3, #32
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2200      	movs	r2, #0
 8003640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e023      	b.n	8003690 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	0c1b      	lsrs	r3, r3, #16
 800364c:	b2db      	uxtb	r3, r3
 800364e:	2b01      	cmp	r3, #1
 8003650:	d10d      	bne.n	800366e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	43da      	mvns	r2, r3
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	4013      	ands	r3, r2
 800365e:	b29b      	uxth	r3, r3
 8003660:	2b00      	cmp	r3, #0
 8003662:	bf0c      	ite	eq
 8003664:	2301      	moveq	r3, #1
 8003666:	2300      	movne	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	461a      	mov	r2, r3
 800366c:	e00c      	b.n	8003688 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	43da      	mvns	r2, r3
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	4013      	ands	r3, r2
 800367a:	b29b      	uxth	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	bf0c      	ite	eq
 8003680:	2301      	moveq	r3, #1
 8003682:	2300      	movne	r3, #0
 8003684:	b2db      	uxtb	r3, r3
 8003686:	461a      	mov	r2, r3
 8003688:	79fb      	ldrb	r3, [r7, #7]
 800368a:	429a      	cmp	r2, r3
 800368c:	d093      	beq.n	80035b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800368e:	2300      	movs	r3, #0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
 80036a4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036a6:	e071      	b.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036b6:	d123      	bne.n	8003700 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036c6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ec:	f043 0204 	orr.w	r2, r3, #4
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e067      	b.n	80037d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003706:	d041      	beq.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003708:	f7fe fdc4 	bl	8002294 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	429a      	cmp	r2, r3
 8003716:	d302      	bcc.n	800371e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d136      	bne.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	0c1b      	lsrs	r3, r3, #16
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d10c      	bne.n	8003742 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	43da      	mvns	r2, r3
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	4013      	ands	r3, r2
 8003734:	b29b      	uxth	r3, r3
 8003736:	2b00      	cmp	r3, #0
 8003738:	bf14      	ite	ne
 800373a:	2301      	movne	r3, #1
 800373c:	2300      	moveq	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	e00b      	b.n	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	43da      	mvns	r2, r3
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	4013      	ands	r3, r2
 800374e:	b29b      	uxth	r3, r3
 8003750:	2b00      	cmp	r3, #0
 8003752:	bf14      	ite	ne
 8003754:	2301      	movne	r3, #1
 8003756:	2300      	moveq	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d016      	beq.n	800378c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2220      	movs	r2, #32
 8003768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003778:	f043 0220 	orr.w	r2, r3, #32
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e021      	b.n	80037d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	0c1b      	lsrs	r3, r3, #16
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b01      	cmp	r3, #1
 8003794:	d10c      	bne.n	80037b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	695b      	ldr	r3, [r3, #20]
 800379c:	43da      	mvns	r2, r3
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	4013      	ands	r3, r2
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	bf14      	ite	ne
 80037a8:	2301      	movne	r3, #1
 80037aa:	2300      	moveq	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	e00b      	b.n	80037c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	43da      	mvns	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	4013      	ands	r3, r2
 80037bc:	b29b      	uxth	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	bf14      	ite	ne
 80037c2:	2301      	movne	r3, #1
 80037c4:	2300      	moveq	r3, #0
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f47f af6d 	bne.w	80036a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3710      	adds	r7, #16
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	60f8      	str	r0, [r7, #12]
 80037e0:	60b9      	str	r1, [r7, #8]
 80037e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037e4:	e034      	b.n	8003850 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f000 f8e3 	bl	80039b2 <I2C_IsAcknowledgeFailed>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e034      	b.n	8003860 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037fc:	d028      	beq.n	8003850 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037fe:	f7fe fd49 	bl	8002294 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	429a      	cmp	r2, r3
 800380c:	d302      	bcc.n	8003814 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d11d      	bne.n	8003850 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800381e:	2b80      	cmp	r3, #128	@ 0x80
 8003820:	d016      	beq.n	8003850 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2220      	movs	r2, #32
 800382c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383c:	f043 0220 	orr.w	r2, r3, #32
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e007      	b.n	8003860 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800385a:	2b80      	cmp	r3, #128	@ 0x80
 800385c:	d1c3      	bne.n	80037e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003874:	e034      	b.n	80038e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003876:	68f8      	ldr	r0, [r7, #12]
 8003878:	f000 f89b 	bl	80039b2 <I2C_IsAcknowledgeFailed>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e034      	b.n	80038f0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800388c:	d028      	beq.n	80038e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800388e:	f7fe fd01 	bl	8002294 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	429a      	cmp	r2, r3
 800389c:	d302      	bcc.n	80038a4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d11d      	bne.n	80038e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	f003 0304 	and.w	r3, r3, #4
 80038ae:	2b04      	cmp	r3, #4
 80038b0:	d016      	beq.n	80038e0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2220      	movs	r2, #32
 80038bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038cc:	f043 0220 	orr.w	r2, r3, #32
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e007      	b.n	80038f0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d1c3      	bne.n	8003876 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	60b9      	str	r1, [r7, #8]
 8003902:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003904:	e049      	b.n	800399a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	f003 0310 	and.w	r3, r3, #16
 8003910:	2b10      	cmp	r3, #16
 8003912:	d119      	bne.n	8003948 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f06f 0210 	mvn.w	r2, #16
 800391c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2220      	movs	r2, #32
 8003928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e030      	b.n	80039aa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003948:	f7fe fca4 	bl	8002294 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	68ba      	ldr	r2, [r7, #8]
 8003954:	429a      	cmp	r2, r3
 8003956:	d302      	bcc.n	800395e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d11d      	bne.n	800399a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	695b      	ldr	r3, [r3, #20]
 8003964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003968:	2b40      	cmp	r3, #64	@ 0x40
 800396a:	d016      	beq.n	800399a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2220      	movs	r2, #32
 8003976:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003986:	f043 0220 	orr.w	r2, r3, #32
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e007      	b.n	80039aa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a4:	2b40      	cmp	r3, #64	@ 0x40
 80039a6:	d1ae      	bne.n	8003906 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80039b2:	b480      	push	{r7}
 80039b4:	b083      	sub	sp, #12
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039c8:	d11b      	bne.n	8003a02 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039d2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2220      	movs	r2, #32
 80039de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039ee:	f043 0204 	orr.w	r2, r3, #4
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e000      	b.n	8003a04 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	370c      	adds	r7, #12
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bc80      	pop	{r7}
 8003a0c:	4770      	bx	lr
	...

08003a10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b086      	sub	sp, #24
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e272      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	f000 8087 	beq.w	8003b3e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a30:	4b92      	ldr	r3, [pc, #584]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f003 030c 	and.w	r3, r3, #12
 8003a38:	2b04      	cmp	r3, #4
 8003a3a:	d00c      	beq.n	8003a56 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a3c:	4b8f      	ldr	r3, [pc, #572]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f003 030c 	and.w	r3, r3, #12
 8003a44:	2b08      	cmp	r3, #8
 8003a46:	d112      	bne.n	8003a6e <HAL_RCC_OscConfig+0x5e>
 8003a48:	4b8c      	ldr	r3, [pc, #560]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a54:	d10b      	bne.n	8003a6e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a56:	4b89      	ldr	r3, [pc, #548]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d06c      	beq.n	8003b3c <HAL_RCC_OscConfig+0x12c>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d168      	bne.n	8003b3c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e24c      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a76:	d106      	bne.n	8003a86 <HAL_RCC_OscConfig+0x76>
 8003a78:	4b80      	ldr	r3, [pc, #512]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a7f      	ldr	r2, [pc, #508]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003a7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a82:	6013      	str	r3, [r2, #0]
 8003a84:	e02e      	b.n	8003ae4 <HAL_RCC_OscConfig+0xd4>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10c      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x98>
 8003a8e:	4b7b      	ldr	r3, [pc, #492]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a7a      	ldr	r2, [pc, #488]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003a94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a98:	6013      	str	r3, [r2, #0]
 8003a9a:	4b78      	ldr	r3, [pc, #480]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a77      	ldr	r2, [pc, #476]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003aa0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003aa4:	6013      	str	r3, [r2, #0]
 8003aa6:	e01d      	b.n	8003ae4 <HAL_RCC_OscConfig+0xd4>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ab0:	d10c      	bne.n	8003acc <HAL_RCC_OscConfig+0xbc>
 8003ab2:	4b72      	ldr	r3, [pc, #456]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a71      	ldr	r2, [pc, #452]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003ab8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003abc:	6013      	str	r3, [r2, #0]
 8003abe:	4b6f      	ldr	r3, [pc, #444]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a6e      	ldr	r2, [pc, #440]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003ac4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ac8:	6013      	str	r3, [r2, #0]
 8003aca:	e00b      	b.n	8003ae4 <HAL_RCC_OscConfig+0xd4>
 8003acc:	4b6b      	ldr	r3, [pc, #428]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a6a      	ldr	r2, [pc, #424]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003ad2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ad6:	6013      	str	r3, [r2, #0]
 8003ad8:	4b68      	ldr	r3, [pc, #416]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a67      	ldr	r2, [pc, #412]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003ade:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ae2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d013      	beq.n	8003b14 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aec:	f7fe fbd2 	bl	8002294 <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af2:	e008      	b.n	8003b06 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003af4:	f7fe fbce 	bl	8002294 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b64      	cmp	r3, #100	@ 0x64
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e200      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b06:	4b5d      	ldr	r3, [pc, #372]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d0f0      	beq.n	8003af4 <HAL_RCC_OscConfig+0xe4>
 8003b12:	e014      	b.n	8003b3e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b14:	f7fe fbbe 	bl	8002294 <HAL_GetTick>
 8003b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1a:	e008      	b.n	8003b2e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b1c:	f7fe fbba 	bl	8002294 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	2b64      	cmp	r3, #100	@ 0x64
 8003b28:	d901      	bls.n	8003b2e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e1ec      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b2e:	4b53      	ldr	r3, [pc, #332]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1f0      	bne.n	8003b1c <HAL_RCC_OscConfig+0x10c>
 8003b3a:	e000      	b.n	8003b3e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d063      	beq.n	8003c12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b4a:	4b4c      	ldr	r3, [pc, #304]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f003 030c 	and.w	r3, r3, #12
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00b      	beq.n	8003b6e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b56:	4b49      	ldr	r3, [pc, #292]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	f003 030c 	and.w	r3, r3, #12
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d11c      	bne.n	8003b9c <HAL_RCC_OscConfig+0x18c>
 8003b62:	4b46      	ldr	r3, [pc, #280]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d116      	bne.n	8003b9c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b6e:	4b43      	ldr	r3, [pc, #268]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d005      	beq.n	8003b86 <HAL_RCC_OscConfig+0x176>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d001      	beq.n	8003b86 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e1c0      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b86:	4b3d      	ldr	r3, [pc, #244]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	4939      	ldr	r1, [pc, #228]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b9a:	e03a      	b.n	8003c12 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d020      	beq.n	8003be6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ba4:	4b36      	ldr	r3, [pc, #216]	@ (8003c80 <HAL_RCC_OscConfig+0x270>)
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003baa:	f7fe fb73 	bl	8002294 <HAL_GetTick>
 8003bae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb0:	e008      	b.n	8003bc4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bb2:	f7fe fb6f 	bl	8002294 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d901      	bls.n	8003bc4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e1a1      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc4:	4b2d      	ldr	r3, [pc, #180]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0f0      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bd0:	4b2a      	ldr	r3, [pc, #168]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	695b      	ldr	r3, [r3, #20]
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	4927      	ldr	r1, [pc, #156]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	600b      	str	r3, [r1, #0]
 8003be4:	e015      	b.n	8003c12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003be6:	4b26      	ldr	r3, [pc, #152]	@ (8003c80 <HAL_RCC_OscConfig+0x270>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bec:	f7fe fb52 	bl	8002294 <HAL_GetTick>
 8003bf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bf4:	f7fe fb4e 	bl	8002294 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e180      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c06:	4b1d      	ldr	r3, [pc, #116]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1f0      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0308 	and.w	r3, r3, #8
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d03a      	beq.n	8003c94 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	699b      	ldr	r3, [r3, #24]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d019      	beq.n	8003c5a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c26:	4b17      	ldr	r3, [pc, #92]	@ (8003c84 <HAL_RCC_OscConfig+0x274>)
 8003c28:	2201      	movs	r2, #1
 8003c2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2c:	f7fe fb32 	bl	8002294 <HAL_GetTick>
 8003c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c32:	e008      	b.n	8003c46 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c34:	f7fe fb2e 	bl	8002294 <HAL_GetTick>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d901      	bls.n	8003c46 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e160      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c46:	4b0d      	ldr	r3, [pc, #52]	@ (8003c7c <HAL_RCC_OscConfig+0x26c>)
 8003c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4a:	f003 0302 	and.w	r3, r3, #2
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d0f0      	beq.n	8003c34 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c52:	2001      	movs	r0, #1
 8003c54:	f000 face 	bl	80041f4 <RCC_Delay>
 8003c58:	e01c      	b.n	8003c94 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8003c84 <HAL_RCC_OscConfig+0x274>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c60:	f7fe fb18 	bl	8002294 <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c66:	e00f      	b.n	8003c88 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c68:	f7fe fb14 	bl	8002294 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d908      	bls.n	8003c88 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e146      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
 8003c7a:	bf00      	nop
 8003c7c:	40021000 	.word	0x40021000
 8003c80:	42420000 	.word	0x42420000
 8003c84:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c88:	4b92      	ldr	r3, [pc, #584]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1e9      	bne.n	8003c68 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0304 	and.w	r3, r3, #4
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f000 80a6 	beq.w	8003dee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca6:	4b8b      	ldr	r3, [pc, #556]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003ca8:	69db      	ldr	r3, [r3, #28]
 8003caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10d      	bne.n	8003cce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cb2:	4b88      	ldr	r3, [pc, #544]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003cb4:	69db      	ldr	r3, [r3, #28]
 8003cb6:	4a87      	ldr	r2, [pc, #540]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003cb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cbc:	61d3      	str	r3, [r2, #28]
 8003cbe:	4b85      	ldr	r3, [pc, #532]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003cc0:	69db      	ldr	r3, [r3, #28]
 8003cc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cc6:	60bb      	str	r3, [r7, #8]
 8003cc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cce:	4b82      	ldr	r3, [pc, #520]	@ (8003ed8 <HAL_RCC_OscConfig+0x4c8>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d118      	bne.n	8003d0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cda:	4b7f      	ldr	r3, [pc, #508]	@ (8003ed8 <HAL_RCC_OscConfig+0x4c8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a7e      	ldr	r2, [pc, #504]	@ (8003ed8 <HAL_RCC_OscConfig+0x4c8>)
 8003ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ce4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ce6:	f7fe fad5 	bl	8002294 <HAL_GetTick>
 8003cea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cec:	e008      	b.n	8003d00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cee:	f7fe fad1 	bl	8002294 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b64      	cmp	r3, #100	@ 0x64
 8003cfa:	d901      	bls.n	8003d00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e103      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d00:	4b75      	ldr	r3, [pc, #468]	@ (8003ed8 <HAL_RCC_OscConfig+0x4c8>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0f0      	beq.n	8003cee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d106      	bne.n	8003d22 <HAL_RCC_OscConfig+0x312>
 8003d14:	4b6f      	ldr	r3, [pc, #444]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	4a6e      	ldr	r2, [pc, #440]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d1a:	f043 0301 	orr.w	r3, r3, #1
 8003d1e:	6213      	str	r3, [r2, #32]
 8003d20:	e02d      	b.n	8003d7e <HAL_RCC_OscConfig+0x36e>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d10c      	bne.n	8003d44 <HAL_RCC_OscConfig+0x334>
 8003d2a:	4b6a      	ldr	r3, [pc, #424]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	4a69      	ldr	r2, [pc, #420]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d30:	f023 0301 	bic.w	r3, r3, #1
 8003d34:	6213      	str	r3, [r2, #32]
 8003d36:	4b67      	ldr	r3, [pc, #412]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d38:	6a1b      	ldr	r3, [r3, #32]
 8003d3a:	4a66      	ldr	r2, [pc, #408]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d3c:	f023 0304 	bic.w	r3, r3, #4
 8003d40:	6213      	str	r3, [r2, #32]
 8003d42:	e01c      	b.n	8003d7e <HAL_RCC_OscConfig+0x36e>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	2b05      	cmp	r3, #5
 8003d4a:	d10c      	bne.n	8003d66 <HAL_RCC_OscConfig+0x356>
 8003d4c:	4b61      	ldr	r3, [pc, #388]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	4a60      	ldr	r2, [pc, #384]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d52:	f043 0304 	orr.w	r3, r3, #4
 8003d56:	6213      	str	r3, [r2, #32]
 8003d58:	4b5e      	ldr	r3, [pc, #376]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d5a:	6a1b      	ldr	r3, [r3, #32]
 8003d5c:	4a5d      	ldr	r2, [pc, #372]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d5e:	f043 0301 	orr.w	r3, r3, #1
 8003d62:	6213      	str	r3, [r2, #32]
 8003d64:	e00b      	b.n	8003d7e <HAL_RCC_OscConfig+0x36e>
 8003d66:	4b5b      	ldr	r3, [pc, #364]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d68:	6a1b      	ldr	r3, [r3, #32]
 8003d6a:	4a5a      	ldr	r2, [pc, #360]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d6c:	f023 0301 	bic.w	r3, r3, #1
 8003d70:	6213      	str	r3, [r2, #32]
 8003d72:	4b58      	ldr	r3, [pc, #352]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d74:	6a1b      	ldr	r3, [r3, #32]
 8003d76:	4a57      	ldr	r2, [pc, #348]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003d78:	f023 0304 	bic.w	r3, r3, #4
 8003d7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d015      	beq.n	8003db2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d86:	f7fe fa85 	bl	8002294 <HAL_GetTick>
 8003d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d8c:	e00a      	b.n	8003da4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d8e:	f7fe fa81 	bl	8002294 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e0b1      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003da4:	4b4b      	ldr	r3, [pc, #300]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003da6:	6a1b      	ldr	r3, [r3, #32]
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d0ee      	beq.n	8003d8e <HAL_RCC_OscConfig+0x37e>
 8003db0:	e014      	b.n	8003ddc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db2:	f7fe fa6f 	bl	8002294 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003db8:	e00a      	b.n	8003dd0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dba:	f7fe fa6b 	bl	8002294 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e09b      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dd0:	4b40      	ldr	r3, [pc, #256]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003dd2:	6a1b      	ldr	r3, [r3, #32]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1ee      	bne.n	8003dba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ddc:	7dfb      	ldrb	r3, [r7, #23]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d105      	bne.n	8003dee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003de2:	4b3c      	ldr	r3, [pc, #240]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003de4:	69db      	ldr	r3, [r3, #28]
 8003de6:	4a3b      	ldr	r2, [pc, #236]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003de8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f000 8087 	beq.w	8003f06 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003df8:	4b36      	ldr	r3, [pc, #216]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f003 030c 	and.w	r3, r3, #12
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d061      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69db      	ldr	r3, [r3, #28]
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d146      	bne.n	8003e9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e0c:	4b33      	ldr	r3, [pc, #204]	@ (8003edc <HAL_RCC_OscConfig+0x4cc>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e12:	f7fe fa3f 	bl	8002294 <HAL_GetTick>
 8003e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e18:	e008      	b.n	8003e2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e1a:	f7fe fa3b 	bl	8002294 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d901      	bls.n	8003e2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e06d      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e2c:	4b29      	ldr	r3, [pc, #164]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1f0      	bne.n	8003e1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a1b      	ldr	r3, [r3, #32]
 8003e3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e40:	d108      	bne.n	8003e54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e42:	4b24      	ldr	r3, [pc, #144]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	4921      	ldr	r1, [pc, #132]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e54:	4b1f      	ldr	r3, [pc, #124]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a19      	ldr	r1, [r3, #32]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e64:	430b      	orrs	r3, r1
 8003e66:	491b      	ldr	r1, [pc, #108]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8003edc <HAL_RCC_OscConfig+0x4cc>)
 8003e6e:	2201      	movs	r2, #1
 8003e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e72:	f7fe fa0f 	bl	8002294 <HAL_GetTick>
 8003e76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e78:	e008      	b.n	8003e8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e7a:	f7fe fa0b 	bl	8002294 <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d901      	bls.n	8003e8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	e03d      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e8c:	4b11      	ldr	r3, [pc, #68]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d0f0      	beq.n	8003e7a <HAL_RCC_OscConfig+0x46a>
 8003e98:	e035      	b.n	8003f06 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e9a:	4b10      	ldr	r3, [pc, #64]	@ (8003edc <HAL_RCC_OscConfig+0x4cc>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea0:	f7fe f9f8 	bl	8002294 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea8:	f7fe f9f4 	bl	8002294 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e026      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eba:	4b06      	ldr	r3, [pc, #24]	@ (8003ed4 <HAL_RCC_OscConfig+0x4c4>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d1f0      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x498>
 8003ec6:	e01e      	b.n	8003f06 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d107      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e019      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	40007000 	.word	0x40007000
 8003edc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f10 <HAL_RCC_OscConfig+0x500>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d106      	bne.n	8003f02 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d001      	beq.n	8003f06 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e000      	b.n	8003f08 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40021000 	.word	0x40021000

08003f14 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d101      	bne.n	8003f28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e0d0      	b.n	80040ca <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f28:	4b6a      	ldr	r3, [pc, #424]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0307 	and.w	r3, r3, #7
 8003f30:	683a      	ldr	r2, [r7, #0]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d910      	bls.n	8003f58 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f36:	4b67      	ldr	r3, [pc, #412]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f023 0207 	bic.w	r2, r3, #7
 8003f3e:	4965      	ldr	r1, [pc, #404]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f46:	4b63      	ldr	r3, [pc, #396]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d001      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e0b8      	b.n	80040ca <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d020      	beq.n	8003fa6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0304 	and.w	r3, r3, #4
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d005      	beq.n	8003f7c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f70:	4b59      	ldr	r3, [pc, #356]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	4a58      	ldr	r2, [pc, #352]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f7a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0308 	and.w	r3, r3, #8
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d005      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f88:	4b53      	ldr	r3, [pc, #332]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	4a52      	ldr	r2, [pc, #328]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f8e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f92:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f94:	4b50      	ldr	r3, [pc, #320]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	494d      	ldr	r1, [pc, #308]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d040      	beq.n	8004034 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d107      	bne.n	8003fca <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fba:	4b47      	ldr	r3, [pc, #284]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d115      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e07f      	b.n	80040ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d107      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fd2:	4b41      	ldr	r3, [pc, #260]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d109      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e073      	b.n	80040ca <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fe2:	4b3d      	ldr	r3, [pc, #244]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e06b      	b.n	80040ca <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ff2:	4b39      	ldr	r3, [pc, #228]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f023 0203 	bic.w	r2, r3, #3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	4936      	ldr	r1, [pc, #216]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8004000:	4313      	orrs	r3, r2
 8004002:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004004:	f7fe f946 	bl	8002294 <HAL_GetTick>
 8004008:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800400a:	e00a      	b.n	8004022 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800400c:	f7fe f942 	bl	8002294 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	f241 3288 	movw	r2, #5000	@ 0x1388
 800401a:	4293      	cmp	r3, r2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e053      	b.n	80040ca <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004022:	4b2d      	ldr	r3, [pc, #180]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f003 020c 	and.w	r2, r3, #12
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	429a      	cmp	r2, r3
 8004032:	d1eb      	bne.n	800400c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004034:	4b27      	ldr	r3, [pc, #156]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c0>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0307 	and.w	r3, r3, #7
 800403c:	683a      	ldr	r2, [r7, #0]
 800403e:	429a      	cmp	r2, r3
 8004040:	d210      	bcs.n	8004064 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004042:	4b24      	ldr	r3, [pc, #144]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f023 0207 	bic.w	r2, r3, #7
 800404a:	4922      	ldr	r1, [pc, #136]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c0>)
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	4313      	orrs	r3, r2
 8004050:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004052:	4b20      	ldr	r3, [pc, #128]	@ (80040d4 <HAL_RCC_ClockConfig+0x1c0>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	429a      	cmp	r2, r3
 800405e:	d001      	beq.n	8004064 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e032      	b.n	80040ca <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b00      	cmp	r3, #0
 800406e:	d008      	beq.n	8004082 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004070:	4b19      	ldr	r3, [pc, #100]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	4916      	ldr	r1, [pc, #88]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 800407e:	4313      	orrs	r3, r2
 8004080:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b00      	cmp	r3, #0
 800408c:	d009      	beq.n	80040a2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800408e:	4b12      	ldr	r3, [pc, #72]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	490e      	ldr	r1, [pc, #56]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040a2:	f000 f821 	bl	80040e8 <HAL_RCC_GetSysClockFreq>
 80040a6:	4602      	mov	r2, r0
 80040a8:	4b0b      	ldr	r3, [pc, #44]	@ (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	091b      	lsrs	r3, r3, #4
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	490a      	ldr	r1, [pc, #40]	@ (80040dc <HAL_RCC_ClockConfig+0x1c8>)
 80040b4:	5ccb      	ldrb	r3, [r1, r3]
 80040b6:	fa22 f303 	lsr.w	r3, r2, r3
 80040ba:	4a09      	ldr	r2, [pc, #36]	@ (80040e0 <HAL_RCC_ClockConfig+0x1cc>)
 80040bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040be:	4b09      	ldr	r3, [pc, #36]	@ (80040e4 <HAL_RCC_ClockConfig+0x1d0>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fe f8a4 	bl	8002210 <HAL_InitTick>

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3710      	adds	r7, #16
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	40022000 	.word	0x40022000
 80040d8:	40021000 	.word	0x40021000
 80040dc:	0800d290 	.word	0x0800d290
 80040e0:	20000000 	.word	0x20000000
 80040e4:	20000004 	.word	0x20000004

080040e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b087      	sub	sp, #28
 80040ec:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040ee:	2300      	movs	r3, #0
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	2300      	movs	r3, #0
 80040f4:	60bb      	str	r3, [r7, #8]
 80040f6:	2300      	movs	r3, #0
 80040f8:	617b      	str	r3, [r7, #20]
 80040fa:	2300      	movs	r3, #0
 80040fc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040fe:	2300      	movs	r3, #0
 8004100:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004102:	4b1e      	ldr	r3, [pc, #120]	@ (800417c <HAL_RCC_GetSysClockFreq+0x94>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f003 030c 	and.w	r3, r3, #12
 800410e:	2b04      	cmp	r3, #4
 8004110:	d002      	beq.n	8004118 <HAL_RCC_GetSysClockFreq+0x30>
 8004112:	2b08      	cmp	r3, #8
 8004114:	d003      	beq.n	800411e <HAL_RCC_GetSysClockFreq+0x36>
 8004116:	e027      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004118:	4b19      	ldr	r3, [pc, #100]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x98>)
 800411a:	613b      	str	r3, [r7, #16]
      break;
 800411c:	e027      	b.n	800416e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	0c9b      	lsrs	r3, r3, #18
 8004122:	f003 030f 	and.w	r3, r3, #15
 8004126:	4a17      	ldr	r2, [pc, #92]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004128:	5cd3      	ldrb	r3, [r2, r3]
 800412a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d010      	beq.n	8004158 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004136:	4b11      	ldr	r3, [pc, #68]	@ (800417c <HAL_RCC_GetSysClockFreq+0x94>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	0c5b      	lsrs	r3, r3, #17
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	4a11      	ldr	r2, [pc, #68]	@ (8004188 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004142:	5cd3      	ldrb	r3, [r2, r3]
 8004144:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a0d      	ldr	r2, [pc, #52]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x98>)
 800414a:	fb03 f202 	mul.w	r2, r3, r2
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	fbb2 f3f3 	udiv	r3, r2, r3
 8004154:	617b      	str	r3, [r7, #20]
 8004156:	e004      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a0c      	ldr	r2, [pc, #48]	@ (800418c <HAL_RCC_GetSysClockFreq+0xa4>)
 800415c:	fb02 f303 	mul.w	r3, r2, r3
 8004160:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	613b      	str	r3, [r7, #16]
      break;
 8004166:	e002      	b.n	800416e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004168:	4b05      	ldr	r3, [pc, #20]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x98>)
 800416a:	613b      	str	r3, [r7, #16]
      break;
 800416c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800416e:	693b      	ldr	r3, [r7, #16]
}
 8004170:	4618      	mov	r0, r3
 8004172:	371c      	adds	r7, #28
 8004174:	46bd      	mov	sp, r7
 8004176:	bc80      	pop	{r7}
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	40021000 	.word	0x40021000
 8004180:	007a1200 	.word	0x007a1200
 8004184:	0800d2a8 	.word	0x0800d2a8
 8004188:	0800d2b8 	.word	0x0800d2b8
 800418c:	003d0900 	.word	0x003d0900

08004190 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004194:	4b02      	ldr	r3, [pc, #8]	@ (80041a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004196:	681b      	ldr	r3, [r3, #0]
}
 8004198:	4618      	mov	r0, r3
 800419a:	46bd      	mov	sp, r7
 800419c:	bc80      	pop	{r7}
 800419e:	4770      	bx	lr
 80041a0:	20000000 	.word	0x20000000

080041a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041a8:	f7ff fff2 	bl	8004190 <HAL_RCC_GetHCLKFreq>
 80041ac:	4602      	mov	r2, r0
 80041ae:	4b05      	ldr	r3, [pc, #20]	@ (80041c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	0a1b      	lsrs	r3, r3, #8
 80041b4:	f003 0307 	and.w	r3, r3, #7
 80041b8:	4903      	ldr	r1, [pc, #12]	@ (80041c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041ba:	5ccb      	ldrb	r3, [r1, r3]
 80041bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	40021000 	.word	0x40021000
 80041c8:	0800d2a0 	.word	0x0800d2a0

080041cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041d0:	f7ff ffde 	bl	8004190 <HAL_RCC_GetHCLKFreq>
 80041d4:	4602      	mov	r2, r0
 80041d6:	4b05      	ldr	r3, [pc, #20]	@ (80041ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	0adb      	lsrs	r3, r3, #11
 80041dc:	f003 0307 	and.w	r3, r3, #7
 80041e0:	4903      	ldr	r1, [pc, #12]	@ (80041f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041e2:	5ccb      	ldrb	r3, [r1, r3]
 80041e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	40021000 	.word	0x40021000
 80041f0:	0800d2a0 	.word	0x0800d2a0

080041f4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b085      	sub	sp, #20
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004228 <RCC_Delay+0x34>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a0a      	ldr	r2, [pc, #40]	@ (800422c <RCC_Delay+0x38>)
 8004202:	fba2 2303 	umull	r2, r3, r2, r3
 8004206:	0a5b      	lsrs	r3, r3, #9
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	fb02 f303 	mul.w	r3, r2, r3
 800420e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004210:	bf00      	nop
  }
  while (Delay --);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	1e5a      	subs	r2, r3, #1
 8004216:	60fa      	str	r2, [r7, #12]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d1f9      	bne.n	8004210 <RCC_Delay+0x1c>
}
 800421c:	bf00      	nop
 800421e:	bf00      	nop
 8004220:	3714      	adds	r7, #20
 8004222:	46bd      	mov	sp, r7
 8004224:	bc80      	pop	{r7}
 8004226:	4770      	bx	lr
 8004228:	20000000 	.word	0x20000000
 800422c:	10624dd3 	.word	0x10624dd3

08004230 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d101      	bne.n	8004242 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e041      	b.n	80042c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d106      	bne.n	800425c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7fd fe04 	bl	8001e64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3304      	adds	r3, #4
 800426c:	4619      	mov	r1, r3
 800426e:	4610      	mov	r0, r2
 8004270:	f000 f992 	bl	8004598 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
	...

080042d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d109      	bne.n	80042f4 <HAL_TIM_PWM_Start+0x24>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	bf14      	ite	ne
 80042ec:	2301      	movne	r3, #1
 80042ee:	2300      	moveq	r3, #0
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	e022      	b.n	800433a <HAL_TIM_PWM_Start+0x6a>
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	2b04      	cmp	r3, #4
 80042f8:	d109      	bne.n	800430e <HAL_TIM_PWM_Start+0x3e>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b01      	cmp	r3, #1
 8004304:	bf14      	ite	ne
 8004306:	2301      	movne	r3, #1
 8004308:	2300      	moveq	r3, #0
 800430a:	b2db      	uxtb	r3, r3
 800430c:	e015      	b.n	800433a <HAL_TIM_PWM_Start+0x6a>
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	2b08      	cmp	r3, #8
 8004312:	d109      	bne.n	8004328 <HAL_TIM_PWM_Start+0x58>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b01      	cmp	r3, #1
 800431e:	bf14      	ite	ne
 8004320:	2301      	movne	r3, #1
 8004322:	2300      	moveq	r3, #0
 8004324:	b2db      	uxtb	r3, r3
 8004326:	e008      	b.n	800433a <HAL_TIM_PWM_Start+0x6a>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800432e:	b2db      	uxtb	r3, r3
 8004330:	2b01      	cmp	r3, #1
 8004332:	bf14      	ite	ne
 8004334:	2301      	movne	r3, #1
 8004336:	2300      	moveq	r3, #0
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d001      	beq.n	8004342 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e05e      	b.n	8004400 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d104      	bne.n	8004352 <HAL_TIM_PWM_Start+0x82>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2202      	movs	r2, #2
 800434c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004350:	e013      	b.n	800437a <HAL_TIM_PWM_Start+0xaa>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	2b04      	cmp	r3, #4
 8004356:	d104      	bne.n	8004362 <HAL_TIM_PWM_Start+0x92>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2202      	movs	r2, #2
 800435c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004360:	e00b      	b.n	800437a <HAL_TIM_PWM_Start+0xaa>
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	2b08      	cmp	r3, #8
 8004366:	d104      	bne.n	8004372 <HAL_TIM_PWM_Start+0xa2>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004370:	e003      	b.n	800437a <HAL_TIM_PWM_Start+0xaa>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2202      	movs	r2, #2
 8004376:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2201      	movs	r2, #1
 8004380:	6839      	ldr	r1, [r7, #0]
 8004382:	4618      	mov	r0, r3
 8004384:	f000 fafe 	bl	8004984 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a1e      	ldr	r2, [pc, #120]	@ (8004408 <HAL_TIM_PWM_Start+0x138>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d107      	bne.n	80043a2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a18      	ldr	r2, [pc, #96]	@ (8004408 <HAL_TIM_PWM_Start+0x138>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d00e      	beq.n	80043ca <HAL_TIM_PWM_Start+0xfa>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043b4:	d009      	beq.n	80043ca <HAL_TIM_PWM_Start+0xfa>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a14      	ldr	r2, [pc, #80]	@ (800440c <HAL_TIM_PWM_Start+0x13c>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d004      	beq.n	80043ca <HAL_TIM_PWM_Start+0xfa>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a12      	ldr	r2, [pc, #72]	@ (8004410 <HAL_TIM_PWM_Start+0x140>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d111      	bne.n	80043ee <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f003 0307 	and.w	r3, r3, #7
 80043d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2b06      	cmp	r3, #6
 80043da:	d010      	beq.n	80043fe <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f042 0201 	orr.w	r2, r2, #1
 80043ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ec:	e007      	b.n	80043fe <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f042 0201 	orr.w	r2, r2, #1
 80043fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3710      	adds	r7, #16
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40012c00 	.word	0x40012c00
 800440c:	40000400 	.word	0x40000400
 8004410:	40000800 	.word	0x40000800

08004414 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004420:	2300      	movs	r3, #0
 8004422:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800442a:	2b01      	cmp	r3, #1
 800442c:	d101      	bne.n	8004432 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800442e:	2302      	movs	r3, #2
 8004430:	e0ae      	b.n	8004590 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b0c      	cmp	r3, #12
 800443e:	f200 809f 	bhi.w	8004580 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004442:	a201      	add	r2, pc, #4	@ (adr r2, 8004448 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004448:	0800447d 	.word	0x0800447d
 800444c:	08004581 	.word	0x08004581
 8004450:	08004581 	.word	0x08004581
 8004454:	08004581 	.word	0x08004581
 8004458:	080044bd 	.word	0x080044bd
 800445c:	08004581 	.word	0x08004581
 8004460:	08004581 	.word	0x08004581
 8004464:	08004581 	.word	0x08004581
 8004468:	080044ff 	.word	0x080044ff
 800446c:	08004581 	.word	0x08004581
 8004470:	08004581 	.word	0x08004581
 8004474:	08004581 	.word	0x08004581
 8004478:	0800453f 	.word	0x0800453f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68b9      	ldr	r1, [r7, #8]
 8004482:	4618      	mov	r0, r3
 8004484:	f000 f8f6 	bl	8004674 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	699a      	ldr	r2, [r3, #24]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f042 0208 	orr.w	r2, r2, #8
 8004496:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	699a      	ldr	r2, [r3, #24]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 0204 	bic.w	r2, r2, #4
 80044a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6999      	ldr	r1, [r3, #24]
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	691a      	ldr	r2, [r3, #16]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	619a      	str	r2, [r3, #24]
      break;
 80044ba:	e064      	b.n	8004586 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68b9      	ldr	r1, [r7, #8]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f000 f93c 	bl	8004740 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	699a      	ldr	r2, [r3, #24]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	699a      	ldr	r2, [r3, #24]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6999      	ldr	r1, [r3, #24]
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	021a      	lsls	r2, r3, #8
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	430a      	orrs	r2, r1
 80044fa:	619a      	str	r2, [r3, #24]
      break;
 80044fc:	e043      	b.n	8004586 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	68b9      	ldr	r1, [r7, #8]
 8004504:	4618      	mov	r0, r3
 8004506:	f000 f985 	bl	8004814 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	69da      	ldr	r2, [r3, #28]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f042 0208 	orr.w	r2, r2, #8
 8004518:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	69da      	ldr	r2, [r3, #28]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f022 0204 	bic.w	r2, r2, #4
 8004528:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	69d9      	ldr	r1, [r3, #28]
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	691a      	ldr	r2, [r3, #16]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	430a      	orrs	r2, r1
 800453a:	61da      	str	r2, [r3, #28]
      break;
 800453c:	e023      	b.n	8004586 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68b9      	ldr	r1, [r7, #8]
 8004544:	4618      	mov	r0, r3
 8004546:	f000 f9cf 	bl	80048e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	69da      	ldr	r2, [r3, #28]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004558:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	69da      	ldr	r2, [r3, #28]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004568:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	69d9      	ldr	r1, [r3, #28]
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	021a      	lsls	r2, r3, #8
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	430a      	orrs	r2, r1
 800457c:	61da      	str	r2, [r3, #28]
      break;
 800457e:	e002      	b.n	8004586 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	75fb      	strb	r3, [r7, #23]
      break;
 8004584:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800458e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004590:	4618      	mov	r0, r3
 8004592:	3718      	adds	r7, #24
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a2f      	ldr	r2, [pc, #188]	@ (8004668 <TIM_Base_SetConfig+0xd0>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d00b      	beq.n	80045c8 <TIM_Base_SetConfig+0x30>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045b6:	d007      	beq.n	80045c8 <TIM_Base_SetConfig+0x30>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a2c      	ldr	r2, [pc, #176]	@ (800466c <TIM_Base_SetConfig+0xd4>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d003      	beq.n	80045c8 <TIM_Base_SetConfig+0x30>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a2b      	ldr	r2, [pc, #172]	@ (8004670 <TIM_Base_SetConfig+0xd8>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d108      	bne.n	80045da <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a22      	ldr	r2, [pc, #136]	@ (8004668 <TIM_Base_SetConfig+0xd0>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00b      	beq.n	80045fa <TIM_Base_SetConfig+0x62>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045e8:	d007      	beq.n	80045fa <TIM_Base_SetConfig+0x62>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a1f      	ldr	r2, [pc, #124]	@ (800466c <TIM_Base_SetConfig+0xd4>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d003      	beq.n	80045fa <TIM_Base_SetConfig+0x62>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a1e      	ldr	r2, [pc, #120]	@ (8004670 <TIM_Base_SetConfig+0xd8>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d108      	bne.n	800460c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	4313      	orrs	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	4313      	orrs	r3, r2
 8004618:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	689a      	ldr	r2, [r3, #8]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a0d      	ldr	r2, [pc, #52]	@ (8004668 <TIM_Base_SetConfig+0xd0>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d103      	bne.n	8004640 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	691a      	ldr	r2, [r3, #16]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b00      	cmp	r3, #0
 8004650:	d005      	beq.n	800465e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	f023 0201 	bic.w	r2, r3, #1
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	611a      	str	r2, [r3, #16]
  }
}
 800465e:	bf00      	nop
 8004660:	3714      	adds	r7, #20
 8004662:	46bd      	mov	sp, r7
 8004664:	bc80      	pop	{r7}
 8004666:	4770      	bx	lr
 8004668:	40012c00 	.word	0x40012c00
 800466c:	40000400 	.word	0x40000400
 8004670:	40000800 	.word	0x40000800

08004674 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004674:	b480      	push	{r7}
 8004676:	b087      	sub	sp, #28
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	f023 0201 	bic.w	r2, r3, #1
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f023 0303 	bic.w	r3, r3, #3
 80046aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	f023 0302 	bic.w	r3, r3, #2
 80046bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	697a      	ldr	r2, [r7, #20]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a1c      	ldr	r2, [pc, #112]	@ (800473c <TIM_OC1_SetConfig+0xc8>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d10c      	bne.n	80046ea <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f023 0308 	bic.w	r3, r3, #8
 80046d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	697a      	ldr	r2, [r7, #20]
 80046de:	4313      	orrs	r3, r2
 80046e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	f023 0304 	bic.w	r3, r3, #4
 80046e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a13      	ldr	r2, [pc, #76]	@ (800473c <TIM_OC1_SetConfig+0xc8>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d111      	bne.n	8004716 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004700:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	695b      	ldr	r3, [r3, #20]
 8004706:	693a      	ldr	r2, [r7, #16]
 8004708:	4313      	orrs	r3, r2
 800470a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	4313      	orrs	r3, r2
 8004714:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	693a      	ldr	r2, [r7, #16]
 800471a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	697a      	ldr	r2, [r7, #20]
 800472e:	621a      	str	r2, [r3, #32]
}
 8004730:	bf00      	nop
 8004732:	371c      	adds	r7, #28
 8004734:	46bd      	mov	sp, r7
 8004736:	bc80      	pop	{r7}
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40012c00 	.word	0x40012c00

08004740 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004740:	b480      	push	{r7}
 8004742:	b087      	sub	sp, #28
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	f023 0210 	bic.w	r2, r3, #16
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	699b      	ldr	r3, [r3, #24]
 8004766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800476e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004776:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	021b      	lsls	r3, r3, #8
 800477e:	68fa      	ldr	r2, [r7, #12]
 8004780:	4313      	orrs	r3, r2
 8004782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	f023 0320 	bic.w	r3, r3, #32
 800478a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	011b      	lsls	r3, r3, #4
 8004792:	697a      	ldr	r2, [r7, #20]
 8004794:	4313      	orrs	r3, r2
 8004796:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a1d      	ldr	r2, [pc, #116]	@ (8004810 <TIM_OC2_SetConfig+0xd0>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d10d      	bne.n	80047bc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	011b      	lsls	r3, r3, #4
 80047ae:	697a      	ldr	r2, [r7, #20]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a14      	ldr	r2, [pc, #80]	@ (8004810 <TIM_OC2_SetConfig+0xd0>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d113      	bne.n	80047ec <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80047ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80047d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	695b      	ldr	r3, [r3, #20]
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	693a      	ldr	r2, [r7, #16]
 80047dc:	4313      	orrs	r3, r2
 80047de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	693a      	ldr	r2, [r7, #16]
 80047f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685a      	ldr	r2, [r3, #4]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	621a      	str	r2, [r3, #32]
}
 8004806:	bf00      	nop
 8004808:	371c      	adds	r7, #28
 800480a:	46bd      	mov	sp, r7
 800480c:	bc80      	pop	{r7}
 800480e:	4770      	bx	lr
 8004810:	40012c00 	.word	0x40012c00

08004814 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004814:	b480      	push	{r7}
 8004816:	b087      	sub	sp, #28
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6a1b      	ldr	r3, [r3, #32]
 8004828:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	69db      	ldr	r3, [r3, #28]
 800483a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0303 	bic.w	r3, r3, #3
 800484a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800485c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	021b      	lsls	r3, r3, #8
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	4313      	orrs	r3, r2
 8004868:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a1d      	ldr	r2, [pc, #116]	@ (80048e4 <TIM_OC3_SetConfig+0xd0>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d10d      	bne.n	800488e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004878:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	021b      	lsls	r3, r3, #8
 8004880:	697a      	ldr	r2, [r7, #20]
 8004882:	4313      	orrs	r3, r2
 8004884:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800488c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a14      	ldr	r2, [pc, #80]	@ (80048e4 <TIM_OC3_SetConfig+0xd0>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d113      	bne.n	80048be <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004896:	693b      	ldr	r3, [r7, #16]
 8004898:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800489c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80048a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	011b      	lsls	r3, r3, #4
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	011b      	lsls	r3, r3, #4
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	685a      	ldr	r2, [r3, #4]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	697a      	ldr	r2, [r7, #20]
 80048d6:	621a      	str	r2, [r3, #32]
}
 80048d8:	bf00      	nop
 80048da:	371c      	adds	r7, #28
 80048dc:	46bd      	mov	sp, r7
 80048de:	bc80      	pop	{r7}
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	40012c00 	.word	0x40012c00

080048e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a1b      	ldr	r3, [r3, #32]
 80048fc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	69db      	ldr	r3, [r3, #28]
 800490e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800491e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	021b      	lsls	r3, r3, #8
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	4313      	orrs	r3, r2
 800492a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004932:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	031b      	lsls	r3, r3, #12
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	4313      	orrs	r3, r2
 800493e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a0f      	ldr	r2, [pc, #60]	@ (8004980 <TIM_OC4_SetConfig+0x98>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d109      	bne.n	800495c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800494e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	695b      	ldr	r3, [r3, #20]
 8004954:	019b      	lsls	r3, r3, #6
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	4313      	orrs	r3, r2
 800495a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	621a      	str	r2, [r3, #32]
}
 8004976:	bf00      	nop
 8004978:	371c      	adds	r7, #28
 800497a:	46bd      	mov	sp, r7
 800497c:	bc80      	pop	{r7}
 800497e:	4770      	bx	lr
 8004980:	40012c00 	.word	0x40012c00

08004984 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004984:	b480      	push	{r7}
 8004986:	b087      	sub	sp, #28
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f003 031f 	and.w	r3, r3, #31
 8004996:	2201      	movs	r2, #1
 8004998:	fa02 f303 	lsl.w	r3, r2, r3
 800499c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6a1a      	ldr	r2, [r3, #32]
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	43db      	mvns	r3, r3
 80049a6:	401a      	ands	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6a1a      	ldr	r2, [r3, #32]
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	f003 031f 	and.w	r3, r3, #31
 80049b6:	6879      	ldr	r1, [r7, #4]
 80049b8:	fa01 f303 	lsl.w	r3, r1, r3
 80049bc:	431a      	orrs	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	621a      	str	r2, [r3, #32]
}
 80049c2:	bf00      	nop
 80049c4:	371c      	adds	r7, #28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bc80      	pop	{r7}
 80049ca:	4770      	bx	lr

080049cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d101      	bne.n	80049e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049e0:	2302      	movs	r3, #2
 80049e2:	e046      	b.n	8004a72 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2202      	movs	r2, #2
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a16      	ldr	r2, [pc, #88]	@ (8004a7c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d00e      	beq.n	8004a46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a30:	d009      	beq.n	8004a46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a12      	ldr	r2, [pc, #72]	@ (8004a80 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d004      	beq.n	8004a46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a10      	ldr	r2, [pc, #64]	@ (8004a84 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d10c      	bne.n	8004a60 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68ba      	ldr	r2, [r7, #8]
 8004a5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bc80      	pop	{r7}
 8004a7a:	4770      	bx	lr
 8004a7c:	40012c00 	.word	0x40012c00
 8004a80:	40000400 	.word	0x40000400
 8004a84:	40000800 	.word	0x40000800

08004a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e042      	b.n	8004b20 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d106      	bne.n	8004ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7fd fa24 	bl	8001efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2224      	movs	r2, #36	@ 0x24
 8004ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 fdb7 	bl	8005640 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	691a      	ldr	r2, [r3, #16]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	695a      	ldr	r2, [r3, #20]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68da      	ldr	r2, [r3, #12]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3708      	adds	r7, #8
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b08a      	sub	sp, #40	@ 0x28
 8004b2c:	af02      	add	r7, sp, #8
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	603b      	str	r3, [r7, #0]
 8004b34:	4613      	mov	r3, r2
 8004b36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b20      	cmp	r3, #32
 8004b46:	d175      	bne.n	8004c34 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d002      	beq.n	8004b54 <HAL_UART_Transmit+0x2c>
 8004b4e:	88fb      	ldrh	r3, [r7, #6]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d101      	bne.n	8004b58 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e06e      	b.n	8004c36 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2221      	movs	r2, #33	@ 0x21
 8004b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b66:	f7fd fb95 	bl	8002294 <HAL_GetTick>
 8004b6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	88fa      	ldrh	r2, [r7, #6]
 8004b70:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	88fa      	ldrh	r2, [r7, #6]
 8004b76:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b80:	d108      	bne.n	8004b94 <HAL_UART_Transmit+0x6c>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d104      	bne.n	8004b94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	61bb      	str	r3, [r7, #24]
 8004b92:	e003      	b.n	8004b9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b9c:	e02e      	b.n	8004bfc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	9300      	str	r3, [sp, #0]
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	2180      	movs	r1, #128	@ 0x80
 8004ba8:	68f8      	ldr	r0, [r7, #12]
 8004baa:	f000 fb1c 	bl	80051e6 <UART_WaitOnFlagUntilTimeout>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d005      	beq.n	8004bc0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	e03a      	b.n	8004c36 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10b      	bne.n	8004bde <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	881b      	ldrh	r3, [r3, #0]
 8004bca:	461a      	mov	r2, r3
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bd4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	3302      	adds	r3, #2
 8004bda:	61bb      	str	r3, [r7, #24]
 8004bdc:	e007      	b.n	8004bee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	781a      	ldrb	r2, [r3, #0]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	3301      	adds	r3, #1
 8004bec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d1cb      	bne.n	8004b9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	9300      	str	r3, [sp, #0]
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	2140      	movs	r1, #64	@ 0x40
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f000 fae8 	bl	80051e6 <UART_WaitOnFlagUntilTimeout>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d005      	beq.n	8004c28 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2220      	movs	r2, #32
 8004c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e006      	b.n	8004c36 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004c30:	2300      	movs	r3, #0
 8004c32:	e000      	b.n	8004c36 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004c34:	2302      	movs	r3, #2
  }
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3720      	adds	r7, #32
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b084      	sub	sp, #16
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	60f8      	str	r0, [r7, #12]
 8004c46:	60b9      	str	r1, [r7, #8]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	2b20      	cmp	r3, #32
 8004c56:	d112      	bne.n	8004c7e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d002      	beq.n	8004c64 <HAL_UART_Receive_IT+0x26>
 8004c5e:	88fb      	ldrh	r3, [r7, #6]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e00b      	b.n	8004c80 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c6e:	88fb      	ldrh	r3, [r7, #6]
 8004c70:	461a      	mov	r2, r3
 8004c72:	68b9      	ldr	r1, [r7, #8]
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f000 fb0f 	bl	8005298 <UART_Start_Receive_IT>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	e000      	b.n	8004c80 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004c7e:	2302      	movs	r3, #2
  }
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3710      	adds	r7, #16
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b0ba      	sub	sp, #232	@ 0xe8
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	68db      	ldr	r3, [r3, #12]
 8004ca0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	695b      	ldr	r3, [r3, #20]
 8004caa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cbe:	f003 030f 	and.w	r3, r3, #15
 8004cc2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004cc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10f      	bne.n	8004cee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cd2:	f003 0320 	and.w	r3, r3, #32
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d009      	beq.n	8004cee <HAL_UART_IRQHandler+0x66>
 8004cda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cde:	f003 0320 	and.w	r3, r3, #32
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d003      	beq.n	8004cee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f000 fbec 	bl	80054c4 <UART_Receive_IT>
      return;
 8004cec:	e25b      	b.n	80051a6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004cee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	f000 80de 	beq.w	8004eb4 <HAL_UART_IRQHandler+0x22c>
 8004cf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d106      	bne.n	8004d12 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d08:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 80d1 	beq.w	8004eb4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d16:	f003 0301 	and.w	r3, r3, #1
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00b      	beq.n	8004d36 <HAL_UART_IRQHandler+0xae>
 8004d1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d005      	beq.n	8004d36 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d2e:	f043 0201 	orr.w	r2, r3, #1
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d3a:	f003 0304 	and.w	r3, r3, #4
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00b      	beq.n	8004d5a <HAL_UART_IRQHandler+0xd2>
 8004d42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d005      	beq.n	8004d5a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d52:	f043 0202 	orr.w	r2, r3, #2
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d5e:	f003 0302 	and.w	r3, r3, #2
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00b      	beq.n	8004d7e <HAL_UART_IRQHandler+0xf6>
 8004d66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d005      	beq.n	8004d7e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d76:	f043 0204 	orr.w	r2, r3, #4
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d011      	beq.n	8004dae <HAL_UART_IRQHandler+0x126>
 8004d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d8e:	f003 0320 	and.w	r3, r3, #32
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d105      	bne.n	8004da2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004d96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d005      	beq.n	8004dae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004da6:	f043 0208 	orr.w	r2, r3, #8
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	f000 81f2 	beq.w	800519c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004db8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dbc:	f003 0320 	and.w	r3, r3, #32
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d008      	beq.n	8004dd6 <HAL_UART_IRQHandler+0x14e>
 8004dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dc8:	f003 0320 	and.w	r3, r3, #32
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d002      	beq.n	8004dd6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 fb77 	bl	80054c4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	bf14      	ite	ne
 8004de4:	2301      	movne	r3, #1
 8004de6:	2300      	moveq	r3, #0
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004df2:	f003 0308 	and.w	r3, r3, #8
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d103      	bne.n	8004e02 <HAL_UART_IRQHandler+0x17a>
 8004dfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d04f      	beq.n	8004ea2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 fa81 	bl	800530a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d041      	beq.n	8004e9a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	3314      	adds	r3, #20
 8004e1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004e24:	e853 3f00 	ldrex	r3, [r3]
 8004e28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004e2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004e30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	3314      	adds	r3, #20
 8004e3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004e42:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004e46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004e4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004e52:	e841 2300 	strex	r3, r2, [r1]
 8004e56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004e5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d1d9      	bne.n	8004e16 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d013      	beq.n	8004e92 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e6e:	4a7e      	ldr	r2, [pc, #504]	@ (8005068 <HAL_UART_IRQHandler+0x3e0>)
 8004e70:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fd fb82 	bl	8002580 <HAL_DMA_Abort_IT>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d016      	beq.n	8004eb0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004e8c:	4610      	mov	r0, r2
 8004e8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e90:	e00e      	b.n	8004eb0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f000 f993 	bl	80051be <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e98:	e00a      	b.n	8004eb0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f98f 	bl	80051be <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ea0:	e006      	b.n	8004eb0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f98b 	bl	80051be <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004eae:	e175      	b.n	800519c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eb0:	bf00      	nop
    return;
 8004eb2:	e173      	b.n	800519c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	f040 814f 	bne.w	800515c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ec2:	f003 0310 	and.w	r3, r3, #16
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	f000 8148 	beq.w	800515c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004ecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ed0:	f003 0310 	and.w	r3, r3, #16
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f000 8141 	beq.w	800515c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004eda:	2300      	movs	r3, #0
 8004edc:	60bb      	str	r3, [r7, #8]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	60bb      	str	r3, [r7, #8]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	60bb      	str	r3, [r7, #8]
 8004eee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	f000 80b6 	beq.w	800506c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f0c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f000 8145 	beq.w	80051a0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	f080 813e 	bcs.w	80051a0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f2a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	2b20      	cmp	r3, #32
 8004f34:	f000 8088 	beq.w	8005048 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	330c      	adds	r3, #12
 8004f3e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f42:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004f46:	e853 3f00 	ldrex	r3, [r3]
 8004f4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004f4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004f52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f56:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	330c      	adds	r3, #12
 8004f60:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004f64:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f6c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004f70:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004f74:	e841 2300 	strex	r3, r2, [r1]
 8004f78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004f7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1d9      	bne.n	8004f38 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	3314      	adds	r3, #20
 8004f8a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f8e:	e853 3f00 	ldrex	r3, [r3]
 8004f92:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004f94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f96:	f023 0301 	bic.w	r3, r3, #1
 8004f9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	3314      	adds	r3, #20
 8004fa4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004fa8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004fac:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fae:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004fb0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004fb4:	e841 2300 	strex	r3, r2, [r1]
 8004fb8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004fba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1e1      	bne.n	8004f84 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	3314      	adds	r3, #20
 8004fc6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004fca:	e853 3f00 	ldrex	r3, [r3]
 8004fce:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004fd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fd6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	3314      	adds	r3, #20
 8004fe0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004fe4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004fe6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004fea:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004fec:	e841 2300 	strex	r3, r2, [r1]
 8004ff0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004ff2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d1e3      	bne.n	8004fc0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	330c      	adds	r3, #12
 800500c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800500e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005010:	e853 3f00 	ldrex	r3, [r3]
 8005014:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005016:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005018:	f023 0310 	bic.w	r3, r3, #16
 800501c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	330c      	adds	r3, #12
 8005026:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800502a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800502c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005030:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005032:	e841 2300 	strex	r3, r2, [r1]
 8005036:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005038:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800503a:	2b00      	cmp	r3, #0
 800503c:	d1e3      	bne.n	8005006 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005042:	4618      	mov	r0, r3
 8005044:	f7fd fa61 	bl	800250a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2202      	movs	r2, #2
 800504c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005056:	b29b      	uxth	r3, r3
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	b29b      	uxth	r3, r3
 800505c:	4619      	mov	r1, r3
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 f8b6 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005064:	e09c      	b.n	80051a0 <HAL_UART_IRQHandler+0x518>
 8005066:	bf00      	nop
 8005068:	080053cf 	.word	0x080053cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005074:	b29b      	uxth	r3, r3
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005080:	b29b      	uxth	r3, r3
 8005082:	2b00      	cmp	r3, #0
 8005084:	f000 808e 	beq.w	80051a4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005088:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800508c:	2b00      	cmp	r3, #0
 800508e:	f000 8089 	beq.w	80051a4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	330c      	adds	r3, #12
 8005098:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800509a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800509c:	e853 3f00 	ldrex	r3, [r3]
 80050a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80050a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	330c      	adds	r3, #12
 80050b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80050b6:	647a      	str	r2, [r7, #68]	@ 0x44
 80050b8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80050bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050be:	e841 2300 	strex	r3, r2, [r1]
 80050c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80050c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d1e3      	bne.n	8005092 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	3314      	adds	r3, #20
 80050d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	e853 3f00 	ldrex	r3, [r3]
 80050d8:	623b      	str	r3, [r7, #32]
   return(result);
 80050da:	6a3b      	ldr	r3, [r7, #32]
 80050dc:	f023 0301 	bic.w	r3, r3, #1
 80050e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	3314      	adds	r3, #20
 80050ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80050ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80050f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050f6:	e841 2300 	strex	r3, r2, [r1]
 80050fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1e3      	bne.n	80050ca <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2220      	movs	r2, #32
 8005106:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	330c      	adds	r3, #12
 8005116:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	e853 3f00 	ldrex	r3, [r3]
 800511e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f023 0310 	bic.w	r3, r3, #16
 8005126:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	330c      	adds	r3, #12
 8005130:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005134:	61fa      	str	r2, [r7, #28]
 8005136:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005138:	69b9      	ldr	r1, [r7, #24]
 800513a:	69fa      	ldr	r2, [r7, #28]
 800513c:	e841 2300 	strex	r3, r2, [r1]
 8005140:	617b      	str	r3, [r7, #20]
   return(result);
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d1e3      	bne.n	8005110 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800514e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005152:	4619      	mov	r1, r3
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f83b 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800515a:	e023      	b.n	80051a4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800515c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005160:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005164:	2b00      	cmp	r3, #0
 8005166:	d009      	beq.n	800517c <HAL_UART_IRQHandler+0x4f4>
 8005168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800516c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005170:	2b00      	cmp	r3, #0
 8005172:	d003      	beq.n	800517c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 f93e 	bl	80053f6 <UART_Transmit_IT>
    return;
 800517a:	e014      	b.n	80051a6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800517c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00e      	beq.n	80051a6 <HAL_UART_IRQHandler+0x51e>
 8005188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800518c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005190:	2b00      	cmp	r3, #0
 8005192:	d008      	beq.n	80051a6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 f97d 	bl	8005494 <UART_EndTransmit_IT>
    return;
 800519a:	e004      	b.n	80051a6 <HAL_UART_IRQHandler+0x51e>
    return;
 800519c:	bf00      	nop
 800519e:	e002      	b.n	80051a6 <HAL_UART_IRQHandler+0x51e>
      return;
 80051a0:	bf00      	nop
 80051a2:	e000      	b.n	80051a6 <HAL_UART_IRQHandler+0x51e>
      return;
 80051a4:	bf00      	nop
  }
}
 80051a6:	37e8      	adds	r7, #232	@ 0xe8
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80051b4:	bf00      	nop
 80051b6:	370c      	adds	r7, #12
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bc80      	pop	{r7}
 80051bc:	4770      	bx	lr

080051be <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051be:	b480      	push	{r7}
 80051c0:	b083      	sub	sp, #12
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80051c6:	bf00      	nop
 80051c8:	370c      	adds	r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bc80      	pop	{r7}
 80051ce:	4770      	bx	lr

080051d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	460b      	mov	r3, r1
 80051da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bc80      	pop	{r7}
 80051e4:	4770      	bx	lr

080051e6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80051e6:	b580      	push	{r7, lr}
 80051e8:	b086      	sub	sp, #24
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	60f8      	str	r0, [r7, #12]
 80051ee:	60b9      	str	r1, [r7, #8]
 80051f0:	603b      	str	r3, [r7, #0]
 80051f2:	4613      	mov	r3, r2
 80051f4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051f6:	e03b      	b.n	8005270 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051f8:	6a3b      	ldr	r3, [r7, #32]
 80051fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fe:	d037      	beq.n	8005270 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005200:	f7fd f848 	bl	8002294 <HAL_GetTick>
 8005204:	4602      	mov	r2, r0
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	6a3a      	ldr	r2, [r7, #32]
 800520c:	429a      	cmp	r2, r3
 800520e:	d302      	bcc.n	8005216 <UART_WaitOnFlagUntilTimeout+0x30>
 8005210:	6a3b      	ldr	r3, [r7, #32]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e03a      	b.n	8005290 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	f003 0304 	and.w	r3, r3, #4
 8005224:	2b00      	cmp	r3, #0
 8005226:	d023      	beq.n	8005270 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	2b80      	cmp	r3, #128	@ 0x80
 800522c:	d020      	beq.n	8005270 <UART_WaitOnFlagUntilTimeout+0x8a>
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	2b40      	cmp	r3, #64	@ 0x40
 8005232:	d01d      	beq.n	8005270 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0308 	and.w	r3, r3, #8
 800523e:	2b08      	cmp	r3, #8
 8005240:	d116      	bne.n	8005270 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005242:	2300      	movs	r3, #0
 8005244:	617b      	str	r3, [r7, #20]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	617b      	str	r3, [r7, #20]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	617b      	str	r3, [r7, #20]
 8005256:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005258:	68f8      	ldr	r0, [r7, #12]
 800525a:	f000 f856 	bl	800530a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2208      	movs	r2, #8
 8005262:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e00f      	b.n	8005290 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	4013      	ands	r3, r2
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	429a      	cmp	r2, r3
 800527e:	bf0c      	ite	eq
 8005280:	2301      	moveq	r3, #1
 8005282:	2300      	movne	r3, #0
 8005284:	b2db      	uxtb	r3, r3
 8005286:	461a      	mov	r2, r3
 8005288:	79fb      	ldrb	r3, [r7, #7]
 800528a:	429a      	cmp	r2, r3
 800528c:	d0b4      	beq.n	80051f8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3718      	adds	r7, #24
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	4613      	mov	r3, r2
 80052a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	88fa      	ldrh	r2, [r7, #6]
 80052b0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	88fa      	ldrh	r2, [r7, #6]
 80052b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2222      	movs	r2, #34	@ 0x22
 80052c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d007      	beq.n	80052de <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68da      	ldr	r2, [r3, #12]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052dc:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	695a      	ldr	r2, [r3, #20]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f042 0201 	orr.w	r2, r2, #1
 80052ec:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68da      	ldr	r2, [r3, #12]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f042 0220 	orr.w	r2, r2, #32
 80052fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	3714      	adds	r7, #20
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr

0800530a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800530a:	b480      	push	{r7}
 800530c:	b095      	sub	sp, #84	@ 0x54
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	330c      	adds	r3, #12
 8005318:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800531c:	e853 3f00 	ldrex	r3, [r3]
 8005320:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005324:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005328:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	330c      	adds	r3, #12
 8005330:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005332:	643a      	str	r2, [r7, #64]	@ 0x40
 8005334:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005336:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005338:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800533a:	e841 2300 	strex	r3, r2, [r1]
 800533e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1e5      	bne.n	8005312 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	3314      	adds	r3, #20
 800534c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800534e:	6a3b      	ldr	r3, [r7, #32]
 8005350:	e853 3f00 	ldrex	r3, [r3]
 8005354:	61fb      	str	r3, [r7, #28]
   return(result);
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	f023 0301 	bic.w	r3, r3, #1
 800535c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	3314      	adds	r3, #20
 8005364:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005366:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005368:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800536c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800536e:	e841 2300 	strex	r3, r2, [r1]
 8005372:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005376:	2b00      	cmp	r3, #0
 8005378:	d1e5      	bne.n	8005346 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800537e:	2b01      	cmp	r3, #1
 8005380:	d119      	bne.n	80053b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	330c      	adds	r3, #12
 8005388:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	e853 3f00 	ldrex	r3, [r3]
 8005390:	60bb      	str	r3, [r7, #8]
   return(result);
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	f023 0310 	bic.w	r3, r3, #16
 8005398:	647b      	str	r3, [r7, #68]	@ 0x44
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	330c      	adds	r3, #12
 80053a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053a2:	61ba      	str	r2, [r7, #24]
 80053a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a6:	6979      	ldr	r1, [r7, #20]
 80053a8:	69ba      	ldr	r2, [r7, #24]
 80053aa:	e841 2300 	strex	r3, r2, [r1]
 80053ae:	613b      	str	r3, [r7, #16]
   return(result);
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1e5      	bne.n	8005382 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2220      	movs	r2, #32
 80053ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80053c4:	bf00      	nop
 80053c6:	3754      	adds	r7, #84	@ 0x54
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bc80      	pop	{r7}
 80053cc:	4770      	bx	lr

080053ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053ce:	b580      	push	{r7, lr}
 80053d0:	b084      	sub	sp, #16
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2200      	movs	r2, #0
 80053e0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053e8:	68f8      	ldr	r0, [r7, #12]
 80053ea:	f7ff fee8 	bl	80051be <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053ee:	bf00      	nop
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b085      	sub	sp, #20
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b21      	cmp	r3, #33	@ 0x21
 8005408:	d13e      	bne.n	8005488 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005412:	d114      	bne.n	800543e <UART_Transmit_IT+0x48>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d110      	bne.n	800543e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	881b      	ldrh	r3, [r3, #0]
 8005426:	461a      	mov	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005430:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	1c9a      	adds	r2, r3, #2
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	621a      	str	r2, [r3, #32]
 800543c:	e008      	b.n	8005450 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a1b      	ldr	r3, [r3, #32]
 8005442:	1c59      	adds	r1, r3, #1
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	6211      	str	r1, [r2, #32]
 8005448:	781a      	ldrb	r2, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005454:	b29b      	uxth	r3, r3
 8005456:	3b01      	subs	r3, #1
 8005458:	b29b      	uxth	r3, r3
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	4619      	mov	r1, r3
 800545e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005460:	2b00      	cmp	r3, #0
 8005462:	d10f      	bne.n	8005484 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68da      	ldr	r2, [r3, #12]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005472:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005482:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005484:	2300      	movs	r3, #0
 8005486:	e000      	b.n	800548a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005488:	2302      	movs	r3, #2
  }
}
 800548a:	4618      	mov	r0, r3
 800548c:	3714      	adds	r7, #20
 800548e:	46bd      	mov	sp, r7
 8005490:	bc80      	pop	{r7}
 8005492:	4770      	bx	lr

08005494 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68da      	ldr	r2, [r3, #12]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054aa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2220      	movs	r2, #32
 80054b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f7ff fe79 	bl	80051ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3708      	adds	r7, #8
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b08c      	sub	sp, #48	@ 0x30
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	2b22      	cmp	r3, #34	@ 0x22
 80054d6:	f040 80ae 	bne.w	8005636 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054e2:	d117      	bne.n	8005514 <UART_Receive_IT+0x50>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d113      	bne.n	8005514 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80054ec:	2300      	movs	r3, #0
 80054ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005502:	b29a      	uxth	r2, r3
 8005504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005506:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800550c:	1c9a      	adds	r2, r3, #2
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	629a      	str	r2, [r3, #40]	@ 0x28
 8005512:	e026      	b.n	8005562 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005518:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800551a:	2300      	movs	r3, #0
 800551c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005526:	d007      	beq.n	8005538 <UART_Receive_IT+0x74>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d10a      	bne.n	8005546 <UART_Receive_IT+0x82>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	691b      	ldr	r3, [r3, #16]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d106      	bne.n	8005546 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	b2da      	uxtb	r2, r3
 8005540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005542:	701a      	strb	r2, [r3, #0]
 8005544:	e008      	b.n	8005558 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	b2db      	uxtb	r3, r3
 800554e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005552:	b2da      	uxtb	r2, r3
 8005554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005556:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555c:	1c5a      	adds	r2, r3, #1
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005566:	b29b      	uxth	r3, r3
 8005568:	3b01      	subs	r3, #1
 800556a:	b29b      	uxth	r3, r3
 800556c:	687a      	ldr	r2, [r7, #4]
 800556e:	4619      	mov	r1, r3
 8005570:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005572:	2b00      	cmp	r3, #0
 8005574:	d15d      	bne.n	8005632 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68da      	ldr	r2, [r3, #12]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0220 	bic.w	r2, r2, #32
 8005584:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	68da      	ldr	r2, [r3, #12]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005594:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	695a      	ldr	r2, [r3, #20]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 0201 	bic.w	r2, r2, #1
 80055a4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2220      	movs	r2, #32
 80055aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d135      	bne.n	8005628 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	330c      	adds	r3, #12
 80055c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	e853 3f00 	ldrex	r3, [r3]
 80055d0:	613b      	str	r3, [r7, #16]
   return(result);
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	f023 0310 	bic.w	r3, r3, #16
 80055d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	330c      	adds	r3, #12
 80055e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055e2:	623a      	str	r2, [r7, #32]
 80055e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e6:	69f9      	ldr	r1, [r7, #28]
 80055e8:	6a3a      	ldr	r2, [r7, #32]
 80055ea:	e841 2300 	strex	r3, r2, [r1]
 80055ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80055f0:	69bb      	ldr	r3, [r7, #24]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d1e5      	bne.n	80055c2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 0310 	and.w	r3, r3, #16
 8005600:	2b10      	cmp	r3, #16
 8005602:	d10a      	bne.n	800561a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005604:	2300      	movs	r3, #0
 8005606:	60fb      	str	r3, [r7, #12]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	60fb      	str	r3, [r7, #12]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800561e:	4619      	mov	r1, r3
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f7ff fdd5 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
 8005626:	e002      	b.n	800562e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f7fc f89f 	bl	800176c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800562e:	2300      	movs	r3, #0
 8005630:	e002      	b.n	8005638 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005632:	2300      	movs	r3, #0
 8005634:	e000      	b.n	8005638 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005636:	2302      	movs	r3, #2
  }
}
 8005638:	4618      	mov	r0, r3
 800563a:	3730      	adds	r7, #48	@ 0x30
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68da      	ldr	r2, [r3, #12]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	430a      	orrs	r2, r1
 800565c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	689a      	ldr	r2, [r3, #8]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	691b      	ldr	r3, [r3, #16]
 8005666:	431a      	orrs	r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	4313      	orrs	r3, r2
 800566e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68db      	ldr	r3, [r3, #12]
 8005676:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800567a:	f023 030c 	bic.w	r3, r3, #12
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	6812      	ldr	r2, [r2, #0]
 8005682:	68b9      	ldr	r1, [r7, #8]
 8005684:	430b      	orrs	r3, r1
 8005686:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	699a      	ldr	r2, [r3, #24]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	430a      	orrs	r2, r1
 800569c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	4a2c      	ldr	r2, [pc, #176]	@ (8005754 <UART_SetConfig+0x114>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d103      	bne.n	80056b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80056a8:	f7fe fd90 	bl	80041cc <HAL_RCC_GetPCLK2Freq>
 80056ac:	60f8      	str	r0, [r7, #12]
 80056ae:	e002      	b.n	80056b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80056b0:	f7fe fd78 	bl	80041a4 <HAL_RCC_GetPCLK1Freq>
 80056b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056b6:	68fa      	ldr	r2, [r7, #12]
 80056b8:	4613      	mov	r3, r2
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	4413      	add	r3, r2
 80056be:	009a      	lsls	r2, r3, #2
 80056c0:	441a      	add	r2, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056cc:	4a22      	ldr	r2, [pc, #136]	@ (8005758 <UART_SetConfig+0x118>)
 80056ce:	fba2 2303 	umull	r2, r3, r2, r3
 80056d2:	095b      	lsrs	r3, r3, #5
 80056d4:	0119      	lsls	r1, r3, #4
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	4613      	mov	r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	4413      	add	r3, r2
 80056de:	009a      	lsls	r2, r3, #2
 80056e0:	441a      	add	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80056ec:	4b1a      	ldr	r3, [pc, #104]	@ (8005758 <UART_SetConfig+0x118>)
 80056ee:	fba3 0302 	umull	r0, r3, r3, r2
 80056f2:	095b      	lsrs	r3, r3, #5
 80056f4:	2064      	movs	r0, #100	@ 0x64
 80056f6:	fb00 f303 	mul.w	r3, r0, r3
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	011b      	lsls	r3, r3, #4
 80056fe:	3332      	adds	r3, #50	@ 0x32
 8005700:	4a15      	ldr	r2, [pc, #84]	@ (8005758 <UART_SetConfig+0x118>)
 8005702:	fba2 2303 	umull	r2, r3, r2, r3
 8005706:	095b      	lsrs	r3, r3, #5
 8005708:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800570c:	4419      	add	r1, r3
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	4613      	mov	r3, r2
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	4413      	add	r3, r2
 8005716:	009a      	lsls	r2, r3, #2
 8005718:	441a      	add	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	fbb2 f2f3 	udiv	r2, r2, r3
 8005724:	4b0c      	ldr	r3, [pc, #48]	@ (8005758 <UART_SetConfig+0x118>)
 8005726:	fba3 0302 	umull	r0, r3, r3, r2
 800572a:	095b      	lsrs	r3, r3, #5
 800572c:	2064      	movs	r0, #100	@ 0x64
 800572e:	fb00 f303 	mul.w	r3, r0, r3
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	011b      	lsls	r3, r3, #4
 8005736:	3332      	adds	r3, #50	@ 0x32
 8005738:	4a07      	ldr	r2, [pc, #28]	@ (8005758 <UART_SetConfig+0x118>)
 800573a:	fba2 2303 	umull	r2, r3, r2, r3
 800573e:	095b      	lsrs	r3, r3, #5
 8005740:	f003 020f 	and.w	r2, r3, #15
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	440a      	add	r2, r1
 800574a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800574c:	bf00      	nop
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	40013800 	.word	0x40013800
 8005758:	51eb851f 	.word	0x51eb851f

0800575c <__NVIC_SetPriority>:
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	4603      	mov	r3, r0
 8005764:	6039      	str	r1, [r7, #0]
 8005766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800576c:	2b00      	cmp	r3, #0
 800576e:	db0a      	blt.n	8005786 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	b2da      	uxtb	r2, r3
 8005774:	490c      	ldr	r1, [pc, #48]	@ (80057a8 <__NVIC_SetPriority+0x4c>)
 8005776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800577a:	0112      	lsls	r2, r2, #4
 800577c:	b2d2      	uxtb	r2, r2
 800577e:	440b      	add	r3, r1
 8005780:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005784:	e00a      	b.n	800579c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	b2da      	uxtb	r2, r3
 800578a:	4908      	ldr	r1, [pc, #32]	@ (80057ac <__NVIC_SetPriority+0x50>)
 800578c:	79fb      	ldrb	r3, [r7, #7]
 800578e:	f003 030f 	and.w	r3, r3, #15
 8005792:	3b04      	subs	r3, #4
 8005794:	0112      	lsls	r2, r2, #4
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	440b      	add	r3, r1
 800579a:	761a      	strb	r2, [r3, #24]
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bc80      	pop	{r7}
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop
 80057a8:	e000e100 	.word	0xe000e100
 80057ac:	e000ed00 	.word	0xe000ed00

080057b0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80057b0:	b580      	push	{r7, lr}
 80057b2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80057b4:	2100      	movs	r1, #0
 80057b6:	f06f 0004 	mvn.w	r0, #4
 80057ba:	f7ff ffcf 	bl	800575c <__NVIC_SetPriority>
#endif
}
 80057be:	bf00      	nop
 80057c0:	bd80      	pop	{r7, pc}
	...

080057c4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80057ca:	f3ef 8305 	mrs	r3, IPSR
 80057ce:	603b      	str	r3, [r7, #0]
  return(result);
 80057d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d003      	beq.n	80057de <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80057d6:	f06f 0305 	mvn.w	r3, #5
 80057da:	607b      	str	r3, [r7, #4]
 80057dc:	e00c      	b.n	80057f8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80057de:	4b09      	ldr	r3, [pc, #36]	@ (8005804 <osKernelInitialize+0x40>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d105      	bne.n	80057f2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80057e6:	4b07      	ldr	r3, [pc, #28]	@ (8005804 <osKernelInitialize+0x40>)
 80057e8:	2201      	movs	r2, #1
 80057ea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80057ec:	2300      	movs	r3, #0
 80057ee:	607b      	str	r3, [r7, #4]
 80057f0:	e002      	b.n	80057f8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80057f2:	f04f 33ff 	mov.w	r3, #4294967295
 80057f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80057f8:	687b      	ldr	r3, [r7, #4]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	370c      	adds	r7, #12
 80057fe:	46bd      	mov	sp, r7
 8005800:	bc80      	pop	{r7}
 8005802:	4770      	bx	lr
 8005804:	200003b8 	.word	0x200003b8

08005808 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800580e:	f3ef 8305 	mrs	r3, IPSR
 8005812:	603b      	str	r3, [r7, #0]
  return(result);
 8005814:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005816:	2b00      	cmp	r3, #0
 8005818:	d003      	beq.n	8005822 <osKernelStart+0x1a>
    stat = osErrorISR;
 800581a:	f06f 0305 	mvn.w	r3, #5
 800581e:	607b      	str	r3, [r7, #4]
 8005820:	e010      	b.n	8005844 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005822:	4b0b      	ldr	r3, [pc, #44]	@ (8005850 <osKernelStart+0x48>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2b01      	cmp	r3, #1
 8005828:	d109      	bne.n	800583e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800582a:	f7ff ffc1 	bl	80057b0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800582e:	4b08      	ldr	r3, [pc, #32]	@ (8005850 <osKernelStart+0x48>)
 8005830:	2202      	movs	r2, #2
 8005832:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005834:	f001 fb50 	bl	8006ed8 <vTaskStartScheduler>
      stat = osOK;
 8005838:	2300      	movs	r3, #0
 800583a:	607b      	str	r3, [r7, #4]
 800583c:	e002      	b.n	8005844 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800583e:	f04f 33ff 	mov.w	r3, #4294967295
 8005842:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005844:	687b      	ldr	r3, [r7, #4]
}
 8005846:	4618      	mov	r0, r3
 8005848:	3708      	adds	r7, #8
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	200003b8 	.word	0x200003b8

08005854 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005854:	b580      	push	{r7, lr}
 8005856:	b08e      	sub	sp, #56	@ 0x38
 8005858:	af04      	add	r7, sp, #16
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005860:	2300      	movs	r3, #0
 8005862:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005864:	f3ef 8305 	mrs	r3, IPSR
 8005868:	617b      	str	r3, [r7, #20]
  return(result);
 800586a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800586c:	2b00      	cmp	r3, #0
 800586e:	d17e      	bne.n	800596e <osThreadNew+0x11a>
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d07b      	beq.n	800596e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005876:	2380      	movs	r3, #128	@ 0x80
 8005878:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800587a:	2318      	movs	r3, #24
 800587c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800587e:	2300      	movs	r3, #0
 8005880:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005882:	f04f 33ff 	mov.w	r3, #4294967295
 8005886:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d045      	beq.n	800591a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d002      	beq.n	800589c <osThreadNew+0x48>
        name = attr->name;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d002      	beq.n	80058aa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	699b      	ldr	r3, [r3, #24]
 80058a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80058aa:	69fb      	ldr	r3, [r7, #28]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d008      	beq.n	80058c2 <osThreadNew+0x6e>
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	2b38      	cmp	r3, #56	@ 0x38
 80058b4:	d805      	bhi.n	80058c2 <osThreadNew+0x6e>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f003 0301 	and.w	r3, r3, #1
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <osThreadNew+0x72>
        return (NULL);
 80058c2:	2300      	movs	r3, #0
 80058c4:	e054      	b.n	8005970 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d003      	beq.n	80058d6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	089b      	lsrs	r3, r3, #2
 80058d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00e      	beq.n	80058fc <osThreadNew+0xa8>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	2b5b      	cmp	r3, #91	@ 0x5b
 80058e4:	d90a      	bls.n	80058fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d006      	beq.n	80058fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	695b      	ldr	r3, [r3, #20]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d002      	beq.n	80058fc <osThreadNew+0xa8>
        mem = 1;
 80058f6:	2301      	movs	r3, #1
 80058f8:	61bb      	str	r3, [r7, #24]
 80058fa:	e010      	b.n	800591e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d10c      	bne.n	800591e <osThreadNew+0xca>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d108      	bne.n	800591e <osThreadNew+0xca>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	691b      	ldr	r3, [r3, #16]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d104      	bne.n	800591e <osThreadNew+0xca>
          mem = 0;
 8005914:	2300      	movs	r3, #0
 8005916:	61bb      	str	r3, [r7, #24]
 8005918:	e001      	b.n	800591e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800591a:	2300      	movs	r3, #0
 800591c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	2b01      	cmp	r3, #1
 8005922:	d110      	bne.n	8005946 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800592c:	9202      	str	r2, [sp, #8]
 800592e:	9301      	str	r3, [sp, #4]
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	9300      	str	r3, [sp, #0]
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	6a3a      	ldr	r2, [r7, #32]
 8005938:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800593a:	68f8      	ldr	r0, [r7, #12]
 800593c:	f001 f900 	bl	8006b40 <xTaskCreateStatic>
 8005940:	4603      	mov	r3, r0
 8005942:	613b      	str	r3, [r7, #16]
 8005944:	e013      	b.n	800596e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d110      	bne.n	800596e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800594c:	6a3b      	ldr	r3, [r7, #32]
 800594e:	b29a      	uxth	r2, r3
 8005950:	f107 0310 	add.w	r3, r7, #16
 8005954:	9301      	str	r3, [sp, #4]
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	9300      	str	r3, [sp, #0]
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800595e:	68f8      	ldr	r0, [r7, #12]
 8005960:	f001 f94e 	bl	8006c00 <xTaskCreate>
 8005964:	4603      	mov	r3, r0
 8005966:	2b01      	cmp	r3, #1
 8005968:	d001      	beq.n	800596e <osThreadNew+0x11a>
            hTask = NULL;
 800596a:	2300      	movs	r3, #0
 800596c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800596e:	693b      	ldr	r3, [r7, #16]
}
 8005970:	4618      	mov	r0, r3
 8005972:	3728      	adds	r7, #40	@ 0x28
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005980:	f3ef 8305 	mrs	r3, IPSR
 8005984:	60bb      	str	r3, [r7, #8]
  return(result);
 8005986:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005988:	2b00      	cmp	r3, #0
 800598a:	d003      	beq.n	8005994 <osDelay+0x1c>
    stat = osErrorISR;
 800598c:	f06f 0305 	mvn.w	r3, #5
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	e007      	b.n	80059a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005994:	2300      	movs	r3, #0
 8005996:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d002      	beq.n	80059a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f001 fa64 	bl	8006e6c <vTaskDelay>
    }
  }

  return (stat);
 80059a4:	68fb      	ldr	r3, [r7, #12]
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b088      	sub	sp, #32
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80059b6:	2300      	movs	r3, #0
 80059b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059ba:	f3ef 8305 	mrs	r3, IPSR
 80059be:	60bb      	str	r3, [r7, #8]
  return(result);
 80059c0:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d174      	bne.n	8005ab0 <osMutexNew+0x102>
    if (attr != NULL) {
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d003      	beq.n	80059d4 <osMutexNew+0x26>
      type = attr->attr_bits;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	61bb      	str	r3, [r7, #24]
 80059d2:	e001      	b.n	80059d8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80059d4:	2300      	movs	r3, #0
 80059d6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d002      	beq.n	80059e8 <osMutexNew+0x3a>
      rmtx = 1U;
 80059e2:	2301      	movs	r3, #1
 80059e4:	617b      	str	r3, [r7, #20]
 80059e6:	e001      	b.n	80059ec <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80059e8:	2300      	movs	r3, #0
 80059ea:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80059ec:	69bb      	ldr	r3, [r7, #24]
 80059ee:	f003 0308 	and.w	r3, r3, #8
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d15c      	bne.n	8005ab0 <osMutexNew+0x102>
      mem = -1;
 80059f6:	f04f 33ff 	mov.w	r3, #4294967295
 80059fa:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d015      	beq.n	8005a2e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d006      	beq.n	8005a18 <osMutexNew+0x6a>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	2b4f      	cmp	r3, #79	@ 0x4f
 8005a10:	d902      	bls.n	8005a18 <osMutexNew+0x6a>
          mem = 1;
 8005a12:	2301      	movs	r3, #1
 8005a14:	613b      	str	r3, [r7, #16]
 8005a16:	e00c      	b.n	8005a32 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d108      	bne.n	8005a32 <osMutexNew+0x84>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	68db      	ldr	r3, [r3, #12]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d104      	bne.n	8005a32 <osMutexNew+0x84>
            mem = 0;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	613b      	str	r3, [r7, #16]
 8005a2c:	e001      	b.n	8005a32 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d112      	bne.n	8005a5e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d007      	beq.n	8005a4e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	4619      	mov	r1, r3
 8005a44:	2004      	movs	r0, #4
 8005a46:	f000 fb0b 	bl	8006060 <xQueueCreateMutexStatic>
 8005a4a:	61f8      	str	r0, [r7, #28]
 8005a4c:	e016      	b.n	8005a7c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	4619      	mov	r1, r3
 8005a54:	2001      	movs	r0, #1
 8005a56:	f000 fb03 	bl	8006060 <xQueueCreateMutexStatic>
 8005a5a:	61f8      	str	r0, [r7, #28]
 8005a5c:	e00e      	b.n	8005a7c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10b      	bne.n	8005a7c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d004      	beq.n	8005a74 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005a6a:	2004      	movs	r0, #4
 8005a6c:	f000 fae0 	bl	8006030 <xQueueCreateMutex>
 8005a70:	61f8      	str	r0, [r7, #28]
 8005a72:	e003      	b.n	8005a7c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005a74:	2001      	movs	r0, #1
 8005a76:	f000 fadb 	bl	8006030 <xQueueCreateMutex>
 8005a7a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00c      	beq.n	8005a9c <osMutexNew+0xee>
        if (attr != NULL) {
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d003      	beq.n	8005a90 <osMutexNew+0xe2>
          name = attr->name;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	60fb      	str	r3, [r7, #12]
 8005a8e:	e001      	b.n	8005a94 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8005a90:	2300      	movs	r3, #0
 8005a92:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8005a94:	68f9      	ldr	r1, [r7, #12]
 8005a96:	69f8      	ldr	r0, [r7, #28]
 8005a98:	f000 fff6 	bl	8006a88 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d006      	beq.n	8005ab0 <osMutexNew+0x102>
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d003      	beq.n	8005ab0 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	f043 0301 	orr.w	r3, r3, #1
 8005aae:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005ab0:	69fb      	ldr	r3, [r7, #28]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3720      	adds	r7, #32
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}

08005aba <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005aba:	b580      	push	{r7, lr}
 8005abc:	b086      	sub	sp, #24
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
 8005ac2:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f023 0301 	bic.w	r3, r3, #1
 8005aca:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f003 0301 	and.w	r3, r3, #1
 8005ad2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ad8:	f3ef 8305 	mrs	r3, IPSR
 8005adc:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ade:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d003      	beq.n	8005aec <osMutexAcquire+0x32>
    stat = osErrorISR;
 8005ae4:	f06f 0305 	mvn.w	r3, #5
 8005ae8:	617b      	str	r3, [r7, #20]
 8005aea:	e02c      	b.n	8005b46 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d103      	bne.n	8005afa <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8005af2:	f06f 0303 	mvn.w	r3, #3
 8005af6:	617b      	str	r3, [r7, #20]
 8005af8:	e025      	b.n	8005b46 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d011      	beq.n	8005b24 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005b00:	6839      	ldr	r1, [r7, #0]
 8005b02:	6938      	ldr	r0, [r7, #16]
 8005b04:	f000 fafc 	bl	8006100 <xQueueTakeMutexRecursive>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d01b      	beq.n	8005b46 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8005b14:	f06f 0301 	mvn.w	r3, #1
 8005b18:	617b      	str	r3, [r7, #20]
 8005b1a:	e014      	b.n	8005b46 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005b1c:	f06f 0302 	mvn.w	r3, #2
 8005b20:	617b      	str	r3, [r7, #20]
 8005b22:	e010      	b.n	8005b46 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8005b24:	6839      	ldr	r1, [r7, #0]
 8005b26:	6938      	ldr	r0, [r7, #16]
 8005b28:	f000 fd82 	bl	8006630 <xQueueSemaphoreTake>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d009      	beq.n	8005b46 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d003      	beq.n	8005b40 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8005b38:	f06f 0301 	mvn.w	r3, #1
 8005b3c:	617b      	str	r3, [r7, #20]
 8005b3e:	e002      	b.n	8005b46 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8005b40:	f06f 0302 	mvn.w	r3, #2
 8005b44:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8005b46:	697b      	ldr	r3, [r7, #20]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3718      	adds	r7, #24
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b086      	sub	sp, #24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f023 0301 	bic.w	r3, r3, #1
 8005b5e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b6c:	f3ef 8305 	mrs	r3, IPSR
 8005b70:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b72:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d003      	beq.n	8005b80 <osMutexRelease+0x30>
    stat = osErrorISR;
 8005b78:	f06f 0305 	mvn.w	r3, #5
 8005b7c:	617b      	str	r3, [r7, #20]
 8005b7e:	e01f      	b.n	8005bc0 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d103      	bne.n	8005b8e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8005b86:	f06f 0303 	mvn.w	r3, #3
 8005b8a:	617b      	str	r3, [r7, #20]
 8005b8c:	e018      	b.n	8005bc0 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d009      	beq.n	8005ba8 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8005b94:	6938      	ldr	r0, [r7, #16]
 8005b96:	f000 fa7e 	bl	8006096 <xQueueGiveMutexRecursive>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d00f      	beq.n	8005bc0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8005ba0:	f06f 0302 	mvn.w	r3, #2
 8005ba4:	617b      	str	r3, [r7, #20]
 8005ba6:	e00b      	b.n	8005bc0 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005ba8:	2300      	movs	r3, #0
 8005baa:	2200      	movs	r2, #0
 8005bac:	2100      	movs	r1, #0
 8005bae:	6938      	ldr	r0, [r7, #16]
 8005bb0:	f000 fade 	bl	8006170 <xQueueGenericSend>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d002      	beq.n	8005bc0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8005bba:	f06f 0302 	mvn.w	r3, #2
 8005bbe:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005bc0:	697b      	ldr	r3, [r7, #20]
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3718      	adds	r7, #24
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
	...

08005bcc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	4a06      	ldr	r2, [pc, #24]	@ (8005bf4 <vApplicationGetIdleTaskMemory+0x28>)
 8005bdc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	4a05      	ldr	r2, [pc, #20]	@ (8005bf8 <vApplicationGetIdleTaskMemory+0x2c>)
 8005be2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2280      	movs	r2, #128	@ 0x80
 8005be8:	601a      	str	r2, [r3, #0]
}
 8005bea:	bf00      	nop
 8005bec:	3714      	adds	r7, #20
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bc80      	pop	{r7}
 8005bf2:	4770      	bx	lr
 8005bf4:	200003bc 	.word	0x200003bc
 8005bf8:	20000418 	.word	0x20000418

08005bfc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	4a07      	ldr	r2, [pc, #28]	@ (8005c28 <vApplicationGetTimerTaskMemory+0x2c>)
 8005c0c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	4a06      	ldr	r2, [pc, #24]	@ (8005c2c <vApplicationGetTimerTaskMemory+0x30>)
 8005c12:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c1a:	601a      	str	r2, [r3, #0]
}
 8005c1c:	bf00      	nop
 8005c1e:	3714      	adds	r7, #20
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bc80      	pop	{r7}
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	20000618 	.word	0x20000618
 8005c2c:	20000674 	.word	0x20000674

08005c30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f103 0208 	add.w	r2, r3, #8
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f04f 32ff 	mov.w	r2, #4294967295
 8005c48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f103 0208 	add.w	r2, r3, #8
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f103 0208 	add.w	r2, r3, #8
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005c64:	bf00      	nop
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bc80      	pop	{r7}
 8005c6c:	4770      	bx	lr

08005c6e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005c6e:	b480      	push	{r7}
 8005c70:	b083      	sub	sp, #12
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bc80      	pop	{r7}
 8005c84:	4770      	bx	lr

08005c86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c86:	b480      	push	{r7}
 8005c88:	b085      	sub	sp, #20
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
 8005c8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	689a      	ldr	r2, [r3, #8]
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	683a      	ldr	r2, [r7, #0]
 8005caa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	683a      	ldr	r2, [r7, #0]
 8005cb0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	1c5a      	adds	r2, r3, #1
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	601a      	str	r2, [r3, #0]
}
 8005cc2:	bf00      	nop
 8005cc4:	3714      	adds	r7, #20
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bc80      	pop	{r7}
 8005cca:	4770      	bx	lr

08005ccc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce2:	d103      	bne.n	8005cec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	60fb      	str	r3, [r7, #12]
 8005cea:	e00c      	b.n	8005d06 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	3308      	adds	r3, #8
 8005cf0:	60fb      	str	r3, [r7, #12]
 8005cf2:	e002      	b.n	8005cfa <vListInsert+0x2e>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	60fb      	str	r3, [r7, #12]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d2f6      	bcs.n	8005cf4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	685a      	ldr	r2, [r3, #4]
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	683a      	ldr	r2, [r7, #0]
 8005d20:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	1c5a      	adds	r2, r3, #1
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	601a      	str	r2, [r3, #0]
}
 8005d32:	bf00      	nop
 8005d34:	3714      	adds	r7, #20
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bc80      	pop	{r7}
 8005d3a:	4770      	bx	lr

08005d3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b085      	sub	sp, #20
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	691b      	ldr	r3, [r3, #16]
 8005d48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	6892      	ldr	r2, [r2, #8]
 8005d52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	6852      	ldr	r2, [r2, #4]
 8005d5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d103      	bne.n	8005d70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	689a      	ldr	r2, [r3, #8]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	1e5a      	subs	r2, r3, #1
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bc80      	pop	{r7}
 8005d8c:	4770      	bx	lr

08005d8e <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b084      	sub	sp, #16
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
 8005d96:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10b      	bne.n	8005dba <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da6:	f383 8811 	msr	BASEPRI, r3
 8005daa:	f3bf 8f6f 	isb	sy
 8005dae:	f3bf 8f4f 	dsb	sy
 8005db2:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005db4:	bf00      	nop
 8005db6:	bf00      	nop
 8005db8:	e7fd      	b.n	8005db6 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005dba:	f002 fadf 	bl	800837c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dc6:	68f9      	ldr	r1, [r7, #12]
 8005dc8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005dca:	fb01 f303 	mul.w	r3, r1, r3
 8005dce:	441a      	add	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dea:	3b01      	subs	r3, #1
 8005dec:	68f9      	ldr	r1, [r7, #12]
 8005dee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005df0:	fb01 f303 	mul.w	r3, r1, r3
 8005df4:	441a      	add	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	22ff      	movs	r2, #255	@ 0xff
 8005dfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	22ff      	movs	r2, #255	@ 0xff
 8005e06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d109      	bne.n	8005e24 <xQueueGenericReset+0x96>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00f      	beq.n	8005e38 <xQueueGenericReset+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	3310      	adds	r3, #16
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f001 fab7 	bl	8007390 <xTaskRemoveFromEventList>
 8005e22:	e009      	b.n	8005e38 <xQueueGenericReset+0xaa>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	3310      	adds	r3, #16
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7ff ff01 	bl	8005c30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	3324      	adds	r3, #36	@ 0x24
 8005e32:	4618      	mov	r0, r3
 8005e34:	f7ff fefc 	bl	8005c30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005e38:	f002 fad0 	bl	80083dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005e3c:	2301      	movs	r3, #1
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3710      	adds	r7, #16
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}

08005e46 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b08e      	sub	sp, #56	@ 0x38
 8005e4a:	af02      	add	r7, sp, #8
 8005e4c:	60f8      	str	r0, [r7, #12]
 8005e4e:	60b9      	str	r1, [r7, #8]
 8005e50:	607a      	str	r2, [r7, #4]
 8005e52:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10b      	bne.n	8005e72 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e5e:	f383 8811 	msr	BASEPRI, r3
 8005e62:	f3bf 8f6f 	isb	sy
 8005e66:	f3bf 8f4f 	dsb	sy
 8005e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005e6c:	bf00      	nop
 8005e6e:	bf00      	nop
 8005e70:	e7fd      	b.n	8005e6e <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d10b      	bne.n	8005e90 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e7c:	f383 8811 	msr	BASEPRI, r3
 8005e80:	f3bf 8f6f 	isb	sy
 8005e84:	f3bf 8f4f 	dsb	sy
 8005e88:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005e8a:	bf00      	nop
 8005e8c:	bf00      	nop
 8005e8e:	e7fd      	b.n	8005e8c <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d002      	beq.n	8005e9c <xQueueGenericCreateStatic+0x56>
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d001      	beq.n	8005ea0 <xQueueGenericCreateStatic+0x5a>
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e000      	b.n	8005ea2 <xQueueGenericCreateStatic+0x5c>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10b      	bne.n	8005ebe <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eaa:	f383 8811 	msr	BASEPRI, r3
 8005eae:	f3bf 8f6f 	isb	sy
 8005eb2:	f3bf 8f4f 	dsb	sy
 8005eb6:	623b      	str	r3, [r7, #32]
}
 8005eb8:	bf00      	nop
 8005eba:	bf00      	nop
 8005ebc:	e7fd      	b.n	8005eba <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d102      	bne.n	8005eca <xQueueGenericCreateStatic+0x84>
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d101      	bne.n	8005ece <xQueueGenericCreateStatic+0x88>
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e000      	b.n	8005ed0 <xQueueGenericCreateStatic+0x8a>
 8005ece:	2300      	movs	r3, #0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d10b      	bne.n	8005eec <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed8:	f383 8811 	msr	BASEPRI, r3
 8005edc:	f3bf 8f6f 	isb	sy
 8005ee0:	f3bf 8f4f 	dsb	sy
 8005ee4:	61fb      	str	r3, [r7, #28]
}
 8005ee6:	bf00      	nop
 8005ee8:	bf00      	nop
 8005eea:	e7fd      	b.n	8005ee8 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005eec:	2350      	movs	r3, #80	@ 0x50
 8005eee:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	2b50      	cmp	r3, #80	@ 0x50
 8005ef4:	d00b      	beq.n	8005f0e <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efa:	f383 8811 	msr	BASEPRI, r3
 8005efe:	f3bf 8f6f 	isb	sy
 8005f02:	f3bf 8f4f 	dsb	sy
 8005f06:	61bb      	str	r3, [r7, #24]
}
 8005f08:	bf00      	nop
 8005f0a:	bf00      	nop
 8005f0c:	e7fd      	b.n	8005f0a <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005f0e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00d      	beq.n	8005f36 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f22:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f28:	9300      	str	r3, [sp, #0]
 8005f2a:	4613      	mov	r3, r2
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	68b9      	ldr	r1, [r7, #8]
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f000 f840 	bl	8005fb6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005f36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3730      	adds	r7, #48	@ 0x30
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b08a      	sub	sp, #40	@ 0x28
 8005f44:	af02      	add	r7, sp, #8
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d10b      	bne.n	8005f6c <xQueueGenericCreate+0x2c>
	__asm volatile
 8005f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f58:	f383 8811 	msr	BASEPRI, r3
 8005f5c:	f3bf 8f6f 	isb	sy
 8005f60:	f3bf 8f4f 	dsb	sy
 8005f64:	613b      	str	r3, [r7, #16]
}
 8005f66:	bf00      	nop
 8005f68:	bf00      	nop
 8005f6a:	e7fd      	b.n	8005f68 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	68ba      	ldr	r2, [r7, #8]
 8005f70:	fb02 f303 	mul.w	r3, r2, r3
 8005f74:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	3350      	adds	r3, #80	@ 0x50
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f002 fb00 	bl	8008580 <pvPortMalloc>
 8005f80:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d011      	beq.n	8005fac <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	3350      	adds	r3, #80	@ 0x50
 8005f90:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005f9a:	79fa      	ldrb	r2, [r7, #7]
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	697a      	ldr	r2, [r7, #20]
 8005fa4:	68b9      	ldr	r1, [r7, #8]
 8005fa6:	68f8      	ldr	r0, [r7, #12]
 8005fa8:	f000 f805 	bl	8005fb6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005fac:	69bb      	ldr	r3, [r7, #24]
	}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3720      	adds	r7, #32
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b084      	sub	sp, #16
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	607a      	str	r2, [r7, #4]
 8005fc2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d103      	bne.n	8005fd2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	69ba      	ldr	r2, [r7, #24]
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	e002      	b.n	8005fd8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	68ba      	ldr	r2, [r7, #8]
 8005fe2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	69b8      	ldr	r0, [r7, #24]
 8005fe8:	f7ff fed1 	bl	8005d8e <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005fec:	69bb      	ldr	r3, [r7, #24]
 8005fee:	78fa      	ldrb	r2, [r7, #3]
 8005ff0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005ff4:	bf00      	nop
 8005ff6:	3710      	adds	r7, #16
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b082      	sub	sp, #8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00e      	beq.n	8006028 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2200      	movs	r2, #0
 800600e:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800601c:	2300      	movs	r3, #0
 800601e:	2200      	movs	r2, #0
 8006020:	2100      	movs	r1, #0
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 f8a4 	bl	8006170 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006028:	bf00      	nop
 800602a:	3708      	adds	r7, #8
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}

08006030 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006030:	b580      	push	{r7, lr}
 8006032:	b086      	sub	sp, #24
 8006034:	af00      	add	r7, sp, #0
 8006036:	4603      	mov	r3, r0
 8006038:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800603a:	2301      	movs	r3, #1
 800603c:	617b      	str	r3, [r7, #20]
 800603e:	2300      	movs	r3, #0
 8006040:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006042:	79fb      	ldrb	r3, [r7, #7]
 8006044:	461a      	mov	r2, r3
 8006046:	6939      	ldr	r1, [r7, #16]
 8006048:	6978      	ldr	r0, [r7, #20]
 800604a:	f7ff ff79 	bl	8005f40 <xQueueGenericCreate>
 800604e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006050:	68f8      	ldr	r0, [r7, #12]
 8006052:	f7ff ffd3 	bl	8005ffc <prvInitialiseMutex>

		return xNewQueue;
 8006056:	68fb      	ldr	r3, [r7, #12]
	}
 8006058:	4618      	mov	r0, r3
 800605a:	3718      	adds	r7, #24
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006060:	b580      	push	{r7, lr}
 8006062:	b088      	sub	sp, #32
 8006064:	af02      	add	r7, sp, #8
 8006066:	4603      	mov	r3, r0
 8006068:	6039      	str	r1, [r7, #0]
 800606a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800606c:	2301      	movs	r3, #1
 800606e:	617b      	str	r3, [r7, #20]
 8006070:	2300      	movs	r3, #0
 8006072:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006074:	79fb      	ldrb	r3, [r7, #7]
 8006076:	9300      	str	r3, [sp, #0]
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	2200      	movs	r2, #0
 800607c:	6939      	ldr	r1, [r7, #16]
 800607e:	6978      	ldr	r0, [r7, #20]
 8006080:	f7ff fee1 	bl	8005e46 <xQueueGenericCreateStatic>
 8006084:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f7ff ffb8 	bl	8005ffc <prvInitialiseMutex>

		return xNewQueue;
 800608c:	68fb      	ldr	r3, [r7, #12]
	}
 800608e:	4618      	mov	r0, r3
 8006090:	3718      	adds	r7, #24
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8006096:	b590      	push	{r4, r7, lr}
 8006098:	b087      	sub	sp, #28
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d10b      	bne.n	80060c0 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80060a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ac:	f383 8811 	msr	BASEPRI, r3
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	60fb      	str	r3, [r7, #12]
}
 80060ba:	bf00      	nop
 80060bc:	bf00      	nop
 80060be:	e7fd      	b.n	80060bc <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	689c      	ldr	r4, [r3, #8]
 80060c4:	f001 fb1e 	bl	8007704 <xTaskGetCurrentTaskHandle>
 80060c8:	4603      	mov	r3, r0
 80060ca:	429c      	cmp	r4, r3
 80060cc:	d111      	bne.n	80060f2 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	1e5a      	subs	r2, r3, #1
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d105      	bne.n	80060ec <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80060e0:	2300      	movs	r3, #0
 80060e2:	2200      	movs	r2, #0
 80060e4:	2100      	movs	r1, #0
 80060e6:	6938      	ldr	r0, [r7, #16]
 80060e8:	f000 f842 	bl	8006170 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80060ec:	2301      	movs	r3, #1
 80060ee:	617b      	str	r3, [r7, #20]
 80060f0:	e001      	b.n	80060f6 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80060f2:	2300      	movs	r3, #0
 80060f4:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80060f6:	697b      	ldr	r3, [r7, #20]
	}
 80060f8:	4618      	mov	r0, r3
 80060fa:	371c      	adds	r7, #28
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd90      	pop	{r4, r7, pc}

08006100 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006100:	b590      	push	{r4, r7, lr}
 8006102:	b087      	sub	sp, #28
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d10b      	bne.n	800612c <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8006114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006118:	f383 8811 	msr	BASEPRI, r3
 800611c:	f3bf 8f6f 	isb	sy
 8006120:	f3bf 8f4f 	dsb	sy
 8006124:	60fb      	str	r3, [r7, #12]
}
 8006126:	bf00      	nop
 8006128:	bf00      	nop
 800612a:	e7fd      	b.n	8006128 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	689c      	ldr	r4, [r3, #8]
 8006130:	f001 fae8 	bl	8007704 <xTaskGetCurrentTaskHandle>
 8006134:	4603      	mov	r3, r0
 8006136:	429c      	cmp	r4, r3
 8006138:	d107      	bne.n	800614a <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	1c5a      	adds	r2, r3, #1
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006144:	2301      	movs	r3, #1
 8006146:	617b      	str	r3, [r7, #20]
 8006148:	e00c      	b.n	8006164 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800614a:	6839      	ldr	r1, [r7, #0]
 800614c:	6938      	ldr	r0, [r7, #16]
 800614e:	f000 fa6f 	bl	8006630 <xQueueSemaphoreTake>
 8006152:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d004      	beq.n	8006164 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	1c5a      	adds	r2, r3, #1
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006164:	697b      	ldr	r3, [r7, #20]
	}
 8006166:	4618      	mov	r0, r3
 8006168:	371c      	adds	r7, #28
 800616a:	46bd      	mov	sp, r7
 800616c:	bd90      	pop	{r4, r7, pc}
	...

08006170 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b08e      	sub	sp, #56	@ 0x38
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
 800617c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800617e:	2300      	movs	r3, #0
 8006180:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006188:	2b00      	cmp	r3, #0
 800618a:	d10b      	bne.n	80061a4 <xQueueGenericSend+0x34>
	__asm volatile
 800618c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006190:	f383 8811 	msr	BASEPRI, r3
 8006194:	f3bf 8f6f 	isb	sy
 8006198:	f3bf 8f4f 	dsb	sy
 800619c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800619e:	bf00      	nop
 80061a0:	bf00      	nop
 80061a2:	e7fd      	b.n	80061a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d103      	bne.n	80061b2 <xQueueGenericSend+0x42>
 80061aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d101      	bne.n	80061b6 <xQueueGenericSend+0x46>
 80061b2:	2301      	movs	r3, #1
 80061b4:	e000      	b.n	80061b8 <xQueueGenericSend+0x48>
 80061b6:	2300      	movs	r3, #0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d10b      	bne.n	80061d4 <xQueueGenericSend+0x64>
	__asm volatile
 80061bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061c0:	f383 8811 	msr	BASEPRI, r3
 80061c4:	f3bf 8f6f 	isb	sy
 80061c8:	f3bf 8f4f 	dsb	sy
 80061cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80061ce:	bf00      	nop
 80061d0:	bf00      	nop
 80061d2:	e7fd      	b.n	80061d0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d103      	bne.n	80061e2 <xQueueGenericSend+0x72>
 80061da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d101      	bne.n	80061e6 <xQueueGenericSend+0x76>
 80061e2:	2301      	movs	r3, #1
 80061e4:	e000      	b.n	80061e8 <xQueueGenericSend+0x78>
 80061e6:	2300      	movs	r3, #0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d10b      	bne.n	8006204 <xQueueGenericSend+0x94>
	__asm volatile
 80061ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f0:	f383 8811 	msr	BASEPRI, r3
 80061f4:	f3bf 8f6f 	isb	sy
 80061f8:	f3bf 8f4f 	dsb	sy
 80061fc:	623b      	str	r3, [r7, #32]
}
 80061fe:	bf00      	nop
 8006200:	bf00      	nop
 8006202:	e7fd      	b.n	8006200 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006204:	f001 fa8c 	bl	8007720 <xTaskGetSchedulerState>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d102      	bne.n	8006214 <xQueueGenericSend+0xa4>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d101      	bne.n	8006218 <xQueueGenericSend+0xa8>
 8006214:	2301      	movs	r3, #1
 8006216:	e000      	b.n	800621a <xQueueGenericSend+0xaa>
 8006218:	2300      	movs	r3, #0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10b      	bne.n	8006236 <xQueueGenericSend+0xc6>
	__asm volatile
 800621e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006222:	f383 8811 	msr	BASEPRI, r3
 8006226:	f3bf 8f6f 	isb	sy
 800622a:	f3bf 8f4f 	dsb	sy
 800622e:	61fb      	str	r3, [r7, #28]
}
 8006230:	bf00      	nop
 8006232:	bf00      	nop
 8006234:	e7fd      	b.n	8006232 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006236:	f002 f8a1 	bl	800837c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800623a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800623e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006242:	429a      	cmp	r2, r3
 8006244:	d302      	bcc.n	800624c <xQueueGenericSend+0xdc>
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	2b02      	cmp	r3, #2
 800624a:	d112      	bne.n	8006272 <xQueueGenericSend+0x102>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800624c:	683a      	ldr	r2, [r7, #0]
 800624e:	68b9      	ldr	r1, [r7, #8]
 8006250:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006252:	f000 fb08 	bl	8006866 <prvCopyDataToQueue>
 8006256:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800625c:	2b00      	cmp	r3, #0
 800625e:	d004      	beq.n	800626a <xQueueGenericSend+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006262:	3324      	adds	r3, #36	@ 0x24
 8006264:	4618      	mov	r0, r3
 8006266:	f001 f893 	bl	8007390 <xTaskRemoveFromEventList>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800626a:	f002 f8b7 	bl	80083dc <vPortExitCritical>
				return pdPASS;
 800626e:	2301      	movs	r3, #1
 8006270:	e062      	b.n	8006338 <xQueueGenericSend+0x1c8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d103      	bne.n	8006280 <xQueueGenericSend+0x110>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006278:	f002 f8b0 	bl	80083dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800627c:	2300      	movs	r3, #0
 800627e:	e05b      	b.n	8006338 <xQueueGenericSend+0x1c8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006282:	2b00      	cmp	r3, #0
 8006284:	d106      	bne.n	8006294 <xQueueGenericSend+0x124>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006286:	f107 0314 	add.w	r3, r7, #20
 800628a:	4618      	mov	r0, r3
 800628c:	f001 f8e4 	bl	8007458 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006290:	2301      	movs	r3, #1
 8006292:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006294:	f002 f8a2 	bl	80083dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006298:	f000 fe86 	bl	8006fa8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800629c:	f002 f86e 	bl	800837c <vPortEnterCritical>
 80062a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062a6:	b25b      	sxtb	r3, r3
 80062a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ac:	d103      	bne.n	80062b6 <xQueueGenericSend+0x146>
 80062ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b0:	2200      	movs	r2, #0
 80062b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062bc:	b25b      	sxtb	r3, r3
 80062be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c2:	d103      	bne.n	80062cc <xQueueGenericSend+0x15c>
 80062c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062cc:	f002 f886 	bl	80083dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062d0:	1d3a      	adds	r2, r7, #4
 80062d2:	f107 0314 	add.w	r3, r7, #20
 80062d6:	4611      	mov	r1, r2
 80062d8:	4618      	mov	r0, r3
 80062da:	f001 f8d3 	bl	8007484 <xTaskCheckForTimeOut>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d123      	bne.n	800632c <xQueueGenericSend+0x1bc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80062e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80062e6:	f000 fbb6 	bl	8006a56 <prvIsQueueFull>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d017      	beq.n	8006320 <xQueueGenericSend+0x1b0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80062f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f2:	3310      	adds	r3, #16
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	4611      	mov	r1, r2
 80062f8:	4618      	mov	r0, r3
 80062fa:	f000 fff7 	bl	80072ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80062fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006300:	f000 fb41 	bl	8006986 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006304:	f000 fe5e 	bl	8006fc4 <xTaskResumeAll>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d193      	bne.n	8006236 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800630e:	4b0c      	ldr	r3, [pc, #48]	@ (8006340 <xQueueGenericSend+0x1d0>)
 8006310:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006314:	601a      	str	r2, [r3, #0]
 8006316:	f3bf 8f4f 	dsb	sy
 800631a:	f3bf 8f6f 	isb	sy
 800631e:	e78a      	b.n	8006236 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006320:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006322:	f000 fb30 	bl	8006986 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006326:	f000 fe4d 	bl	8006fc4 <xTaskResumeAll>
 800632a:	e784      	b.n	8006236 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800632c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800632e:	f000 fb2a 	bl	8006986 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006332:	f000 fe47 	bl	8006fc4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006336:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006338:	4618      	mov	r0, r3
 800633a:	3738      	adds	r7, #56	@ 0x38
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	e000ed04 	.word	0xe000ed04

08006344 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b090      	sub	sp, #64	@ 0x40
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
 8006350:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006358:	2b00      	cmp	r3, #0
 800635a:	d10b      	bne.n	8006374 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800635c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006360:	f383 8811 	msr	BASEPRI, r3
 8006364:	f3bf 8f6f 	isb	sy
 8006368:	f3bf 8f4f 	dsb	sy
 800636c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800636e:	bf00      	nop
 8006370:	bf00      	nop
 8006372:	e7fd      	b.n	8006370 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d103      	bne.n	8006382 <xQueueGenericSendFromISR+0x3e>
 800637a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800637c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800637e:	2b00      	cmp	r3, #0
 8006380:	d101      	bne.n	8006386 <xQueueGenericSendFromISR+0x42>
 8006382:	2301      	movs	r3, #1
 8006384:	e000      	b.n	8006388 <xQueueGenericSendFromISR+0x44>
 8006386:	2300      	movs	r3, #0
 8006388:	2b00      	cmp	r3, #0
 800638a:	d10b      	bne.n	80063a4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800638c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006390:	f383 8811 	msr	BASEPRI, r3
 8006394:	f3bf 8f6f 	isb	sy
 8006398:	f3bf 8f4f 	dsb	sy
 800639c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800639e:	bf00      	nop
 80063a0:	bf00      	nop
 80063a2:	e7fd      	b.n	80063a0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	2b02      	cmp	r3, #2
 80063a8:	d103      	bne.n	80063b2 <xQueueGenericSendFromISR+0x6e>
 80063aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d101      	bne.n	80063b6 <xQueueGenericSendFromISR+0x72>
 80063b2:	2301      	movs	r3, #1
 80063b4:	e000      	b.n	80063b8 <xQueueGenericSendFromISR+0x74>
 80063b6:	2300      	movs	r3, #0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d10b      	bne.n	80063d4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80063bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c0:	f383 8811 	msr	BASEPRI, r3
 80063c4:	f3bf 8f6f 	isb	sy
 80063c8:	f3bf 8f4f 	dsb	sy
 80063cc:	623b      	str	r3, [r7, #32]
}
 80063ce:	bf00      	nop
 80063d0:	bf00      	nop
 80063d2:	e7fd      	b.n	80063d0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80063d4:	f002 f894 	bl	8008500 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80063d8:	f3ef 8211 	mrs	r2, BASEPRI
 80063dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e0:	f383 8811 	msr	BASEPRI, r3
 80063e4:	f3bf 8f6f 	isb	sy
 80063e8:	f3bf 8f4f 	dsb	sy
 80063ec:	61fa      	str	r2, [r7, #28]
 80063ee:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80063f0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80063f2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80063f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d302      	bcc.n	8006406 <xQueueGenericSendFromISR+0xc2>
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	2b02      	cmp	r3, #2
 8006404:	d12f      	bne.n	8006466 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006408:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800640c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006414:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006416:	683a      	ldr	r2, [r7, #0]
 8006418:	68b9      	ldr	r1, [r7, #8]
 800641a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800641c:	f000 fa23 	bl	8006866 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006420:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006428:	d112      	bne.n	8006450 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800642a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800642c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642e:	2b00      	cmp	r3, #0
 8006430:	d016      	beq.n	8006460 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006434:	3324      	adds	r3, #36	@ 0x24
 8006436:	4618      	mov	r0, r3
 8006438:	f000 ffaa 	bl	8007390 <xTaskRemoveFromEventList>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00e      	beq.n	8006460 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d00b      	beq.n	8006460 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	601a      	str	r2, [r3, #0]
 800644e:	e007      	b.n	8006460 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006450:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006454:	3301      	adds	r3, #1
 8006456:	b2db      	uxtb	r3, r3
 8006458:	b25a      	sxtb	r2, r3
 800645a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800645c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006460:	2301      	movs	r3, #1
 8006462:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006464:	e001      	b.n	800646a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006466:	2300      	movs	r3, #0
 8006468:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800646a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800646c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006474:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006476:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006478:	4618      	mov	r0, r3
 800647a:	3740      	adds	r7, #64	@ 0x40
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b08c      	sub	sp, #48	@ 0x30
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800648c:	2300      	movs	r3, #0
 800648e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10b      	bne.n	80064b2 <xQueueReceive+0x32>
	__asm volatile
 800649a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800649e:	f383 8811 	msr	BASEPRI, r3
 80064a2:	f3bf 8f6f 	isb	sy
 80064a6:	f3bf 8f4f 	dsb	sy
 80064aa:	623b      	str	r3, [r7, #32]
}
 80064ac:	bf00      	nop
 80064ae:	bf00      	nop
 80064b0:	e7fd      	b.n	80064ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d103      	bne.n	80064c0 <xQueueReceive+0x40>
 80064b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d101      	bne.n	80064c4 <xQueueReceive+0x44>
 80064c0:	2301      	movs	r3, #1
 80064c2:	e000      	b.n	80064c6 <xQueueReceive+0x46>
 80064c4:	2300      	movs	r3, #0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d10b      	bne.n	80064e2 <xQueueReceive+0x62>
	__asm volatile
 80064ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ce:	f383 8811 	msr	BASEPRI, r3
 80064d2:	f3bf 8f6f 	isb	sy
 80064d6:	f3bf 8f4f 	dsb	sy
 80064da:	61fb      	str	r3, [r7, #28]
}
 80064dc:	bf00      	nop
 80064de:	bf00      	nop
 80064e0:	e7fd      	b.n	80064de <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80064e2:	f001 f91d 	bl	8007720 <xTaskGetSchedulerState>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d102      	bne.n	80064f2 <xQueueReceive+0x72>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d101      	bne.n	80064f6 <xQueueReceive+0x76>
 80064f2:	2301      	movs	r3, #1
 80064f4:	e000      	b.n	80064f8 <xQueueReceive+0x78>
 80064f6:	2300      	movs	r3, #0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d10b      	bne.n	8006514 <xQueueReceive+0x94>
	__asm volatile
 80064fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006500:	f383 8811 	msr	BASEPRI, r3
 8006504:	f3bf 8f6f 	isb	sy
 8006508:	f3bf 8f4f 	dsb	sy
 800650c:	61bb      	str	r3, [r7, #24]
}
 800650e:	bf00      	nop
 8006510:	bf00      	nop
 8006512:	e7fd      	b.n	8006510 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006514:	f001 ff32 	bl	800837c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800651a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800651c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800651e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006520:	2b00      	cmp	r3, #0
 8006522:	d014      	beq.n	800654e <xQueueReceive+0xce>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006524:	68b9      	ldr	r1, [r7, #8]
 8006526:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006528:	f000 fa07 	bl	800693a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800652c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652e:	1e5a      	subs	r2, r3, #1
 8006530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006532:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d004      	beq.n	8006546 <xQueueReceive+0xc6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800653c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800653e:	3310      	adds	r3, #16
 8006540:	4618      	mov	r0, r3
 8006542:	f000 ff25 	bl	8007390 <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006546:	f001 ff49 	bl	80083dc <vPortExitCritical>
				return pdPASS;
 800654a:	2301      	movs	r3, #1
 800654c:	e069      	b.n	8006622 <xQueueReceive+0x1a2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d103      	bne.n	800655c <xQueueReceive+0xdc>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006554:	f001 ff42 	bl	80083dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006558:	2300      	movs	r3, #0
 800655a:	e062      	b.n	8006622 <xQueueReceive+0x1a2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800655c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800655e:	2b00      	cmp	r3, #0
 8006560:	d106      	bne.n	8006570 <xQueueReceive+0xf0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006562:	f107 0310 	add.w	r3, r7, #16
 8006566:	4618      	mov	r0, r3
 8006568:	f000 ff76 	bl	8007458 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800656c:	2301      	movs	r3, #1
 800656e:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006570:	f001 ff34 	bl	80083dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006574:	f000 fd18 	bl	8006fa8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006578:	f001 ff00 	bl	800837c <vPortEnterCritical>
 800657c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006582:	b25b      	sxtb	r3, r3
 8006584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006588:	d103      	bne.n	8006592 <xQueueReceive+0x112>
 800658a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800658c:	2200      	movs	r2, #0
 800658e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006594:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006598:	b25b      	sxtb	r3, r3
 800659a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800659e:	d103      	bne.n	80065a8 <xQueueReceive+0x128>
 80065a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a2:	2200      	movs	r2, #0
 80065a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065a8:	f001 ff18 	bl	80083dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80065ac:	1d3a      	adds	r2, r7, #4
 80065ae:	f107 0310 	add.w	r3, r7, #16
 80065b2:	4611      	mov	r1, r2
 80065b4:	4618      	mov	r0, r3
 80065b6:	f000 ff65 	bl	8007484 <xTaskCheckForTimeOut>
 80065ba:	4603      	mov	r3, r0
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d123      	bne.n	8006608 <xQueueReceive+0x188>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065c2:	f000 fa32 	bl	8006a2a <prvIsQueueEmpty>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d017      	beq.n	80065fc <xQueueReceive+0x17c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80065cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ce:	3324      	adds	r3, #36	@ 0x24
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	4611      	mov	r1, r2
 80065d4:	4618      	mov	r0, r3
 80065d6:	f000 fe89 	bl	80072ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80065da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065dc:	f000 f9d3 	bl	8006986 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80065e0:	f000 fcf0 	bl	8006fc4 <xTaskResumeAll>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d194      	bne.n	8006514 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80065ea:	4b10      	ldr	r3, [pc, #64]	@ (800662c <xQueueReceive+0x1ac>)
 80065ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065f0:	601a      	str	r2, [r3, #0]
 80065f2:	f3bf 8f4f 	dsb	sy
 80065f6:	f3bf 8f6f 	isb	sy
 80065fa:	e78b      	b.n	8006514 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80065fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80065fe:	f000 f9c2 	bl	8006986 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006602:	f000 fcdf 	bl	8006fc4 <xTaskResumeAll>
 8006606:	e785      	b.n	8006514 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006608:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800660a:	f000 f9bc 	bl	8006986 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800660e:	f000 fcd9 	bl	8006fc4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006612:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006614:	f000 fa09 	bl	8006a2a <prvIsQueueEmpty>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	f43f af7a 	beq.w	8006514 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006620:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006622:	4618      	mov	r0, r3
 8006624:	3730      	adds	r7, #48	@ 0x30
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	e000ed04 	.word	0xe000ed04

08006630 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b08e      	sub	sp, #56	@ 0x38
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800663a:	2300      	movs	r3, #0
 800663c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006642:	2300      	movs	r3, #0
 8006644:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006648:	2b00      	cmp	r3, #0
 800664a:	d10b      	bne.n	8006664 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800664c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006650:	f383 8811 	msr	BASEPRI, r3
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	f3bf 8f4f 	dsb	sy
 800665c:	623b      	str	r3, [r7, #32]
}
 800665e:	bf00      	nop
 8006660:	bf00      	nop
 8006662:	e7fd      	b.n	8006660 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006668:	2b00      	cmp	r3, #0
 800666a:	d00b      	beq.n	8006684 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800666c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006670:	f383 8811 	msr	BASEPRI, r3
 8006674:	f3bf 8f6f 	isb	sy
 8006678:	f3bf 8f4f 	dsb	sy
 800667c:	61fb      	str	r3, [r7, #28]
}
 800667e:	bf00      	nop
 8006680:	bf00      	nop
 8006682:	e7fd      	b.n	8006680 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006684:	f001 f84c 	bl	8007720 <xTaskGetSchedulerState>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d102      	bne.n	8006694 <xQueueSemaphoreTake+0x64>
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d101      	bne.n	8006698 <xQueueSemaphoreTake+0x68>
 8006694:	2301      	movs	r3, #1
 8006696:	e000      	b.n	800669a <xQueueSemaphoreTake+0x6a>
 8006698:	2300      	movs	r3, #0
 800669a:	2b00      	cmp	r3, #0
 800669c:	d10b      	bne.n	80066b6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800669e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a2:	f383 8811 	msr	BASEPRI, r3
 80066a6:	f3bf 8f6f 	isb	sy
 80066aa:	f3bf 8f4f 	dsb	sy
 80066ae:	61bb      	str	r3, [r7, #24]
}
 80066b0:	bf00      	nop
 80066b2:	bf00      	nop
 80066b4:	e7fd      	b.n	80066b2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80066b6:	f001 fe61 	bl	800837c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80066ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066be:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80066c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d019      	beq.n	80066fa <xQueueSemaphoreTake+0xca>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80066c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c8:	1e5a      	subs	r2, r3, #1
 80066ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066cc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80066ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d104      	bne.n	80066e0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80066d6:	f001 f99d 	bl	8007a14 <pvTaskIncrementMutexHeldCount>
 80066da:	4602      	mov	r2, r0
 80066dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066de:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066e2:	691b      	ldr	r3, [r3, #16]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d004      	beq.n	80066f2 <xQueueSemaphoreTake+0xc2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ea:	3310      	adds	r3, #16
 80066ec:	4618      	mov	r0, r3
 80066ee:	f000 fe4f 	bl	8007390 <xTaskRemoveFromEventList>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80066f2:	f001 fe73 	bl	80083dc <vPortExitCritical>
				return pdPASS;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e098      	b.n	800682c <xQueueSemaphoreTake+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d112      	bne.n	8006726 <xQueueSemaphoreTake+0xf6>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00b      	beq.n	800671e <xQueueSemaphoreTake+0xee>
	__asm volatile
 8006706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800670a:	f383 8811 	msr	BASEPRI, r3
 800670e:	f3bf 8f6f 	isb	sy
 8006712:	f3bf 8f4f 	dsb	sy
 8006716:	617b      	str	r3, [r7, #20]
}
 8006718:	bf00      	nop
 800671a:	bf00      	nop
 800671c:	e7fd      	b.n	800671a <xQueueSemaphoreTake+0xea>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800671e:	f001 fe5d 	bl	80083dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006722:	2300      	movs	r3, #0
 8006724:	e082      	b.n	800682c <xQueueSemaphoreTake+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006728:	2b00      	cmp	r3, #0
 800672a:	d106      	bne.n	800673a <xQueueSemaphoreTake+0x10a>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800672c:	f107 030c 	add.w	r3, r7, #12
 8006730:	4618      	mov	r0, r3
 8006732:	f000 fe91 	bl	8007458 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006736:	2301      	movs	r3, #1
 8006738:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800673a:	f001 fe4f 	bl	80083dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800673e:	f000 fc33 	bl	8006fa8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006742:	f001 fe1b 	bl	800837c <vPortEnterCritical>
 8006746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006748:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800674c:	b25b      	sxtb	r3, r3
 800674e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006752:	d103      	bne.n	800675c <xQueueSemaphoreTake+0x12c>
 8006754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006756:	2200      	movs	r2, #0
 8006758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800675c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800675e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006762:	b25b      	sxtb	r3, r3
 8006764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006768:	d103      	bne.n	8006772 <xQueueSemaphoreTake+0x142>
 800676a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800676c:	2200      	movs	r2, #0
 800676e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006772:	f001 fe33 	bl	80083dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006776:	463a      	mov	r2, r7
 8006778:	f107 030c 	add.w	r3, r7, #12
 800677c:	4611      	mov	r1, r2
 800677e:	4618      	mov	r0, r3
 8006780:	f000 fe80 	bl	8007484 <xTaskCheckForTimeOut>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d132      	bne.n	80067f0 <xQueueSemaphoreTake+0x1c0>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800678a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800678c:	f000 f94d 	bl	8006a2a <prvIsQueueEmpty>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	d026      	beq.n	80067e4 <xQueueSemaphoreTake+0x1b4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d109      	bne.n	80067b2 <xQueueSemaphoreTake+0x182>
					{
						taskENTER_CRITICAL();
 800679e:	f001 fded 	bl	800837c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80067a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	4618      	mov	r0, r3
 80067a8:	f000 ffd8 	bl	800775c <xTaskPriorityInherit>
 80067ac:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80067ae:	f001 fe15 	bl	80083dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80067b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067b4:	3324      	adds	r3, #36	@ 0x24
 80067b6:	683a      	ldr	r2, [r7, #0]
 80067b8:	4611      	mov	r1, r2
 80067ba:	4618      	mov	r0, r3
 80067bc:	f000 fd96 	bl	80072ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80067c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80067c2:	f000 f8e0 	bl	8006986 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80067c6:	f000 fbfd 	bl	8006fc4 <xTaskResumeAll>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	f47f af72 	bne.w	80066b6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80067d2:	4b18      	ldr	r3, [pc, #96]	@ (8006834 <xQueueSemaphoreTake+0x204>)
 80067d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067d8:	601a      	str	r2, [r3, #0]
 80067da:	f3bf 8f4f 	dsb	sy
 80067de:	f3bf 8f6f 	isb	sy
 80067e2:	e768      	b.n	80066b6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80067e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80067e6:	f000 f8ce 	bl	8006986 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80067ea:	f000 fbeb 	bl	8006fc4 <xTaskResumeAll>
 80067ee:	e762      	b.n	80066b6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80067f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80067f2:	f000 f8c8 	bl	8006986 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80067f6:	f000 fbe5 	bl	8006fc4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80067fc:	f000 f915 	bl	8006a2a <prvIsQueueEmpty>
 8006800:	4603      	mov	r3, r0
 8006802:	2b00      	cmp	r3, #0
 8006804:	f43f af57 	beq.w	80066b6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800680a:	2b00      	cmp	r3, #0
 800680c:	d00d      	beq.n	800682a <xQueueSemaphoreTake+0x1fa>
					{
						taskENTER_CRITICAL();
 800680e:	f001 fdb5 	bl	800837c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006812:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006814:	f000 f810 	bl	8006838 <prvGetDisinheritPriorityAfterTimeout>
 8006818:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800681a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006820:	4618      	mov	r0, r3
 8006822:	f001 f873 	bl	800790c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006826:	f001 fdd9 	bl	80083dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800682a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800682c:	4618      	mov	r0, r3
 800682e:	3738      	adds	r7, #56	@ 0x38
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}
 8006834:	e000ed04 	.word	0xe000ed04

08006838 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006844:	2b00      	cmp	r3, #0
 8006846:	d006      	beq.n	8006856 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006852:	60fb      	str	r3, [r7, #12]
 8006854:	e001      	b.n	800685a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006856:	2300      	movs	r3, #0
 8006858:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800685a:	68fb      	ldr	r3, [r7, #12]
	}
 800685c:	4618      	mov	r0, r3
 800685e:	3714      	adds	r7, #20
 8006860:	46bd      	mov	sp, r7
 8006862:	bc80      	pop	{r7}
 8006864:	4770      	bx	lr

08006866 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006866:	b580      	push	{r7, lr}
 8006868:	b086      	sub	sp, #24
 800686a:	af00      	add	r7, sp, #0
 800686c:	60f8      	str	r0, [r7, #12]
 800686e:	60b9      	str	r1, [r7, #8]
 8006870:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006872:	2300      	movs	r3, #0
 8006874:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800687a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006880:	2b00      	cmp	r3, #0
 8006882:	d10d      	bne.n	80068a0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d14d      	bne.n	8006928 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	4618      	mov	r0, r3
 8006892:	f000 ffcb 	bl	800782c <xTaskPriorityDisinherit>
 8006896:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2200      	movs	r2, #0
 800689c:	609a      	str	r2, [r3, #8]
 800689e:	e043      	b.n	8006928 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d119      	bne.n	80068da <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6858      	ldr	r0, [r3, #4]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ae:	461a      	mov	r2, r3
 80068b0:	68b9      	ldr	r1, [r7, #8]
 80068b2:	f003 f91c 	bl	8009aee <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	685a      	ldr	r2, [r3, #4]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068be:	441a      	add	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	685a      	ldr	r2, [r3, #4]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d32b      	bcc.n	8006928 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	605a      	str	r2, [r3, #4]
 80068d8:	e026      	b.n	8006928 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	68d8      	ldr	r0, [r3, #12]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e2:	461a      	mov	r2, r3
 80068e4:	68b9      	ldr	r1, [r7, #8]
 80068e6:	f003 f902 	bl	8009aee <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	68da      	ldr	r2, [r3, #12]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f2:	425b      	negs	r3, r3
 80068f4:	441a      	add	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	68da      	ldr	r2, [r3, #12]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	429a      	cmp	r2, r3
 8006904:	d207      	bcs.n	8006916 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	689a      	ldr	r2, [r3, #8]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800690e:	425b      	negs	r3, r3
 8006910:	441a      	add	r2, r3
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2b02      	cmp	r3, #2
 800691a:	d105      	bne.n	8006928 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d002      	beq.n	8006928 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	3b01      	subs	r3, #1
 8006926:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	1c5a      	adds	r2, r3, #1
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006930:	697b      	ldr	r3, [r7, #20]
}
 8006932:	4618      	mov	r0, r3
 8006934:	3718      	adds	r7, #24
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}

0800693a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800693a:	b580      	push	{r7, lr}
 800693c:	b082      	sub	sp, #8
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
 8006942:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006948:	2b00      	cmp	r3, #0
 800694a:	d018      	beq.n	800697e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	68da      	ldr	r2, [r3, #12]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006954:	441a      	add	r2, r3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	68da      	ldr	r2, [r3, #12]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	429a      	cmp	r2, r3
 8006964:	d303      	bcc.n	800696e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	68d9      	ldr	r1, [r3, #12]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006976:	461a      	mov	r2, r3
 8006978:	6838      	ldr	r0, [r7, #0]
 800697a:	f003 f8b8 	bl	8009aee <memcpy>
	}
}
 800697e:	bf00      	nop
 8006980:	3708      	adds	r7, #8
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}

08006986 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006986:	b580      	push	{r7, lr}
 8006988:	b084      	sub	sp, #16
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800698e:	f001 fcf5 	bl	800837c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006998:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800699a:	e011      	b.n	80069c0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d012      	beq.n	80069ca <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	3324      	adds	r3, #36	@ 0x24
 80069a8:	4618      	mov	r0, r3
 80069aa:	f000 fcf1 	bl	8007390 <xTaskRemoveFromEventList>
 80069ae:	4603      	mov	r3, r0
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d001      	beq.n	80069b8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80069b4:	f000 fdca 	bl	800754c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80069b8:	7bfb      	ldrb	r3, [r7, #15]
 80069ba:	3b01      	subs	r3, #1
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80069c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	dce9      	bgt.n	800699c <prvUnlockQueue+0x16>
 80069c8:	e000      	b.n	80069cc <prvUnlockQueue+0x46>
					break;
 80069ca:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	22ff      	movs	r2, #255	@ 0xff
 80069d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80069d4:	f001 fd02 	bl	80083dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80069d8:	f001 fcd0 	bl	800837c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80069e2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80069e4:	e011      	b.n	8006a0a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d012      	beq.n	8006a14 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	3310      	adds	r3, #16
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 fccc 	bl	8007390 <xTaskRemoveFromEventList>
 80069f8:	4603      	mov	r3, r0
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d001      	beq.n	8006a02 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80069fe:	f000 fda5 	bl	800754c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006a02:	7bbb      	ldrb	r3, [r7, #14]
 8006a04:	3b01      	subs	r3, #1
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	dce9      	bgt.n	80069e6 <prvUnlockQueue+0x60>
 8006a12:	e000      	b.n	8006a16 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006a14:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	22ff      	movs	r2, #255	@ 0xff
 8006a1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006a1e:	f001 fcdd 	bl	80083dc <vPortExitCritical>
}
 8006a22:	bf00      	nop
 8006a24:	3710      	adds	r7, #16
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006a2a:	b580      	push	{r7, lr}
 8006a2c:	b084      	sub	sp, #16
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006a32:	f001 fca3 	bl	800837c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d102      	bne.n	8006a44 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	60fb      	str	r3, [r7, #12]
 8006a42:	e001      	b.n	8006a48 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006a44:	2300      	movs	r3, #0
 8006a46:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a48:	f001 fcc8 	bl	80083dc <vPortExitCritical>

	return xReturn;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3710      	adds	r7, #16
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}

08006a56 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b084      	sub	sp, #16
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006a5e:	f001 fc8d 	bl	800837c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d102      	bne.n	8006a74 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	60fb      	str	r3, [r7, #12]
 8006a72:	e001      	b.n	8006a78 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006a74:	2300      	movs	r3, #0
 8006a76:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a78:	f001 fcb0 	bl	80083dc <vPortExitCritical>

	return xReturn;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3710      	adds	r7, #16
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
	...

08006a88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006a88:	b480      	push	{r7}
 8006a8a:	b085      	sub	sp, #20
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a92:	2300      	movs	r3, #0
 8006a94:	60fb      	str	r3, [r7, #12]
 8006a96:	e014      	b.n	8006ac2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006a98:	4a0e      	ldr	r2, [pc, #56]	@ (8006ad4 <vQueueAddToRegistry+0x4c>)
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10b      	bne.n	8006abc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006aa4:	490b      	ldr	r1, [pc, #44]	@ (8006ad4 <vQueueAddToRegistry+0x4c>)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	683a      	ldr	r2, [r7, #0]
 8006aaa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006aae:	4a09      	ldr	r2, [pc, #36]	@ (8006ad4 <vQueueAddToRegistry+0x4c>)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	00db      	lsls	r3, r3, #3
 8006ab4:	4413      	add	r3, r2
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006aba:	e006      	b.n	8006aca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	3301      	adds	r3, #1
 8006ac0:	60fb      	str	r3, [r7, #12]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2b07      	cmp	r3, #7
 8006ac6:	d9e7      	bls.n	8006a98 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006ac8:	bf00      	nop
 8006aca:	bf00      	nop
 8006acc:	3714      	adds	r7, #20
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bc80      	pop	{r7}
 8006ad2:	4770      	bx	lr
 8006ad4:	20000a74 	.word	0x20000a74

08006ad8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006ae8:	f001 fc48 	bl	800837c <vPortEnterCritical>
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006af2:	b25b      	sxtb	r3, r3
 8006af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af8:	d103      	bne.n	8006b02 <vQueueWaitForMessageRestricted+0x2a>
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b08:	b25b      	sxtb	r3, r3
 8006b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b0e:	d103      	bne.n	8006b18 <vQueueWaitForMessageRestricted+0x40>
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	2200      	movs	r2, #0
 8006b14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006b18:	f001 fc60 	bl	80083dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d106      	bne.n	8006b32 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	3324      	adds	r3, #36	@ 0x24
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	68b9      	ldr	r1, [r7, #8]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f000 fc03 	bl	8007338 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006b32:	6978      	ldr	r0, [r7, #20]
 8006b34:	f7ff ff27 	bl	8006986 <prvUnlockQueue>
	}
 8006b38:	bf00      	nop
 8006b3a:	3718      	adds	r7, #24
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b08e      	sub	sp, #56	@ 0x38
 8006b44:	af04      	add	r7, sp, #16
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
 8006b4c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d10b      	bne.n	8006b6c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b58:	f383 8811 	msr	BASEPRI, r3
 8006b5c:	f3bf 8f6f 	isb	sy
 8006b60:	f3bf 8f4f 	dsb	sy
 8006b64:	623b      	str	r3, [r7, #32]
}
 8006b66:	bf00      	nop
 8006b68:	bf00      	nop
 8006b6a:	e7fd      	b.n	8006b68 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d10b      	bne.n	8006b8a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b76:	f383 8811 	msr	BASEPRI, r3
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	61fb      	str	r3, [r7, #28]
}
 8006b84:	bf00      	nop
 8006b86:	bf00      	nop
 8006b88:	e7fd      	b.n	8006b86 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006b8a:	235c      	movs	r3, #92	@ 0x5c
 8006b8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	2b5c      	cmp	r3, #92	@ 0x5c
 8006b92:	d00b      	beq.n	8006bac <xTaskCreateStatic+0x6c>
	__asm volatile
 8006b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b98:	f383 8811 	msr	BASEPRI, r3
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	61bb      	str	r3, [r7, #24]
}
 8006ba6:	bf00      	nop
 8006ba8:	bf00      	nop
 8006baa:	e7fd      	b.n	8006ba8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006bac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d01e      	beq.n	8006bf2 <xTaskCreateStatic+0xb2>
 8006bb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d01b      	beq.n	8006bf2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006bba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bbc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006bc2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc6:	2202      	movs	r2, #2
 8006bc8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006bcc:	2300      	movs	r3, #0
 8006bce:	9303      	str	r3, [sp, #12]
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd2:	9302      	str	r3, [sp, #8]
 8006bd4:	f107 0314 	add.w	r3, r7, #20
 8006bd8:	9301      	str	r3, [sp, #4]
 8006bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bdc:	9300      	str	r3, [sp, #0]
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	68b9      	ldr	r1, [r7, #8]
 8006be4:	68f8      	ldr	r0, [r7, #12]
 8006be6:	f000 f850 	bl	8006c8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006bea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006bec:	f000 f8de 	bl	8006dac <prvAddNewTaskToReadyList>
 8006bf0:	e001      	b.n	8006bf6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006bf6:	697b      	ldr	r3, [r7, #20]
	}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3728      	adds	r7, #40	@ 0x28
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b08c      	sub	sp, #48	@ 0x30
 8006c04:	af04      	add	r7, sp, #16
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	603b      	str	r3, [r7, #0]
 8006c0c:	4613      	mov	r3, r2
 8006c0e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006c10:	88fb      	ldrh	r3, [r7, #6]
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	4618      	mov	r0, r3
 8006c16:	f001 fcb3 	bl	8008580 <pvPortMalloc>
 8006c1a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d00e      	beq.n	8006c40 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006c22:	205c      	movs	r0, #92	@ 0x5c
 8006c24:	f001 fcac 	bl	8008580 <pvPortMalloc>
 8006c28:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d003      	beq.n	8006c38 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006c30:	69fb      	ldr	r3, [r7, #28]
 8006c32:	697a      	ldr	r2, [r7, #20]
 8006c34:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c36:	e005      	b.n	8006c44 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006c38:	6978      	ldr	r0, [r7, #20]
 8006c3a:	f001 fd6f 	bl	800871c <vPortFree>
 8006c3e:	e001      	b.n	8006c44 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006c40:	2300      	movs	r3, #0
 8006c42:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d017      	beq.n	8006c7a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006c4a:	69fb      	ldr	r3, [r7, #28]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006c52:	88fa      	ldrh	r2, [r7, #6]
 8006c54:	2300      	movs	r3, #0
 8006c56:	9303      	str	r3, [sp, #12]
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	9302      	str	r3, [sp, #8]
 8006c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5e:	9301      	str	r3, [sp, #4]
 8006c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c62:	9300      	str	r3, [sp, #0]
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	68b9      	ldr	r1, [r7, #8]
 8006c68:	68f8      	ldr	r0, [r7, #12]
 8006c6a:	f000 f80e 	bl	8006c8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c6e:	69f8      	ldr	r0, [r7, #28]
 8006c70:	f000 f89c 	bl	8006dac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006c74:	2301      	movs	r3, #1
 8006c76:	61bb      	str	r3, [r7, #24]
 8006c78:	e002      	b.n	8006c80 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c7e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006c80:	69bb      	ldr	r3, [r7, #24]
	}
 8006c82:	4618      	mov	r0, r3
 8006c84:	3720      	adds	r7, #32
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bd80      	pop	{r7, pc}

08006c8a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b088      	sub	sp, #32
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	60f8      	str	r0, [r7, #12]
 8006c92:	60b9      	str	r1, [r7, #8]
 8006c94:	607a      	str	r2, [r7, #4]
 8006c96:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	21a5      	movs	r1, #165	@ 0xa5
 8006ca4:	f002 fe6d 	bl	8009982 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006caa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	4413      	add	r3, r2
 8006cb8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006cba:	69bb      	ldr	r3, [r7, #24]
 8006cbc:	f023 0307 	bic.w	r3, r3, #7
 8006cc0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006cc2:	69bb      	ldr	r3, [r7, #24]
 8006cc4:	f003 0307 	and.w	r3, r3, #7
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d00b      	beq.n	8006ce4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd0:	f383 8811 	msr	BASEPRI, r3
 8006cd4:	f3bf 8f6f 	isb	sy
 8006cd8:	f3bf 8f4f 	dsb	sy
 8006cdc:	617b      	str	r3, [r7, #20]
}
 8006cde:	bf00      	nop
 8006ce0:	bf00      	nop
 8006ce2:	e7fd      	b.n	8006ce0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d01f      	beq.n	8006d2a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006cea:	2300      	movs	r3, #0
 8006cec:	61fb      	str	r3, [r7, #28]
 8006cee:	e012      	b.n	8006d16 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	7819      	ldrb	r1, [r3, #0]
 8006cf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	4413      	add	r3, r2
 8006cfe:	3334      	adds	r3, #52	@ 0x34
 8006d00:	460a      	mov	r2, r1
 8006d02:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006d04:	68ba      	ldr	r2, [r7, #8]
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	4413      	add	r3, r2
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d006      	beq.n	8006d1e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d10:	69fb      	ldr	r3, [r7, #28]
 8006d12:	3301      	adds	r3, #1
 8006d14:	61fb      	str	r3, [r7, #28]
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	2b0f      	cmp	r3, #15
 8006d1a:	d9e9      	bls.n	8006cf0 <prvInitialiseNewTask+0x66>
 8006d1c:	e000      	b.n	8006d20 <prvInitialiseNewTask+0x96>
			{
				break;
 8006d1e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d28:	e003      	b.n	8006d32 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d34:	2b37      	cmp	r3, #55	@ 0x37
 8006d36:	d901      	bls.n	8006d3c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006d38:	2337      	movs	r3, #55	@ 0x37
 8006d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d40:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d46:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d50:	3304      	adds	r3, #4
 8006d52:	4618      	mov	r0, r3
 8006d54:	f7fe ff8b 	bl	8005c6e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d5a:	3318      	adds	r3, #24
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f7fe ff86 	bl	8005c6e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d66:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d6a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d70:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d76:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d80:	2200      	movs	r2, #0
 8006d82:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006d86:	683a      	ldr	r2, [r7, #0]
 8006d88:	68f9      	ldr	r1, [r7, #12]
 8006d8a:	69b8      	ldr	r0, [r7, #24]
 8006d8c:	f001 fa02 	bl	8008194 <pxPortInitialiseStack>
 8006d90:	4602      	mov	r2, r0
 8006d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d94:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d002      	beq.n	8006da2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006da0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006da2:	bf00      	nop
 8006da4:	3720      	adds	r7, #32
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
	...

08006dac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006db4:	f001 fae2 	bl	800837c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006db8:	4b26      	ldr	r3, [pc, #152]	@ (8006e54 <prvAddNewTaskToReadyList+0xa8>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	4a25      	ldr	r2, [pc, #148]	@ (8006e54 <prvAddNewTaskToReadyList+0xa8>)
 8006dc0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006dc2:	4b25      	ldr	r3, [pc, #148]	@ (8006e58 <prvAddNewTaskToReadyList+0xac>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d109      	bne.n	8006dde <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006dca:	4a23      	ldr	r2, [pc, #140]	@ (8006e58 <prvAddNewTaskToReadyList+0xac>)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006dd0:	4b20      	ldr	r3, [pc, #128]	@ (8006e54 <prvAddNewTaskToReadyList+0xa8>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	2b01      	cmp	r3, #1
 8006dd6:	d110      	bne.n	8006dfa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006dd8:	f000 fbd6 	bl	8007588 <prvInitialiseTaskLists>
 8006ddc:	e00d      	b.n	8006dfa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006dde:	4b1f      	ldr	r3, [pc, #124]	@ (8006e5c <prvAddNewTaskToReadyList+0xb0>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d109      	bne.n	8006dfa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006de6:	4b1c      	ldr	r3, [pc, #112]	@ (8006e58 <prvAddNewTaskToReadyList+0xac>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d802      	bhi.n	8006dfa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006df4:	4a18      	ldr	r2, [pc, #96]	@ (8006e58 <prvAddNewTaskToReadyList+0xac>)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006dfa:	4b19      	ldr	r3, [pc, #100]	@ (8006e60 <prvAddNewTaskToReadyList+0xb4>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	3301      	adds	r3, #1
 8006e00:	4a17      	ldr	r2, [pc, #92]	@ (8006e60 <prvAddNewTaskToReadyList+0xb4>)
 8006e02:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006e04:	4b16      	ldr	r3, [pc, #88]	@ (8006e60 <prvAddNewTaskToReadyList+0xb4>)
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e10:	4b14      	ldr	r3, [pc, #80]	@ (8006e64 <prvAddNewTaskToReadyList+0xb8>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d903      	bls.n	8006e20 <prvAddNewTaskToReadyList+0x74>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e1c:	4a11      	ldr	r2, [pc, #68]	@ (8006e64 <prvAddNewTaskToReadyList+0xb8>)
 8006e1e:	6013      	str	r3, [r2, #0]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e24:	4613      	mov	r3, r2
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	4413      	add	r3, r2
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	4a0e      	ldr	r2, [pc, #56]	@ (8006e68 <prvAddNewTaskToReadyList+0xbc>)
 8006e2e:	441a      	add	r2, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	3304      	adds	r3, #4
 8006e34:	4619      	mov	r1, r3
 8006e36:	4610      	mov	r0, r2
 8006e38:	f7fe ff25 	bl	8005c86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006e3c:	f001 face 	bl	80083dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006e40:	4b06      	ldr	r3, [pc, #24]	@ (8006e5c <prvAddNewTaskToReadyList+0xb0>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d001      	beq.n	8006e4c <prvAddNewTaskToReadyList+0xa0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006e48:	4b03      	ldr	r3, [pc, #12]	@ (8006e58 <prvAddNewTaskToReadyList+0xac>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e4c:	bf00      	nop
 8006e4e:	3708      	adds	r7, #8
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}
 8006e54:	20000f88 	.word	0x20000f88
 8006e58:	20000ab4 	.word	0x20000ab4
 8006e5c:	20000f94 	.word	0x20000f94
 8006e60:	20000fa4 	.word	0x20000fa4
 8006e64:	20000f90 	.word	0x20000f90
 8006e68:	20000ab8 	.word	0x20000ab8

08006e6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006e74:	2300      	movs	r3, #0
 8006e76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d018      	beq.n	8006eb0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006e7e:	4b14      	ldr	r3, [pc, #80]	@ (8006ed0 <vTaskDelay+0x64>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00b      	beq.n	8006e9e <vTaskDelay+0x32>
	__asm volatile
 8006e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e8a:	f383 8811 	msr	BASEPRI, r3
 8006e8e:	f3bf 8f6f 	isb	sy
 8006e92:	f3bf 8f4f 	dsb	sy
 8006e96:	60bb      	str	r3, [r7, #8]
}
 8006e98:	bf00      	nop
 8006e9a:	bf00      	nop
 8006e9c:	e7fd      	b.n	8006e9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006e9e:	f000 f883 	bl	8006fa8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f000 fdc9 	bl	8007a3c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006eaa:	f000 f88b 	bl	8006fc4 <xTaskResumeAll>
 8006eae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d107      	bne.n	8006ec6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006eb6:	4b07      	ldr	r3, [pc, #28]	@ (8006ed4 <vTaskDelay+0x68>)
 8006eb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ebc:	601a      	str	r2, [r3, #0]
 8006ebe:	f3bf 8f4f 	dsb	sy
 8006ec2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006ec6:	bf00      	nop
 8006ec8:	3710      	adds	r7, #16
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}
 8006ece:	bf00      	nop
 8006ed0:	20000fb0 	.word	0x20000fb0
 8006ed4:	e000ed04 	.word	0xe000ed04

08006ed8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b08a      	sub	sp, #40	@ 0x28
 8006edc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006ee6:	463a      	mov	r2, r7
 8006ee8:	1d39      	adds	r1, r7, #4
 8006eea:	f107 0308 	add.w	r3, r7, #8
 8006eee:	4618      	mov	r0, r3
 8006ef0:	f7fe fe6c 	bl	8005bcc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ef4:	6839      	ldr	r1, [r7, #0]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	68ba      	ldr	r2, [r7, #8]
 8006efa:	9202      	str	r2, [sp, #8]
 8006efc:	9301      	str	r3, [sp, #4]
 8006efe:	2300      	movs	r3, #0
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	2300      	movs	r3, #0
 8006f04:	460a      	mov	r2, r1
 8006f06:	4922      	ldr	r1, [pc, #136]	@ (8006f90 <vTaskStartScheduler+0xb8>)
 8006f08:	4822      	ldr	r0, [pc, #136]	@ (8006f94 <vTaskStartScheduler+0xbc>)
 8006f0a:	f7ff fe19 	bl	8006b40 <xTaskCreateStatic>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	4a21      	ldr	r2, [pc, #132]	@ (8006f98 <vTaskStartScheduler+0xc0>)
 8006f12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006f14:	4b20      	ldr	r3, [pc, #128]	@ (8006f98 <vTaskStartScheduler+0xc0>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d002      	beq.n	8006f22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	617b      	str	r3, [r7, #20]
 8006f20:	e001      	b.n	8006f26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006f22:	2300      	movs	r3, #0
 8006f24:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d102      	bne.n	8006f32 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006f2c:	f000 fdda 	bl	8007ae4 <xTimerCreateTimerTask>
 8006f30:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d116      	bne.n	8006f66 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f3c:	f383 8811 	msr	BASEPRI, r3
 8006f40:	f3bf 8f6f 	isb	sy
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	613b      	str	r3, [r7, #16]
}
 8006f4a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006f4c:	4b13      	ldr	r3, [pc, #76]	@ (8006f9c <vTaskStartScheduler+0xc4>)
 8006f4e:	f04f 32ff 	mov.w	r2, #4294967295
 8006f52:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006f54:	4b12      	ldr	r3, [pc, #72]	@ (8006fa0 <vTaskStartScheduler+0xc8>)
 8006f56:	2201      	movs	r2, #1
 8006f58:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006f5a:	4b12      	ldr	r3, [pc, #72]	@ (8006fa4 <vTaskStartScheduler+0xcc>)
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006f60:	f001 f99a 	bl	8008298 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006f64:	e00f      	b.n	8006f86 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f6c:	d10b      	bne.n	8006f86 <vTaskStartScheduler+0xae>
	__asm volatile
 8006f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f72:	f383 8811 	msr	BASEPRI, r3
 8006f76:	f3bf 8f6f 	isb	sy
 8006f7a:	f3bf 8f4f 	dsb	sy
 8006f7e:	60fb      	str	r3, [r7, #12]
}
 8006f80:	bf00      	nop
 8006f82:	bf00      	nop
 8006f84:	e7fd      	b.n	8006f82 <vTaskStartScheduler+0xaa>
}
 8006f86:	bf00      	nop
 8006f88:	3718      	adds	r7, #24
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}
 8006f8e:	bf00      	nop
 8006f90:	0800d1b4 	.word	0x0800d1b4
 8006f94:	08007565 	.word	0x08007565
 8006f98:	20000fac 	.word	0x20000fac
 8006f9c:	20000fa8 	.word	0x20000fa8
 8006fa0:	20000f94 	.word	0x20000f94
 8006fa4:	20000f8c 	.word	0x20000f8c

08006fa8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006fa8:	b480      	push	{r7}
 8006faa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006fac:	4b04      	ldr	r3, [pc, #16]	@ (8006fc0 <vTaskSuspendAll+0x18>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	4a03      	ldr	r2, [pc, #12]	@ (8006fc0 <vTaskSuspendAll+0x18>)
 8006fb4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006fb6:	bf00      	nop
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bc80      	pop	{r7}
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	20000fb0 	.word	0x20000fb0

08006fc4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006fd2:	4b3c      	ldr	r3, [pc, #240]	@ (80070c4 <xTaskResumeAll+0x100>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d10b      	bne.n	8006ff2 <xTaskResumeAll+0x2e>
	__asm volatile
 8006fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fde:	f383 8811 	msr	BASEPRI, r3
 8006fe2:	f3bf 8f6f 	isb	sy
 8006fe6:	f3bf 8f4f 	dsb	sy
 8006fea:	603b      	str	r3, [r7, #0]
}
 8006fec:	bf00      	nop
 8006fee:	bf00      	nop
 8006ff0:	e7fd      	b.n	8006fee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ff2:	f001 f9c3 	bl	800837c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ff6:	4b33      	ldr	r3, [pc, #204]	@ (80070c4 <xTaskResumeAll+0x100>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	4a31      	ldr	r2, [pc, #196]	@ (80070c4 <xTaskResumeAll+0x100>)
 8006ffe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007000:	4b30      	ldr	r3, [pc, #192]	@ (80070c4 <xTaskResumeAll+0x100>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d156      	bne.n	80070b6 <xTaskResumeAll+0xf2>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007008:	4b2f      	ldr	r3, [pc, #188]	@ (80070c8 <xTaskResumeAll+0x104>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d052      	beq.n	80070b6 <xTaskResumeAll+0xf2>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007010:	e02f      	b.n	8007072 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007012:	4b2e      	ldr	r3, [pc, #184]	@ (80070cc <xTaskResumeAll+0x108>)
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	3318      	adds	r3, #24
 800701e:	4618      	mov	r0, r3
 8007020:	f7fe fe8c 	bl	8005d3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	3304      	adds	r3, #4
 8007028:	4618      	mov	r0, r3
 800702a:	f7fe fe87 	bl	8005d3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007032:	4b27      	ldr	r3, [pc, #156]	@ (80070d0 <xTaskResumeAll+0x10c>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	429a      	cmp	r2, r3
 8007038:	d903      	bls.n	8007042 <xTaskResumeAll+0x7e>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800703e:	4a24      	ldr	r2, [pc, #144]	@ (80070d0 <xTaskResumeAll+0x10c>)
 8007040:	6013      	str	r3, [r2, #0]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007046:	4613      	mov	r3, r2
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	4413      	add	r3, r2
 800704c:	009b      	lsls	r3, r3, #2
 800704e:	4a21      	ldr	r2, [pc, #132]	@ (80070d4 <xTaskResumeAll+0x110>)
 8007050:	441a      	add	r2, r3
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	3304      	adds	r3, #4
 8007056:	4619      	mov	r1, r3
 8007058:	4610      	mov	r0, r2
 800705a:	f7fe fe14 	bl	8005c86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007062:	4b1d      	ldr	r3, [pc, #116]	@ (80070d8 <xTaskResumeAll+0x114>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007068:	429a      	cmp	r2, r3
 800706a:	d302      	bcc.n	8007072 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800706c:	4b1b      	ldr	r3, [pc, #108]	@ (80070dc <xTaskResumeAll+0x118>)
 800706e:	2201      	movs	r2, #1
 8007070:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007072:	4b16      	ldr	r3, [pc, #88]	@ (80070cc <xTaskResumeAll+0x108>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d1cb      	bne.n	8007012 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d001      	beq.n	8007084 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007080:	f000 fb20 	bl	80076c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007084:	4b16      	ldr	r3, [pc, #88]	@ (80070e0 <xTaskResumeAll+0x11c>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	60bb      	str	r3, [r7, #8]

					if( xPendedCounts > ( TickType_t ) 0U )
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d010      	beq.n	80070b2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007090:	f000 f836 	bl	8007100 <xTaskIncrementTick>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d002      	beq.n	80070a0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800709a:	4b10      	ldr	r3, [pc, #64]	@ (80070dc <xTaskResumeAll+0x118>)
 800709c:	2201      	movs	r2, #1
 800709e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	3b01      	subs	r3, #1
 80070a4:	60bb      	str	r3, [r7, #8]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1f1      	bne.n	8007090 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80070ac:	4b0c      	ldr	r3, [pc, #48]	@ (80070e0 <xTaskResumeAll+0x11c>)
 80070ae:	2200      	movs	r2, #0
 80070b0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80070b2:	4b0a      	ldr	r3, [pc, #40]	@ (80070dc <xTaskResumeAll+0x118>)
 80070b4:	681b      	ldr	r3, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80070b6:	f001 f991 	bl	80083dc <vPortExitCritical>

	return xAlreadyYielded;
 80070ba:	687b      	ldr	r3, [r7, #4]
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3710      	adds	r7, #16
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	20000fb0 	.word	0x20000fb0
 80070c8:	20000f88 	.word	0x20000f88
 80070cc:	20000f48 	.word	0x20000f48
 80070d0:	20000f90 	.word	0x20000f90
 80070d4:	20000ab8 	.word	0x20000ab8
 80070d8:	20000ab4 	.word	0x20000ab4
 80070dc:	20000f9c 	.word	0x20000f9c
 80070e0:	20000f98 	.word	0x20000f98

080070e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80070ea:	4b04      	ldr	r3, [pc, #16]	@ (80070fc <xTaskGetTickCount+0x18>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80070f0:	687b      	ldr	r3, [r7, #4]
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	370c      	adds	r7, #12
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bc80      	pop	{r7}
 80070fa:	4770      	bx	lr
 80070fc:	20000f8c 	.word	0x20000f8c

08007100 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007106:	2300      	movs	r3, #0
 8007108:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800710a:	4b40      	ldr	r3, [pc, #256]	@ (800720c <xTaskIncrementTick+0x10c>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d171      	bne.n	80071f6 <xTaskIncrementTick+0xf6>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007112:	4b3f      	ldr	r3, [pc, #252]	@ (8007210 <xTaskIncrementTick+0x110>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	3301      	adds	r3, #1
 8007118:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800711a:	4a3d      	ldr	r2, [pc, #244]	@ (8007210 <xTaskIncrementTick+0x110>)
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d121      	bne.n	800716a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007126:	4b3b      	ldr	r3, [pc, #236]	@ (8007214 <xTaskIncrementTick+0x114>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d00b      	beq.n	8007148 <xTaskIncrementTick+0x48>
	__asm volatile
 8007130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007134:	f383 8811 	msr	BASEPRI, r3
 8007138:	f3bf 8f6f 	isb	sy
 800713c:	f3bf 8f4f 	dsb	sy
 8007140:	603b      	str	r3, [r7, #0]
}
 8007142:	bf00      	nop
 8007144:	bf00      	nop
 8007146:	e7fd      	b.n	8007144 <xTaskIncrementTick+0x44>
 8007148:	4b32      	ldr	r3, [pc, #200]	@ (8007214 <xTaskIncrementTick+0x114>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	60fb      	str	r3, [r7, #12]
 800714e:	4b32      	ldr	r3, [pc, #200]	@ (8007218 <xTaskIncrementTick+0x118>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a30      	ldr	r2, [pc, #192]	@ (8007214 <xTaskIncrementTick+0x114>)
 8007154:	6013      	str	r3, [r2, #0]
 8007156:	4a30      	ldr	r2, [pc, #192]	@ (8007218 <xTaskIncrementTick+0x118>)
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6013      	str	r3, [r2, #0]
 800715c:	4b2f      	ldr	r3, [pc, #188]	@ (800721c <xTaskIncrementTick+0x11c>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	3301      	adds	r3, #1
 8007162:	4a2e      	ldr	r2, [pc, #184]	@ (800721c <xTaskIncrementTick+0x11c>)
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	f000 faad 	bl	80076c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800716a:	4b2d      	ldr	r3, [pc, #180]	@ (8007220 <xTaskIncrementTick+0x120>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	693a      	ldr	r2, [r7, #16]
 8007170:	429a      	cmp	r2, r3
 8007172:	d345      	bcc.n	8007200 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007174:	4b27      	ldr	r3, [pc, #156]	@ (8007214 <xTaskIncrementTick+0x114>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d104      	bne.n	8007188 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800717e:	4b28      	ldr	r3, [pc, #160]	@ (8007220 <xTaskIncrementTick+0x120>)
 8007180:	f04f 32ff 	mov.w	r2, #4294967295
 8007184:	601a      	str	r2, [r3, #0]
					break;
 8007186:	e03b      	b.n	8007200 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007188:	4b22      	ldr	r3, [pc, #136]	@ (8007214 <xTaskIncrementTick+0x114>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	68db      	ldr	r3, [r3, #12]
 8007190:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007198:	693a      	ldr	r2, [r7, #16]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	429a      	cmp	r2, r3
 800719e:	d203      	bcs.n	80071a8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80071a0:	4a1f      	ldr	r2, [pc, #124]	@ (8007220 <xTaskIncrementTick+0x120>)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80071a6:	e02b      	b.n	8007200 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	3304      	adds	r3, #4
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7fe fdc5 	bl	8005d3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d004      	beq.n	80071c4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	3318      	adds	r3, #24
 80071be:	4618      	mov	r0, r3
 80071c0:	f7fe fdbc 	bl	8005d3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071c8:	4b16      	ldr	r3, [pc, #88]	@ (8007224 <xTaskIncrementTick+0x124>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d903      	bls.n	80071d8 <xTaskIncrementTick+0xd8>
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d4:	4a13      	ldr	r2, [pc, #76]	@ (8007224 <xTaskIncrementTick+0x124>)
 80071d6:	6013      	str	r3, [r2, #0]
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071dc:	4613      	mov	r3, r2
 80071de:	009b      	lsls	r3, r3, #2
 80071e0:	4413      	add	r3, r2
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	4a10      	ldr	r2, [pc, #64]	@ (8007228 <xTaskIncrementTick+0x128>)
 80071e6:	441a      	add	r2, r3
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	3304      	adds	r3, #4
 80071ec:	4619      	mov	r1, r3
 80071ee:	4610      	mov	r0, r2
 80071f0:	f7fe fd49 	bl	8005c86 <vListInsertEnd>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071f4:	e7be      	b.n	8007174 <xTaskIncrementTick+0x74>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80071f6:	4b0d      	ldr	r3, [pc, #52]	@ (800722c <xTaskIncrementTick+0x12c>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	3301      	adds	r3, #1
 80071fc:	4a0b      	ldr	r2, [pc, #44]	@ (800722c <xTaskIncrementTick+0x12c>)
 80071fe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007200:	697b      	ldr	r3, [r7, #20]
}
 8007202:	4618      	mov	r0, r3
 8007204:	3718      	adds	r7, #24
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop
 800720c:	20000fb0 	.word	0x20000fb0
 8007210:	20000f8c 	.word	0x20000f8c
 8007214:	20000f40 	.word	0x20000f40
 8007218:	20000f44 	.word	0x20000f44
 800721c:	20000fa0 	.word	0x20000fa0
 8007220:	20000fa8 	.word	0x20000fa8
 8007224:	20000f90 	.word	0x20000f90
 8007228:	20000ab8 	.word	0x20000ab8
 800722c:	20000f98 	.word	0x20000f98

08007230 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007236:	4b28      	ldr	r3, [pc, #160]	@ (80072d8 <vTaskSwitchContext+0xa8>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d003      	beq.n	8007246 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800723e:	4b27      	ldr	r3, [pc, #156]	@ (80072dc <vTaskSwitchContext+0xac>)
 8007240:	2201      	movs	r2, #1
 8007242:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007244:	e042      	b.n	80072cc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007246:	4b25      	ldr	r3, [pc, #148]	@ (80072dc <vTaskSwitchContext+0xac>)
 8007248:	2200      	movs	r2, #0
 800724a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800724c:	4b24      	ldr	r3, [pc, #144]	@ (80072e0 <vTaskSwitchContext+0xb0>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	60fb      	str	r3, [r7, #12]
 8007252:	e011      	b.n	8007278 <vTaskSwitchContext+0x48>
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10b      	bne.n	8007272 <vTaskSwitchContext+0x42>
	__asm volatile
 800725a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800725e:	f383 8811 	msr	BASEPRI, r3
 8007262:	f3bf 8f6f 	isb	sy
 8007266:	f3bf 8f4f 	dsb	sy
 800726a:	607b      	str	r3, [r7, #4]
}
 800726c:	bf00      	nop
 800726e:	bf00      	nop
 8007270:	e7fd      	b.n	800726e <vTaskSwitchContext+0x3e>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	3b01      	subs	r3, #1
 8007276:	60fb      	str	r3, [r7, #12]
 8007278:	491a      	ldr	r1, [pc, #104]	@ (80072e4 <vTaskSwitchContext+0xb4>)
 800727a:	68fa      	ldr	r2, [r7, #12]
 800727c:	4613      	mov	r3, r2
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	4413      	add	r3, r2
 8007282:	009b      	lsls	r3, r3, #2
 8007284:	440b      	add	r3, r1
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d0e3      	beq.n	8007254 <vTaskSwitchContext+0x24>
 800728c:	68fa      	ldr	r2, [r7, #12]
 800728e:	4613      	mov	r3, r2
 8007290:	009b      	lsls	r3, r3, #2
 8007292:	4413      	add	r3, r2
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	4a13      	ldr	r2, [pc, #76]	@ (80072e4 <vTaskSwitchContext+0xb4>)
 8007298:	4413      	add	r3, r2
 800729a:	60bb      	str	r3, [r7, #8]
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	685a      	ldr	r2, [r3, #4]
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	605a      	str	r2, [r3, #4]
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	685a      	ldr	r2, [r3, #4]
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	3308      	adds	r3, #8
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d104      	bne.n	80072bc <vTaskSwitchContext+0x8c>
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	685b      	ldr	r3, [r3, #4]
 80072b6:	685a      	ldr	r2, [r3, #4]
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	605a      	str	r2, [r3, #4]
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	4a09      	ldr	r2, [pc, #36]	@ (80072e8 <vTaskSwitchContext+0xb8>)
 80072c4:	6013      	str	r3, [r2, #0]
 80072c6:	4a06      	ldr	r2, [pc, #24]	@ (80072e0 <vTaskSwitchContext+0xb0>)
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6013      	str	r3, [r2, #0]
}
 80072cc:	bf00      	nop
 80072ce:	3714      	adds	r7, #20
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bc80      	pop	{r7}
 80072d4:	4770      	bx	lr
 80072d6:	bf00      	nop
 80072d8:	20000fb0 	.word	0x20000fb0
 80072dc:	20000f9c 	.word	0x20000f9c
 80072e0:	20000f90 	.word	0x20000f90
 80072e4:	20000ab8 	.word	0x20000ab8
 80072e8:	20000ab4 	.word	0x20000ab4

080072ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d10b      	bne.n	8007314 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80072fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007300:	f383 8811 	msr	BASEPRI, r3
 8007304:	f3bf 8f6f 	isb	sy
 8007308:	f3bf 8f4f 	dsb	sy
 800730c:	60fb      	str	r3, [r7, #12]
}
 800730e:	bf00      	nop
 8007310:	bf00      	nop
 8007312:	e7fd      	b.n	8007310 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007314:	4b07      	ldr	r3, [pc, #28]	@ (8007334 <vTaskPlaceOnEventList+0x48>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	3318      	adds	r3, #24
 800731a:	4619      	mov	r1, r3
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f7fe fcd5 	bl	8005ccc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007322:	2101      	movs	r1, #1
 8007324:	6838      	ldr	r0, [r7, #0]
 8007326:	f000 fb89 	bl	8007a3c <prvAddCurrentTaskToDelayedList>
}
 800732a:	bf00      	nop
 800732c:	3710      	adds	r7, #16
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	20000ab4 	.word	0x20000ab4

08007338 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007338:	b580      	push	{r7, lr}
 800733a:	b086      	sub	sp, #24
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d10b      	bne.n	8007362 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800734a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800734e:	f383 8811 	msr	BASEPRI, r3
 8007352:	f3bf 8f6f 	isb	sy
 8007356:	f3bf 8f4f 	dsb	sy
 800735a:	617b      	str	r3, [r7, #20]
}
 800735c:	bf00      	nop
 800735e:	bf00      	nop
 8007360:	e7fd      	b.n	800735e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007362:	4b0a      	ldr	r3, [pc, #40]	@ (800738c <vTaskPlaceOnEventListRestricted+0x54>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	3318      	adds	r3, #24
 8007368:	4619      	mov	r1, r3
 800736a:	68f8      	ldr	r0, [r7, #12]
 800736c:	f7fe fc8b 	bl	8005c86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d002      	beq.n	800737c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007376:	f04f 33ff 	mov.w	r3, #4294967295
 800737a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800737c:	6879      	ldr	r1, [r7, #4]
 800737e:	68b8      	ldr	r0, [r7, #8]
 8007380:	f000 fb5c 	bl	8007a3c <prvAddCurrentTaskToDelayedList>
	}
 8007384:	bf00      	nop
 8007386:	3718      	adds	r7, #24
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	20000ab4 	.word	0x20000ab4

08007390 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b086      	sub	sp, #24
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d10b      	bne.n	80073be <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80073a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073aa:	f383 8811 	msr	BASEPRI, r3
 80073ae:	f3bf 8f6f 	isb	sy
 80073b2:	f3bf 8f4f 	dsb	sy
 80073b6:	60fb      	str	r3, [r7, #12]
}
 80073b8:	bf00      	nop
 80073ba:	bf00      	nop
 80073bc:	e7fd      	b.n	80073ba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	3318      	adds	r3, #24
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7fe fcba 	bl	8005d3c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073c8:	4b1d      	ldr	r3, [pc, #116]	@ (8007440 <xTaskRemoveFromEventList+0xb0>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d11d      	bne.n	800740c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	3304      	adds	r3, #4
 80073d4:	4618      	mov	r0, r3
 80073d6:	f7fe fcb1 	bl	8005d3c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073de:	4b19      	ldr	r3, [pc, #100]	@ (8007444 <xTaskRemoveFromEventList+0xb4>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d903      	bls.n	80073ee <xTaskRemoveFromEventList+0x5e>
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ea:	4a16      	ldr	r2, [pc, #88]	@ (8007444 <xTaskRemoveFromEventList+0xb4>)
 80073ec:	6013      	str	r3, [r2, #0]
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073f2:	4613      	mov	r3, r2
 80073f4:	009b      	lsls	r3, r3, #2
 80073f6:	4413      	add	r3, r2
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	4a13      	ldr	r2, [pc, #76]	@ (8007448 <xTaskRemoveFromEventList+0xb8>)
 80073fc:	441a      	add	r2, r3
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	3304      	adds	r3, #4
 8007402:	4619      	mov	r1, r3
 8007404:	4610      	mov	r0, r2
 8007406:	f7fe fc3e 	bl	8005c86 <vListInsertEnd>
 800740a:	e005      	b.n	8007418 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	3318      	adds	r3, #24
 8007410:	4619      	mov	r1, r3
 8007412:	480e      	ldr	r0, [pc, #56]	@ (800744c <xTaskRemoveFromEventList+0xbc>)
 8007414:	f7fe fc37 	bl	8005c86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800741c:	4b0c      	ldr	r3, [pc, #48]	@ (8007450 <xTaskRemoveFromEventList+0xc0>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007422:	429a      	cmp	r2, r3
 8007424:	d905      	bls.n	8007432 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007426:	2301      	movs	r3, #1
 8007428:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800742a:	4b0a      	ldr	r3, [pc, #40]	@ (8007454 <xTaskRemoveFromEventList+0xc4>)
 800742c:	2201      	movs	r2, #1
 800742e:	601a      	str	r2, [r3, #0]
 8007430:	e001      	b.n	8007436 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007432:	2300      	movs	r3, #0
 8007434:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007436:	697b      	ldr	r3, [r7, #20]
}
 8007438:	4618      	mov	r0, r3
 800743a:	3718      	adds	r7, #24
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	20000fb0 	.word	0x20000fb0
 8007444:	20000f90 	.word	0x20000f90
 8007448:	20000ab8 	.word	0x20000ab8
 800744c:	20000f48 	.word	0x20000f48
 8007450:	20000ab4 	.word	0x20000ab4
 8007454:	20000f9c 	.word	0x20000f9c

08007458 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007460:	4b06      	ldr	r3, [pc, #24]	@ (800747c <vTaskInternalSetTimeOutState+0x24>)
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007468:	4b05      	ldr	r3, [pc, #20]	@ (8007480 <vTaskInternalSetTimeOutState+0x28>)
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	605a      	str	r2, [r3, #4]
}
 8007470:	bf00      	nop
 8007472:	370c      	adds	r7, #12
 8007474:	46bd      	mov	sp, r7
 8007476:	bc80      	pop	{r7}
 8007478:	4770      	bx	lr
 800747a:	bf00      	nop
 800747c:	20000fa0 	.word	0x20000fa0
 8007480:	20000f8c 	.word	0x20000f8c

08007484 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b088      	sub	sp, #32
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d10b      	bne.n	80074ac <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007498:	f383 8811 	msr	BASEPRI, r3
 800749c:	f3bf 8f6f 	isb	sy
 80074a0:	f3bf 8f4f 	dsb	sy
 80074a4:	613b      	str	r3, [r7, #16]
}
 80074a6:	bf00      	nop
 80074a8:	bf00      	nop
 80074aa:	e7fd      	b.n	80074a8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d10b      	bne.n	80074ca <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80074b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b6:	f383 8811 	msr	BASEPRI, r3
 80074ba:	f3bf 8f6f 	isb	sy
 80074be:	f3bf 8f4f 	dsb	sy
 80074c2:	60fb      	str	r3, [r7, #12]
}
 80074c4:	bf00      	nop
 80074c6:	bf00      	nop
 80074c8:	e7fd      	b.n	80074c6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80074ca:	f000 ff57 	bl	800837c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80074ce:	4b1d      	ldr	r3, [pc, #116]	@ (8007544 <xTaskCheckForTimeOut+0xc0>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	69ba      	ldr	r2, [r7, #24]
 80074da:	1ad3      	subs	r3, r2, r3
 80074dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074e6:	d102      	bne.n	80074ee <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80074e8:	2300      	movs	r3, #0
 80074ea:	61fb      	str	r3, [r7, #28]
 80074ec:	e023      	b.n	8007536 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	4b15      	ldr	r3, [pc, #84]	@ (8007548 <xTaskCheckForTimeOut+0xc4>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	429a      	cmp	r2, r3
 80074f8:	d007      	beq.n	800750a <xTaskCheckForTimeOut+0x86>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	69ba      	ldr	r2, [r7, #24]
 8007500:	429a      	cmp	r2, r3
 8007502:	d302      	bcc.n	800750a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007504:	2301      	movs	r3, #1
 8007506:	61fb      	str	r3, [r7, #28]
 8007508:	e015      	b.n	8007536 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	697a      	ldr	r2, [r7, #20]
 8007510:	429a      	cmp	r2, r3
 8007512:	d20b      	bcs.n	800752c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	681a      	ldr	r2, [r3, #0]
 8007518:	697b      	ldr	r3, [r7, #20]
 800751a:	1ad2      	subs	r2, r2, r3
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f7ff ff99 	bl	8007458 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007526:	2300      	movs	r3, #0
 8007528:	61fb      	str	r3, [r7, #28]
 800752a:	e004      	b.n	8007536 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	2200      	movs	r2, #0
 8007530:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007532:	2301      	movs	r3, #1
 8007534:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007536:	f000 ff51 	bl	80083dc <vPortExitCritical>

	return xReturn;
 800753a:	69fb      	ldr	r3, [r7, #28]
}
 800753c:	4618      	mov	r0, r3
 800753e:	3720      	adds	r7, #32
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	20000f8c 	.word	0x20000f8c
 8007548:	20000fa0 	.word	0x20000fa0

0800754c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800754c:	b480      	push	{r7}
 800754e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007550:	4b03      	ldr	r3, [pc, #12]	@ (8007560 <vTaskMissedYield+0x14>)
 8007552:	2201      	movs	r2, #1
 8007554:	601a      	str	r2, [r3, #0]
}
 8007556:	bf00      	nop
 8007558:	46bd      	mov	sp, r7
 800755a:	bc80      	pop	{r7}
 800755c:	4770      	bx	lr
 800755e:	bf00      	nop
 8007560:	20000f9c 	.word	0x20000f9c

08007564 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800756c:	f000 f84c 	bl	8007608 <prvCheckTasksWaitingTermination>
		{
			/* If we are not using preemption we keep forcing a task switch to
			see if any other task has become available.  If we are using
			preemption we don't need to do this as any task becoming available
			will automatically get the processor anyway. */
			taskYIELD();
 8007570:	4b04      	ldr	r3, [pc, #16]	@ (8007584 <prvIdleTask+0x20>)
 8007572:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007576:	601a      	str	r2, [r3, #0]
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007580:	bf00      	nop
 8007582:	e7f3      	b.n	800756c <prvIdleTask+0x8>
 8007584:	e000ed04 	.word	0xe000ed04

08007588 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800758e:	2300      	movs	r3, #0
 8007590:	607b      	str	r3, [r7, #4]
 8007592:	e00c      	b.n	80075ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	4613      	mov	r3, r2
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	4413      	add	r3, r2
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	4a12      	ldr	r2, [pc, #72]	@ (80075e8 <prvInitialiseTaskLists+0x60>)
 80075a0:	4413      	add	r3, r2
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7fe fb44 	bl	8005c30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	3301      	adds	r3, #1
 80075ac:	607b      	str	r3, [r7, #4]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2b37      	cmp	r3, #55	@ 0x37
 80075b2:	d9ef      	bls.n	8007594 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80075b4:	480d      	ldr	r0, [pc, #52]	@ (80075ec <prvInitialiseTaskLists+0x64>)
 80075b6:	f7fe fb3b 	bl	8005c30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80075ba:	480d      	ldr	r0, [pc, #52]	@ (80075f0 <prvInitialiseTaskLists+0x68>)
 80075bc:	f7fe fb38 	bl	8005c30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80075c0:	480c      	ldr	r0, [pc, #48]	@ (80075f4 <prvInitialiseTaskLists+0x6c>)
 80075c2:	f7fe fb35 	bl	8005c30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80075c6:	480c      	ldr	r0, [pc, #48]	@ (80075f8 <prvInitialiseTaskLists+0x70>)
 80075c8:	f7fe fb32 	bl	8005c30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80075cc:	480b      	ldr	r0, [pc, #44]	@ (80075fc <prvInitialiseTaskLists+0x74>)
 80075ce:	f7fe fb2f 	bl	8005c30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80075d2:	4b0b      	ldr	r3, [pc, #44]	@ (8007600 <prvInitialiseTaskLists+0x78>)
 80075d4:	4a05      	ldr	r2, [pc, #20]	@ (80075ec <prvInitialiseTaskLists+0x64>)
 80075d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80075d8:	4b0a      	ldr	r3, [pc, #40]	@ (8007604 <prvInitialiseTaskLists+0x7c>)
 80075da:	4a05      	ldr	r2, [pc, #20]	@ (80075f0 <prvInitialiseTaskLists+0x68>)
 80075dc:	601a      	str	r2, [r3, #0]
}
 80075de:	bf00      	nop
 80075e0:	3708      	adds	r7, #8
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	20000ab8 	.word	0x20000ab8
 80075ec:	20000f18 	.word	0x20000f18
 80075f0:	20000f2c 	.word	0x20000f2c
 80075f4:	20000f48 	.word	0x20000f48
 80075f8:	20000f5c 	.word	0x20000f5c
 80075fc:	20000f74 	.word	0x20000f74
 8007600:	20000f40 	.word	0x20000f40
 8007604:	20000f44 	.word	0x20000f44

08007608 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800760e:	e019      	b.n	8007644 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007610:	f000 feb4 	bl	800837c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007614:	4b10      	ldr	r3, [pc, #64]	@ (8007658 <prvCheckTasksWaitingTermination+0x50>)
 8007616:	68db      	ldr	r3, [r3, #12]
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	3304      	adds	r3, #4
 8007620:	4618      	mov	r0, r3
 8007622:	f7fe fb8b 	bl	8005d3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007626:	4b0d      	ldr	r3, [pc, #52]	@ (800765c <prvCheckTasksWaitingTermination+0x54>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3b01      	subs	r3, #1
 800762c:	4a0b      	ldr	r2, [pc, #44]	@ (800765c <prvCheckTasksWaitingTermination+0x54>)
 800762e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007630:	4b0b      	ldr	r3, [pc, #44]	@ (8007660 <prvCheckTasksWaitingTermination+0x58>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	3b01      	subs	r3, #1
 8007636:	4a0a      	ldr	r2, [pc, #40]	@ (8007660 <prvCheckTasksWaitingTermination+0x58>)
 8007638:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800763a:	f000 fecf 	bl	80083dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f810 	bl	8007664 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007644:	4b06      	ldr	r3, [pc, #24]	@ (8007660 <prvCheckTasksWaitingTermination+0x58>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1e1      	bne.n	8007610 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800764c:	bf00      	nop
 800764e:	bf00      	nop
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	20000f5c 	.word	0x20000f5c
 800765c:	20000f88 	.word	0x20000f88
 8007660:	20000f70 	.word	0x20000f70

08007664 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007672:	2b00      	cmp	r3, #0
 8007674:	d108      	bne.n	8007688 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800767a:	4618      	mov	r0, r3
 800767c:	f001 f84e 	bl	800871c <vPortFree>
				vPortFree( pxTCB );
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f001 f84b 	bl	800871c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007686:	e019      	b.n	80076bc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800768e:	2b01      	cmp	r3, #1
 8007690:	d103      	bne.n	800769a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f001 f842 	bl	800871c <vPortFree>
	}
 8007698:	e010      	b.n	80076bc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80076a0:	2b02      	cmp	r3, #2
 80076a2:	d00b      	beq.n	80076bc <prvDeleteTCB+0x58>
	__asm volatile
 80076a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a8:	f383 8811 	msr	BASEPRI, r3
 80076ac:	f3bf 8f6f 	isb	sy
 80076b0:	f3bf 8f4f 	dsb	sy
 80076b4:	60fb      	str	r3, [r7, #12]
}
 80076b6:	bf00      	nop
 80076b8:	bf00      	nop
 80076ba:	e7fd      	b.n	80076b8 <prvDeleteTCB+0x54>
	}
 80076bc:	bf00      	nop
 80076be:	3710      	adds	r7, #16
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076ca:	4b0c      	ldr	r3, [pc, #48]	@ (80076fc <prvResetNextTaskUnblockTime+0x38>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d104      	bne.n	80076de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80076d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007700 <prvResetNextTaskUnblockTime+0x3c>)
 80076d6:	f04f 32ff 	mov.w	r2, #4294967295
 80076da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80076dc:	e008      	b.n	80076f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076de:	4b07      	ldr	r3, [pc, #28]	@ (80076fc <prvResetNextTaskUnblockTime+0x38>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68db      	ldr	r3, [r3, #12]
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	4a04      	ldr	r2, [pc, #16]	@ (8007700 <prvResetNextTaskUnblockTime+0x3c>)
 80076ee:	6013      	str	r3, [r2, #0]
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bc80      	pop	{r7}
 80076f8:	4770      	bx	lr
 80076fa:	bf00      	nop
 80076fc:	20000f40 	.word	0x20000f40
 8007700:	20000fa8 	.word	0x20000fa8

08007704 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800770a:	4b04      	ldr	r3, [pc, #16]	@ (800771c <xTaskGetCurrentTaskHandle+0x18>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007710:	687b      	ldr	r3, [r7, #4]
	}
 8007712:	4618      	mov	r0, r3
 8007714:	370c      	adds	r7, #12
 8007716:	46bd      	mov	sp, r7
 8007718:	bc80      	pop	{r7}
 800771a:	4770      	bx	lr
 800771c:	20000ab4 	.word	0x20000ab4

08007720 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007726:	4b0b      	ldr	r3, [pc, #44]	@ (8007754 <xTaskGetSchedulerState+0x34>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d102      	bne.n	8007734 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800772e:	2301      	movs	r3, #1
 8007730:	607b      	str	r3, [r7, #4]
 8007732:	e008      	b.n	8007746 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007734:	4b08      	ldr	r3, [pc, #32]	@ (8007758 <xTaskGetSchedulerState+0x38>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d102      	bne.n	8007742 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800773c:	2302      	movs	r3, #2
 800773e:	607b      	str	r3, [r7, #4]
 8007740:	e001      	b.n	8007746 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007742:	2300      	movs	r3, #0
 8007744:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007746:	687b      	ldr	r3, [r7, #4]
	}
 8007748:	4618      	mov	r0, r3
 800774a:	370c      	adds	r7, #12
 800774c:	46bd      	mov	sp, r7
 800774e:	bc80      	pop	{r7}
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	20000f94 	.word	0x20000f94
 8007758:	20000fb0 	.word	0x20000fb0

0800775c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007768:	2300      	movs	r3, #0
 800776a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d051      	beq.n	8007816 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007776:	4b2a      	ldr	r3, [pc, #168]	@ (8007820 <xTaskPriorityInherit+0xc4>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800777c:	429a      	cmp	r2, r3
 800777e:	d241      	bcs.n	8007804 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	699b      	ldr	r3, [r3, #24]
 8007784:	2b00      	cmp	r3, #0
 8007786:	db06      	blt.n	8007796 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007788:	4b25      	ldr	r3, [pc, #148]	@ (8007820 <xTaskPriorityInherit+0xc4>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800778e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	6959      	ldr	r1, [r3, #20]
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800779e:	4613      	mov	r3, r2
 80077a0:	009b      	lsls	r3, r3, #2
 80077a2:	4413      	add	r3, r2
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	4a1f      	ldr	r2, [pc, #124]	@ (8007824 <xTaskPriorityInherit+0xc8>)
 80077a8:	4413      	add	r3, r2
 80077aa:	4299      	cmp	r1, r3
 80077ac:	d122      	bne.n	80077f4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	3304      	adds	r3, #4
 80077b2:	4618      	mov	r0, r3
 80077b4:	f7fe fac2 	bl	8005d3c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80077b8:	4b19      	ldr	r3, [pc, #100]	@ (8007820 <xTaskPriorityInherit+0xc4>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80077c2:	68bb      	ldr	r3, [r7, #8]
 80077c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077c6:	4b18      	ldr	r3, [pc, #96]	@ (8007828 <xTaskPriorityInherit+0xcc>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	d903      	bls.n	80077d6 <xTaskPriorityInherit+0x7a>
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d2:	4a15      	ldr	r2, [pc, #84]	@ (8007828 <xTaskPriorityInherit+0xcc>)
 80077d4:	6013      	str	r3, [r2, #0]
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077da:	4613      	mov	r3, r2
 80077dc:	009b      	lsls	r3, r3, #2
 80077de:	4413      	add	r3, r2
 80077e0:	009b      	lsls	r3, r3, #2
 80077e2:	4a10      	ldr	r2, [pc, #64]	@ (8007824 <xTaskPriorityInherit+0xc8>)
 80077e4:	441a      	add	r2, r3
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	3304      	adds	r3, #4
 80077ea:	4619      	mov	r1, r3
 80077ec:	4610      	mov	r0, r2
 80077ee:	f7fe fa4a 	bl	8005c86 <vListInsertEnd>
 80077f2:	e004      	b.n	80077fe <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80077f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007820 <xTaskPriorityInherit+0xc4>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80077fe:	2301      	movs	r3, #1
 8007800:	60fb      	str	r3, [r7, #12]
 8007802:	e008      	b.n	8007816 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007808:	4b05      	ldr	r3, [pc, #20]	@ (8007820 <xTaskPriorityInherit+0xc4>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800780e:	429a      	cmp	r2, r3
 8007810:	d201      	bcs.n	8007816 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007812:	2301      	movs	r3, #1
 8007814:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007816:	68fb      	ldr	r3, [r7, #12]
	}
 8007818:	4618      	mov	r0, r3
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}
 8007820:	20000ab4 	.word	0x20000ab4
 8007824:	20000ab8 	.word	0x20000ab8
 8007828:	20000f90 	.word	0x20000f90

0800782c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800782c:	b580      	push	{r7, lr}
 800782e:	b086      	sub	sp, #24
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007838:	2300      	movs	r3, #0
 800783a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d058      	beq.n	80078f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007842:	4b2f      	ldr	r3, [pc, #188]	@ (8007900 <xTaskPriorityDisinherit+0xd4>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	693a      	ldr	r2, [r7, #16]
 8007848:	429a      	cmp	r2, r3
 800784a:	d00b      	beq.n	8007864 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800784c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007850:	f383 8811 	msr	BASEPRI, r3
 8007854:	f3bf 8f6f 	isb	sy
 8007858:	f3bf 8f4f 	dsb	sy
 800785c:	60fb      	str	r3, [r7, #12]
}
 800785e:	bf00      	nop
 8007860:	bf00      	nop
 8007862:	e7fd      	b.n	8007860 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007868:	2b00      	cmp	r3, #0
 800786a:	d10b      	bne.n	8007884 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800786c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007870:	f383 8811 	msr	BASEPRI, r3
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	f3bf 8f4f 	dsb	sy
 800787c:	60bb      	str	r3, [r7, #8]
}
 800787e:	bf00      	nop
 8007880:	bf00      	nop
 8007882:	e7fd      	b.n	8007880 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007888:	1e5a      	subs	r2, r3, #1
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007896:	429a      	cmp	r2, r3
 8007898:	d02c      	beq.n	80078f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d128      	bne.n	80078f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	3304      	adds	r3, #4
 80078a6:	4618      	mov	r0, r3
 80078a8:	f7fe fa48 	bl	8005d3c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80078ac:	693b      	ldr	r3, [r7, #16]
 80078ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007904 <xTaskPriorityDisinherit+0xd8>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d903      	bls.n	80078d4 <xTaskPriorityDisinherit+0xa8>
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007904 <xTaskPriorityDisinherit+0xd8>)
 80078d2:	6013      	str	r3, [r2, #0]
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078d8:	4613      	mov	r3, r2
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	4413      	add	r3, r2
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	4a09      	ldr	r2, [pc, #36]	@ (8007908 <xTaskPriorityDisinherit+0xdc>)
 80078e2:	441a      	add	r2, r3
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	3304      	adds	r3, #4
 80078e8:	4619      	mov	r1, r3
 80078ea:	4610      	mov	r0, r2
 80078ec:	f7fe f9cb 	bl	8005c86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80078f0:	2301      	movs	r3, #1
 80078f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80078f4:	697b      	ldr	r3, [r7, #20]
	}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3718      	adds	r7, #24
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop
 8007900:	20000ab4 	.word	0x20000ab4
 8007904:	20000f90 	.word	0x20000f90
 8007908:	20000ab8 	.word	0x20000ab8

0800790c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800790c:	b580      	push	{r7, lr}
 800790e:	b088      	sub	sp, #32
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800791a:	2301      	movs	r3, #1
 800791c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d06c      	beq.n	80079fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007924:	69bb      	ldr	r3, [r7, #24]
 8007926:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007928:	2b00      	cmp	r3, #0
 800792a:	d10b      	bne.n	8007944 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800792c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007930:	f383 8811 	msr	BASEPRI, r3
 8007934:	f3bf 8f6f 	isb	sy
 8007938:	f3bf 8f4f 	dsb	sy
 800793c:	60fb      	str	r3, [r7, #12]
}
 800793e:	bf00      	nop
 8007940:	bf00      	nop
 8007942:	e7fd      	b.n	8007940 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007944:	69bb      	ldr	r3, [r7, #24]
 8007946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007948:	683a      	ldr	r2, [r7, #0]
 800794a:	429a      	cmp	r2, r3
 800794c:	d902      	bls.n	8007954 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	61fb      	str	r3, [r7, #28]
 8007952:	e002      	b.n	800795a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007954:	69bb      	ldr	r3, [r7, #24]
 8007956:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007958:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800795e:	69fa      	ldr	r2, [r7, #28]
 8007960:	429a      	cmp	r2, r3
 8007962:	d04c      	beq.n	80079fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007964:	69bb      	ldr	r3, [r7, #24]
 8007966:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007968:	697a      	ldr	r2, [r7, #20]
 800796a:	429a      	cmp	r2, r3
 800796c:	d147      	bne.n	80079fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800796e:	4b26      	ldr	r3, [pc, #152]	@ (8007a08 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	69ba      	ldr	r2, [r7, #24]
 8007974:	429a      	cmp	r2, r3
 8007976:	d10b      	bne.n	8007990 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800797c:	f383 8811 	msr	BASEPRI, r3
 8007980:	f3bf 8f6f 	isb	sy
 8007984:	f3bf 8f4f 	dsb	sy
 8007988:	60bb      	str	r3, [r7, #8]
}
 800798a:	bf00      	nop
 800798c:	bf00      	nop
 800798e:	e7fd      	b.n	800798c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007990:	69bb      	ldr	r3, [r7, #24]
 8007992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007994:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	69fa      	ldr	r2, [r7, #28]
 800799a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	699b      	ldr	r3, [r3, #24]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	db04      	blt.n	80079ae <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80079aa:	69bb      	ldr	r3, [r7, #24]
 80079ac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	6959      	ldr	r1, [r3, #20]
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	4613      	mov	r3, r2
 80079b6:	009b      	lsls	r3, r3, #2
 80079b8:	4413      	add	r3, r2
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	4a13      	ldr	r2, [pc, #76]	@ (8007a0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80079be:	4413      	add	r3, r2
 80079c0:	4299      	cmp	r1, r3
 80079c2:	d11c      	bne.n	80079fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80079c4:	69bb      	ldr	r3, [r7, #24]
 80079c6:	3304      	adds	r3, #4
 80079c8:	4618      	mov	r0, r3
 80079ca:	f7fe f9b7 	bl	8005d3c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80079ce:	69bb      	ldr	r3, [r7, #24]
 80079d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079d2:	4b0f      	ldr	r3, [pc, #60]	@ (8007a10 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d903      	bls.n	80079e2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80079da:	69bb      	ldr	r3, [r7, #24]
 80079dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079de:	4a0c      	ldr	r2, [pc, #48]	@ (8007a10 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80079e0:	6013      	str	r3, [r2, #0]
 80079e2:	69bb      	ldr	r3, [r7, #24]
 80079e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079e6:	4613      	mov	r3, r2
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	4413      	add	r3, r2
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	4a07      	ldr	r2, [pc, #28]	@ (8007a0c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80079f0:	441a      	add	r2, r3
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	3304      	adds	r3, #4
 80079f6:	4619      	mov	r1, r3
 80079f8:	4610      	mov	r0, r2
 80079fa:	f7fe f944 	bl	8005c86 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80079fe:	bf00      	nop
 8007a00:	3720      	adds	r7, #32
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
 8007a06:	bf00      	nop
 8007a08:	20000ab4 	.word	0x20000ab4
 8007a0c:	20000ab8 	.word	0x20000ab8
 8007a10:	20000f90 	.word	0x20000f90

08007a14 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007a14:	b480      	push	{r7}
 8007a16:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007a18:	4b07      	ldr	r3, [pc, #28]	@ (8007a38 <pvTaskIncrementMutexHeldCount+0x24>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d004      	beq.n	8007a2a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007a20:	4b05      	ldr	r3, [pc, #20]	@ (8007a38 <pvTaskIncrementMutexHeldCount+0x24>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007a26:	3201      	adds	r2, #1
 8007a28:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8007a2a:	4b03      	ldr	r3, [pc, #12]	@ (8007a38 <pvTaskIncrementMutexHeldCount+0x24>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
	}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bc80      	pop	{r7}
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	20000ab4 	.word	0x20000ab4

08007a3c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007a46:	4b21      	ldr	r3, [pc, #132]	@ (8007acc <prvAddCurrentTaskToDelayedList+0x90>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a4c:	4b20      	ldr	r3, [pc, #128]	@ (8007ad0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	3304      	adds	r3, #4
 8007a52:	4618      	mov	r0, r3
 8007a54:	f7fe f972 	bl	8005d3c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a5e:	d10a      	bne.n	8007a76 <prvAddCurrentTaskToDelayedList+0x3a>
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d007      	beq.n	8007a76 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a66:	4b1a      	ldr	r3, [pc, #104]	@ (8007ad0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	3304      	adds	r3, #4
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	4819      	ldr	r0, [pc, #100]	@ (8007ad4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007a70:	f7fe f909 	bl	8005c86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007a74:	e026      	b.n	8007ac4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	4413      	add	r3, r2
 8007a7c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007a7e:	4b14      	ldr	r3, [pc, #80]	@ (8007ad0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007a86:	68ba      	ldr	r2, [r7, #8]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d209      	bcs.n	8007aa2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a8e:	4b12      	ldr	r3, [pc, #72]	@ (8007ad8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	4b0f      	ldr	r3, [pc, #60]	@ (8007ad0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	3304      	adds	r3, #4
 8007a98:	4619      	mov	r1, r3
 8007a9a:	4610      	mov	r0, r2
 8007a9c:	f7fe f916 	bl	8005ccc <vListInsert>
}
 8007aa0:	e010      	b.n	8007ac4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8007adc <prvAddCurrentTaskToDelayedList+0xa0>)
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8007ad0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	3304      	adds	r3, #4
 8007aac:	4619      	mov	r1, r3
 8007aae:	4610      	mov	r0, r2
 8007ab0:	f7fe f90c 	bl	8005ccc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8007ae0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	68ba      	ldr	r2, [r7, #8]
 8007aba:	429a      	cmp	r2, r3
 8007abc:	d202      	bcs.n	8007ac4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007abe:	4a08      	ldr	r2, [pc, #32]	@ (8007ae0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	6013      	str	r3, [r2, #0]
}
 8007ac4:	bf00      	nop
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}
 8007acc:	20000f8c 	.word	0x20000f8c
 8007ad0:	20000ab4 	.word	0x20000ab4
 8007ad4:	20000f74 	.word	0x20000f74
 8007ad8:	20000f44 	.word	0x20000f44
 8007adc:	20000f40 	.word	0x20000f40
 8007ae0:	20000fa8 	.word	0x20000fa8

08007ae4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b08a      	sub	sp, #40	@ 0x28
 8007ae8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007aea:	2300      	movs	r3, #0
 8007aec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007aee:	f000 fb11 	bl	8008114 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007af2:	4b1d      	ldr	r3, [pc, #116]	@ (8007b68 <xTimerCreateTimerTask+0x84>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d021      	beq.n	8007b3e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007afa:	2300      	movs	r3, #0
 8007afc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007afe:	2300      	movs	r3, #0
 8007b00:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007b02:	1d3a      	adds	r2, r7, #4
 8007b04:	f107 0108 	add.w	r1, r7, #8
 8007b08:	f107 030c 	add.w	r3, r7, #12
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f7fe f875 	bl	8005bfc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007b12:	6879      	ldr	r1, [r7, #4]
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	68fa      	ldr	r2, [r7, #12]
 8007b18:	9202      	str	r2, [sp, #8]
 8007b1a:	9301      	str	r3, [sp, #4]
 8007b1c:	2302      	movs	r3, #2
 8007b1e:	9300      	str	r3, [sp, #0]
 8007b20:	2300      	movs	r3, #0
 8007b22:	460a      	mov	r2, r1
 8007b24:	4911      	ldr	r1, [pc, #68]	@ (8007b6c <xTimerCreateTimerTask+0x88>)
 8007b26:	4812      	ldr	r0, [pc, #72]	@ (8007b70 <xTimerCreateTimerTask+0x8c>)
 8007b28:	f7ff f80a 	bl	8006b40 <xTaskCreateStatic>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	4a11      	ldr	r2, [pc, #68]	@ (8007b74 <xTimerCreateTimerTask+0x90>)
 8007b30:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007b32:	4b10      	ldr	r3, [pc, #64]	@ (8007b74 <xTimerCreateTimerTask+0x90>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d001      	beq.n	8007b3e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007b3e:	697b      	ldr	r3, [r7, #20]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d10b      	bne.n	8007b5c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b48:	f383 8811 	msr	BASEPRI, r3
 8007b4c:	f3bf 8f6f 	isb	sy
 8007b50:	f3bf 8f4f 	dsb	sy
 8007b54:	613b      	str	r3, [r7, #16]
}
 8007b56:	bf00      	nop
 8007b58:	bf00      	nop
 8007b5a:	e7fd      	b.n	8007b58 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007b5c:	697b      	ldr	r3, [r7, #20]
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3718      	adds	r7, #24
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	20000fe4 	.word	0x20000fe4
 8007b6c:	0800d1bc 	.word	0x0800d1bc
 8007b70:	08007cb1 	.word	0x08007cb1
 8007b74:	20000fe8 	.word	0x20000fe8

08007b78 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b08a      	sub	sp, #40	@ 0x28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]
 8007b84:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007b86:	2300      	movs	r3, #0
 8007b88:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d10b      	bne.n	8007ba8 <xTimerGenericCommand+0x30>
	__asm volatile
 8007b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b94:	f383 8811 	msr	BASEPRI, r3
 8007b98:	f3bf 8f6f 	isb	sy
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	623b      	str	r3, [r7, #32]
}
 8007ba2:	bf00      	nop
 8007ba4:	bf00      	nop
 8007ba6:	e7fd      	b.n	8007ba4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007ba8:	4b19      	ldr	r3, [pc, #100]	@ (8007c10 <xTimerGenericCommand+0x98>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d02a      	beq.n	8007c06 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	2b05      	cmp	r3, #5
 8007bc0:	dc18      	bgt.n	8007bf4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007bc2:	f7ff fdad 	bl	8007720 <xTaskGetSchedulerState>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	d109      	bne.n	8007be0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007bcc:	4b10      	ldr	r3, [pc, #64]	@ (8007c10 <xTimerGenericCommand+0x98>)
 8007bce:	6818      	ldr	r0, [r3, #0]
 8007bd0:	f107 0110 	add.w	r1, r7, #16
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bd8:	f7fe faca 	bl	8006170 <xQueueGenericSend>
 8007bdc:	6278      	str	r0, [r7, #36]	@ 0x24
 8007bde:	e012      	b.n	8007c06 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007be0:	4b0b      	ldr	r3, [pc, #44]	@ (8007c10 <xTimerGenericCommand+0x98>)
 8007be2:	6818      	ldr	r0, [r3, #0]
 8007be4:	f107 0110 	add.w	r1, r7, #16
 8007be8:	2300      	movs	r3, #0
 8007bea:	2200      	movs	r2, #0
 8007bec:	f7fe fac0 	bl	8006170 <xQueueGenericSend>
 8007bf0:	6278      	str	r0, [r7, #36]	@ 0x24
 8007bf2:	e008      	b.n	8007c06 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007bf4:	4b06      	ldr	r3, [pc, #24]	@ (8007c10 <xTimerGenericCommand+0x98>)
 8007bf6:	6818      	ldr	r0, [r3, #0]
 8007bf8:	f107 0110 	add.w	r1, r7, #16
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	683a      	ldr	r2, [r7, #0]
 8007c00:	f7fe fba0 	bl	8006344 <xQueueGenericSendFromISR>
 8007c04:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3728      	adds	r7, #40	@ 0x28
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}
 8007c10:	20000fe4 	.word	0x20000fe4

08007c14 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b088      	sub	sp, #32
 8007c18:	af02      	add	r7, sp, #8
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c1e:	4b23      	ldr	r3, [pc, #140]	@ (8007cac <prvProcessExpiredTimer+0x98>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	68db      	ldr	r3, [r3, #12]
 8007c26:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	3304      	adds	r3, #4
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7fe f885 	bl	8005d3c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c38:	f003 0304 	and.w	r3, r3, #4
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d023      	beq.n	8007c88 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	699a      	ldr	r2, [r3, #24]
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	18d1      	adds	r1, r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	683a      	ldr	r2, [r7, #0]
 8007c4c:	6978      	ldr	r0, [r7, #20]
 8007c4e:	f000 f8d3 	bl	8007df8 <prvInsertTimerInActiveList>
 8007c52:	4603      	mov	r3, r0
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d020      	beq.n	8007c9a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c58:	2300      	movs	r3, #0
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	2100      	movs	r1, #0
 8007c62:	6978      	ldr	r0, [r7, #20]
 8007c64:	f7ff ff88 	bl	8007b78 <xTimerGenericCommand>
 8007c68:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d114      	bne.n	8007c9a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c74:	f383 8811 	msr	BASEPRI, r3
 8007c78:	f3bf 8f6f 	isb	sy
 8007c7c:	f3bf 8f4f 	dsb	sy
 8007c80:	60fb      	str	r3, [r7, #12]
}
 8007c82:	bf00      	nop
 8007c84:	bf00      	nop
 8007c86:	e7fd      	b.n	8007c84 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c8e:	f023 0301 	bic.w	r3, r3, #1
 8007c92:	b2da      	uxtb	r2, r3
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	6a1b      	ldr	r3, [r3, #32]
 8007c9e:	6978      	ldr	r0, [r7, #20]
 8007ca0:	4798      	blx	r3
}
 8007ca2:	bf00      	nop
 8007ca4:	3718      	adds	r7, #24
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}
 8007caa:	bf00      	nop
 8007cac:	20000fdc 	.word	0x20000fdc

08007cb0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b084      	sub	sp, #16
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007cb8:	f107 0308 	add.w	r3, r7, #8
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	f000 f859 	bl	8007d74 <prvGetNextExpireTime>
 8007cc2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	68f8      	ldr	r0, [r7, #12]
 8007cca:	f000 f805 	bl	8007cd8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007cce:	f000 f8d5 	bl	8007e7c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007cd2:	bf00      	nop
 8007cd4:	e7f0      	b.n	8007cb8 <prvTimerTask+0x8>
	...

08007cd8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007ce2:	f7ff f961 	bl	8006fa8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ce6:	f107 0308 	add.w	r3, r7, #8
 8007cea:	4618      	mov	r0, r3
 8007cec:	f000 f864 	bl	8007db8 <prvSampleTimeNow>
 8007cf0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d130      	bne.n	8007d5a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10a      	bne.n	8007d14 <prvProcessTimerOrBlockTask+0x3c>
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d806      	bhi.n	8007d14 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007d06:	f7ff f95d 	bl	8006fc4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007d0a:	68f9      	ldr	r1, [r7, #12]
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f7ff ff81 	bl	8007c14 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007d12:	e024      	b.n	8007d5e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d008      	beq.n	8007d2c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007d1a:	4b13      	ldr	r3, [pc, #76]	@ (8007d68 <prvProcessTimerOrBlockTask+0x90>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d101      	bne.n	8007d28 <prvProcessTimerOrBlockTask+0x50>
 8007d24:	2301      	movs	r3, #1
 8007d26:	e000      	b.n	8007d2a <prvProcessTimerOrBlockTask+0x52>
 8007d28:	2300      	movs	r3, #0
 8007d2a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8007d6c <prvProcessTimerOrBlockTask+0x94>)
 8007d2e:	6818      	ldr	r0, [r3, #0]
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	1ad3      	subs	r3, r2, r3
 8007d36:	683a      	ldr	r2, [r7, #0]
 8007d38:	4619      	mov	r1, r3
 8007d3a:	f7fe fecd 	bl	8006ad8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007d3e:	f7ff f941 	bl	8006fc4 <xTaskResumeAll>
 8007d42:	4603      	mov	r3, r0
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d10a      	bne.n	8007d5e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007d48:	4b09      	ldr	r3, [pc, #36]	@ (8007d70 <prvProcessTimerOrBlockTask+0x98>)
 8007d4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d4e:	601a      	str	r2, [r3, #0]
 8007d50:	f3bf 8f4f 	dsb	sy
 8007d54:	f3bf 8f6f 	isb	sy
}
 8007d58:	e001      	b.n	8007d5e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007d5a:	f7ff f933 	bl	8006fc4 <xTaskResumeAll>
}
 8007d5e:	bf00      	nop
 8007d60:	3710      	adds	r7, #16
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	20000fe0 	.word	0x20000fe0
 8007d6c:	20000fe4 	.word	0x20000fe4
 8007d70:	e000ed04 	.word	0xe000ed04

08007d74 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8007db4 <prvGetNextExpireTime+0x40>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d101      	bne.n	8007d8a <prvGetNextExpireTime+0x16>
 8007d86:	2201      	movs	r2, #1
 8007d88:	e000      	b.n	8007d8c <prvGetNextExpireTime+0x18>
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d105      	bne.n	8007da4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007d98:	4b06      	ldr	r3, [pc, #24]	@ (8007db4 <prvGetNextExpireTime+0x40>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	60fb      	str	r3, [r7, #12]
 8007da2:	e001      	b.n	8007da8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007da4:	2300      	movs	r3, #0
 8007da6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007da8:	68fb      	ldr	r3, [r7, #12]
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3714      	adds	r7, #20
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bc80      	pop	{r7}
 8007db2:	4770      	bx	lr
 8007db4:	20000fdc 	.word	0x20000fdc

08007db8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007dc0:	f7ff f990 	bl	80070e4 <xTaskGetTickCount>
 8007dc4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8007df4 <prvSampleTimeNow+0x3c>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	68fa      	ldr	r2, [r7, #12]
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d205      	bcs.n	8007ddc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007dd0:	f000 f93a 	bl	8008048 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	601a      	str	r2, [r3, #0]
 8007dda:	e002      	b.n	8007de2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2200      	movs	r2, #0
 8007de0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007de2:	4a04      	ldr	r2, [pc, #16]	@ (8007df4 <prvSampleTimeNow+0x3c>)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007de8:	68fb      	ldr	r3, [r7, #12]
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	20000fec 	.word	0x20000fec

08007df8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b086      	sub	sp, #24
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	60b9      	str	r1, [r7, #8]
 8007e02:	607a      	str	r2, [r7, #4]
 8007e04:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007e06:	2300      	movs	r3, #0
 8007e08:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	68ba      	ldr	r2, [r7, #8]
 8007e0e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	68fa      	ldr	r2, [r7, #12]
 8007e14:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007e16:	68ba      	ldr	r2, [r7, #8]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d812      	bhi.n	8007e44 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	1ad2      	subs	r2, r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	699b      	ldr	r3, [r3, #24]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d302      	bcc.n	8007e32 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	617b      	str	r3, [r7, #20]
 8007e30:	e01b      	b.n	8007e6a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007e32:	4b10      	ldr	r3, [pc, #64]	@ (8007e74 <prvInsertTimerInActiveList+0x7c>)
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	3304      	adds	r3, #4
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	4610      	mov	r0, r2
 8007e3e:	f7fd ff45 	bl	8005ccc <vListInsert>
 8007e42:	e012      	b.n	8007e6a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d206      	bcs.n	8007e5a <prvInsertTimerInActiveList+0x62>
 8007e4c:	68ba      	ldr	r2, [r7, #8]
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d302      	bcc.n	8007e5a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007e54:	2301      	movs	r3, #1
 8007e56:	617b      	str	r3, [r7, #20]
 8007e58:	e007      	b.n	8007e6a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007e5a:	4b07      	ldr	r3, [pc, #28]	@ (8007e78 <prvInsertTimerInActiveList+0x80>)
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	3304      	adds	r3, #4
 8007e62:	4619      	mov	r1, r3
 8007e64:	4610      	mov	r0, r2
 8007e66:	f7fd ff31 	bl	8005ccc <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007e6a:	697b      	ldr	r3, [r7, #20]
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3718      	adds	r7, #24
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}
 8007e74:	20000fe0 	.word	0x20000fe0
 8007e78:	20000fdc 	.word	0x20000fdc

08007e7c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b08e      	sub	sp, #56	@ 0x38
 8007e80:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e82:	e0ce      	b.n	8008022 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	da19      	bge.n	8007ebe <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007e8a:	1d3b      	adds	r3, r7, #4
 8007e8c:	3304      	adds	r3, #4
 8007e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d10b      	bne.n	8007eae <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e9a:	f383 8811 	msr	BASEPRI, r3
 8007e9e:	f3bf 8f6f 	isb	sy
 8007ea2:	f3bf 8f4f 	dsb	sy
 8007ea6:	61fb      	str	r3, [r7, #28]
}
 8007ea8:	bf00      	nop
 8007eaa:	bf00      	nop
 8007eac:	e7fd      	b.n	8007eaa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007eb4:	6850      	ldr	r0, [r2, #4]
 8007eb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007eb8:	6892      	ldr	r2, [r2, #8]
 8007eba:	4611      	mov	r1, r2
 8007ebc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f2c0 80ae 	blt.w	8008022 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ecc:	695b      	ldr	r3, [r3, #20]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d004      	beq.n	8007edc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed4:	3304      	adds	r3, #4
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f7fd ff30 	bl	8005d3c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007edc:	463b      	mov	r3, r7
 8007ede:	4618      	mov	r0, r3
 8007ee0:	f7ff ff6a 	bl	8007db8 <prvSampleTimeNow>
 8007ee4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2b09      	cmp	r3, #9
 8007eea:	f200 8097 	bhi.w	800801c <prvProcessReceivedCommands+0x1a0>
 8007eee:	a201      	add	r2, pc, #4	@ (adr r2, 8007ef4 <prvProcessReceivedCommands+0x78>)
 8007ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef4:	08007f1d 	.word	0x08007f1d
 8007ef8:	08007f1d 	.word	0x08007f1d
 8007efc:	08007f1d 	.word	0x08007f1d
 8007f00:	08007f93 	.word	0x08007f93
 8007f04:	08007fa7 	.word	0x08007fa7
 8007f08:	08007ff3 	.word	0x08007ff3
 8007f0c:	08007f1d 	.word	0x08007f1d
 8007f10:	08007f1d 	.word	0x08007f1d
 8007f14:	08007f93 	.word	0x08007f93
 8007f18:	08007fa7 	.word	0x08007fa7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f22:	f043 0301 	orr.w	r3, r3, #1
 8007f26:	b2da      	uxtb	r2, r3
 8007f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007f2e:	68ba      	ldr	r2, [r7, #8]
 8007f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f32:	699b      	ldr	r3, [r3, #24]
 8007f34:	18d1      	adds	r1, r2, r3
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f3c:	f7ff ff5c 	bl	8007df8 <prvInsertTimerInActiveList>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d06c      	beq.n	8008020 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f48:	6a1b      	ldr	r3, [r3, #32]
 8007f4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f4c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f54:	f003 0304 	and.w	r3, r3, #4
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d061      	beq.n	8008020 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007f5c:	68ba      	ldr	r2, [r7, #8]
 8007f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f60:	699b      	ldr	r3, [r3, #24]
 8007f62:	441a      	add	r2, r3
 8007f64:	2300      	movs	r3, #0
 8007f66:	9300      	str	r3, [sp, #0]
 8007f68:	2300      	movs	r3, #0
 8007f6a:	2100      	movs	r1, #0
 8007f6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f6e:	f7ff fe03 	bl	8007b78 <xTimerGenericCommand>
 8007f72:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007f74:	6a3b      	ldr	r3, [r7, #32]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d152      	bne.n	8008020 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f7e:	f383 8811 	msr	BASEPRI, r3
 8007f82:	f3bf 8f6f 	isb	sy
 8007f86:	f3bf 8f4f 	dsb	sy
 8007f8a:	61bb      	str	r3, [r7, #24]
}
 8007f8c:	bf00      	nop
 8007f8e:	bf00      	nop
 8007f90:	e7fd      	b.n	8007f8e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f98:	f023 0301 	bic.w	r3, r3, #1
 8007f9c:	b2da      	uxtb	r2, r3
 8007f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007fa4:	e03d      	b.n	8008022 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fac:	f043 0301 	orr.w	r3, r3, #1
 8007fb0:	b2da      	uxtb	r2, r3
 8007fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007fb8:	68ba      	ldr	r2, [r7, #8]
 8007fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fbc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc0:	699b      	ldr	r3, [r3, #24]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d10b      	bne.n	8007fde <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fca:	f383 8811 	msr	BASEPRI, r3
 8007fce:	f3bf 8f6f 	isb	sy
 8007fd2:	f3bf 8f4f 	dsb	sy
 8007fd6:	617b      	str	r3, [r7, #20]
}
 8007fd8:	bf00      	nop
 8007fda:	bf00      	nop
 8007fdc:	e7fd      	b.n	8007fda <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe0:	699a      	ldr	r2, [r3, #24]
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe4:	18d1      	adds	r1, r2, r3
 8007fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fec:	f7ff ff04 	bl	8007df8 <prvInsertTimerInActiveList>
					break;
 8007ff0:	e017      	b.n	8008022 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007ff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ff8:	f003 0302 	and.w	r3, r3, #2
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d103      	bne.n	8008008 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008000:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008002:	f000 fb8b 	bl	800871c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008006:	e00c      	b.n	8008022 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800800a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800800e:	f023 0301 	bic.w	r3, r3, #1
 8008012:	b2da      	uxtb	r2, r3
 8008014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008016:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800801a:	e002      	b.n	8008022 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800801c:	bf00      	nop
 800801e:	e000      	b.n	8008022 <prvProcessReceivedCommands+0x1a6>
					break;
 8008020:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008022:	4b08      	ldr	r3, [pc, #32]	@ (8008044 <prvProcessReceivedCommands+0x1c8>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	1d39      	adds	r1, r7, #4
 8008028:	2200      	movs	r2, #0
 800802a:	4618      	mov	r0, r3
 800802c:	f7fe fa28 	bl	8006480 <xQueueReceive>
 8008030:	4603      	mov	r3, r0
 8008032:	2b00      	cmp	r3, #0
 8008034:	f47f af26 	bne.w	8007e84 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008038:	bf00      	nop
 800803a:	bf00      	nop
 800803c:	3730      	adds	r7, #48	@ 0x30
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}
 8008042:	bf00      	nop
 8008044:	20000fe4 	.word	0x20000fe4

08008048 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b088      	sub	sp, #32
 800804c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800804e:	e049      	b.n	80080e4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008050:	4b2e      	ldr	r3, [pc, #184]	@ (800810c <prvSwitchTimerLists+0xc4>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	68db      	ldr	r3, [r3, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800805a:	4b2c      	ldr	r3, [pc, #176]	@ (800810c <prvSwitchTimerLists+0xc4>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	68db      	ldr	r3, [r3, #12]
 8008062:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	3304      	adds	r3, #4
 8008068:	4618      	mov	r0, r3
 800806a:	f7fd fe67 	bl	8005d3c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	6a1b      	ldr	r3, [r3, #32]
 8008072:	68f8      	ldr	r0, [r7, #12]
 8008074:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800807c:	f003 0304 	and.w	r3, r3, #4
 8008080:	2b00      	cmp	r3, #0
 8008082:	d02f      	beq.n	80080e4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	699b      	ldr	r3, [r3, #24]
 8008088:	693a      	ldr	r2, [r7, #16]
 800808a:	4413      	add	r3, r2
 800808c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800808e:	68ba      	ldr	r2, [r7, #8]
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	429a      	cmp	r2, r3
 8008094:	d90e      	bls.n	80080b4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	68fa      	ldr	r2, [r7, #12]
 80080a0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080a2:	4b1a      	ldr	r3, [pc, #104]	@ (800810c <prvSwitchTimerLists+0xc4>)
 80080a4:	681a      	ldr	r2, [r3, #0]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	3304      	adds	r3, #4
 80080aa:	4619      	mov	r1, r3
 80080ac:	4610      	mov	r0, r2
 80080ae:	f7fd fe0d 	bl	8005ccc <vListInsert>
 80080b2:	e017      	b.n	80080e4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80080b4:	2300      	movs	r3, #0
 80080b6:	9300      	str	r3, [sp, #0]
 80080b8:	2300      	movs	r3, #0
 80080ba:	693a      	ldr	r2, [r7, #16]
 80080bc:	2100      	movs	r1, #0
 80080be:	68f8      	ldr	r0, [r7, #12]
 80080c0:	f7ff fd5a 	bl	8007b78 <xTimerGenericCommand>
 80080c4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d10b      	bne.n	80080e4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80080cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d0:	f383 8811 	msr	BASEPRI, r3
 80080d4:	f3bf 8f6f 	isb	sy
 80080d8:	f3bf 8f4f 	dsb	sy
 80080dc:	603b      	str	r3, [r7, #0]
}
 80080de:	bf00      	nop
 80080e0:	bf00      	nop
 80080e2:	e7fd      	b.n	80080e0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080e4:	4b09      	ldr	r3, [pc, #36]	@ (800810c <prvSwitchTimerLists+0xc4>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d1b0      	bne.n	8008050 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80080ee:	4b07      	ldr	r3, [pc, #28]	@ (800810c <prvSwitchTimerLists+0xc4>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80080f4:	4b06      	ldr	r3, [pc, #24]	@ (8008110 <prvSwitchTimerLists+0xc8>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a04      	ldr	r2, [pc, #16]	@ (800810c <prvSwitchTimerLists+0xc4>)
 80080fa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80080fc:	4a04      	ldr	r2, [pc, #16]	@ (8008110 <prvSwitchTimerLists+0xc8>)
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	6013      	str	r3, [r2, #0]
}
 8008102:	bf00      	nop
 8008104:	3718      	adds	r7, #24
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}
 800810a:	bf00      	nop
 800810c:	20000fdc 	.word	0x20000fdc
 8008110:	20000fe0 	.word	0x20000fe0

08008114 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b082      	sub	sp, #8
 8008118:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800811a:	f000 f92f 	bl	800837c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800811e:	4b15      	ldr	r3, [pc, #84]	@ (8008174 <prvCheckForValidListAndQueue+0x60>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d120      	bne.n	8008168 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008126:	4814      	ldr	r0, [pc, #80]	@ (8008178 <prvCheckForValidListAndQueue+0x64>)
 8008128:	f7fd fd82 	bl	8005c30 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800812c:	4813      	ldr	r0, [pc, #76]	@ (800817c <prvCheckForValidListAndQueue+0x68>)
 800812e:	f7fd fd7f 	bl	8005c30 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008132:	4b13      	ldr	r3, [pc, #76]	@ (8008180 <prvCheckForValidListAndQueue+0x6c>)
 8008134:	4a10      	ldr	r2, [pc, #64]	@ (8008178 <prvCheckForValidListAndQueue+0x64>)
 8008136:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008138:	4b12      	ldr	r3, [pc, #72]	@ (8008184 <prvCheckForValidListAndQueue+0x70>)
 800813a:	4a10      	ldr	r2, [pc, #64]	@ (800817c <prvCheckForValidListAndQueue+0x68>)
 800813c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800813e:	2300      	movs	r3, #0
 8008140:	9300      	str	r3, [sp, #0]
 8008142:	4b11      	ldr	r3, [pc, #68]	@ (8008188 <prvCheckForValidListAndQueue+0x74>)
 8008144:	4a11      	ldr	r2, [pc, #68]	@ (800818c <prvCheckForValidListAndQueue+0x78>)
 8008146:	2110      	movs	r1, #16
 8008148:	200a      	movs	r0, #10
 800814a:	f7fd fe7c 	bl	8005e46 <xQueueGenericCreateStatic>
 800814e:	4603      	mov	r3, r0
 8008150:	4a08      	ldr	r2, [pc, #32]	@ (8008174 <prvCheckForValidListAndQueue+0x60>)
 8008152:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008154:	4b07      	ldr	r3, [pc, #28]	@ (8008174 <prvCheckForValidListAndQueue+0x60>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d005      	beq.n	8008168 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800815c:	4b05      	ldr	r3, [pc, #20]	@ (8008174 <prvCheckForValidListAndQueue+0x60>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	490b      	ldr	r1, [pc, #44]	@ (8008190 <prvCheckForValidListAndQueue+0x7c>)
 8008162:	4618      	mov	r0, r3
 8008164:	f7fe fc90 	bl	8006a88 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008168:	f000 f938 	bl	80083dc <vPortExitCritical>
}
 800816c:	bf00      	nop
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	20000fe4 	.word	0x20000fe4
 8008178:	20000fb4 	.word	0x20000fb4
 800817c:	20000fc8 	.word	0x20000fc8
 8008180:	20000fdc 	.word	0x20000fdc
 8008184:	20000fe0 	.word	0x20000fe0
 8008188:	20001090 	.word	0x20001090
 800818c:	20000ff0 	.word	0x20000ff0
 8008190:	0800d1c4 	.word	0x0800d1c4

08008194 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008194:	b480      	push	{r7}
 8008196:	b085      	sub	sp, #20
 8008198:	af00      	add	r7, sp, #0
 800819a:	60f8      	str	r0, [r7, #12]
 800819c:	60b9      	str	r1, [r7, #8]
 800819e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	3b04      	subs	r3, #4
 80081a4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80081ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	3b04      	subs	r3, #4
 80081b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	f023 0201 	bic.w	r2, r3, #1
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	3b04      	subs	r3, #4
 80081c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80081c4:	4a08      	ldr	r2, [pc, #32]	@ (80081e8 <pxPortInitialiseStack+0x54>)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	3b14      	subs	r3, #20
 80081ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	3b20      	subs	r3, #32
 80081da:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80081dc:	68fb      	ldr	r3, [r7, #12]
}
 80081de:	4618      	mov	r0, r3
 80081e0:	3714      	adds	r7, #20
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bc80      	pop	{r7}
 80081e6:	4770      	bx	lr
 80081e8:	080081ed 	.word	0x080081ed

080081ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80081ec:	b480      	push	{r7}
 80081ee:	b085      	sub	sp, #20
 80081f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80081f2:	2300      	movs	r3, #0
 80081f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80081f6:	4b12      	ldr	r3, [pc, #72]	@ (8008240 <prvTaskExitError+0x54>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081fe:	d00b      	beq.n	8008218 <prvTaskExitError+0x2c>
	__asm volatile
 8008200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008204:	f383 8811 	msr	BASEPRI, r3
 8008208:	f3bf 8f6f 	isb	sy
 800820c:	f3bf 8f4f 	dsb	sy
 8008210:	60fb      	str	r3, [r7, #12]
}
 8008212:	bf00      	nop
 8008214:	bf00      	nop
 8008216:	e7fd      	b.n	8008214 <prvTaskExitError+0x28>
	__asm volatile
 8008218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800821c:	f383 8811 	msr	BASEPRI, r3
 8008220:	f3bf 8f6f 	isb	sy
 8008224:	f3bf 8f4f 	dsb	sy
 8008228:	60bb      	str	r3, [r7, #8]
}
 800822a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800822c:	bf00      	nop
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d0fc      	beq.n	800822e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008234:	bf00      	nop
 8008236:	bf00      	nop
 8008238:	3714      	adds	r7, #20
 800823a:	46bd      	mov	sp, r7
 800823c:	bc80      	pop	{r7}
 800823e:	4770      	bx	lr
 8008240:	2000000c 	.word	0x2000000c
	...

08008250 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008250:	4b07      	ldr	r3, [pc, #28]	@ (8008270 <pxCurrentTCBConst2>)
 8008252:	6819      	ldr	r1, [r3, #0]
 8008254:	6808      	ldr	r0, [r1, #0]
 8008256:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800825a:	f380 8809 	msr	PSP, r0
 800825e:	f3bf 8f6f 	isb	sy
 8008262:	f04f 0000 	mov.w	r0, #0
 8008266:	f380 8811 	msr	BASEPRI, r0
 800826a:	f04e 0e0d 	orr.w	lr, lr, #13
 800826e:	4770      	bx	lr

08008270 <pxCurrentTCBConst2>:
 8008270:	20000ab4 	.word	0x20000ab4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008274:	bf00      	nop
 8008276:	bf00      	nop

08008278 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008278:	4806      	ldr	r0, [pc, #24]	@ (8008294 <prvPortStartFirstTask+0x1c>)
 800827a:	6800      	ldr	r0, [r0, #0]
 800827c:	6800      	ldr	r0, [r0, #0]
 800827e:	f380 8808 	msr	MSP, r0
 8008282:	b662      	cpsie	i
 8008284:	b661      	cpsie	f
 8008286:	f3bf 8f4f 	dsb	sy
 800828a:	f3bf 8f6f 	isb	sy
 800828e:	df00      	svc	0
 8008290:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008292:	bf00      	nop
 8008294:	e000ed08 	.word	0xe000ed08

08008298 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b084      	sub	sp, #16
 800829c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800829e:	4b32      	ldr	r3, [pc, #200]	@ (8008368 <xPortStartScheduler+0xd0>)
 80082a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	781b      	ldrb	r3, [r3, #0]
 80082a6:	b2db      	uxtb	r3, r3
 80082a8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	22ff      	movs	r2, #255	@ 0xff
 80082ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80082b8:	78fb      	ldrb	r3, [r7, #3]
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80082c0:	b2da      	uxtb	r2, r3
 80082c2:	4b2a      	ldr	r3, [pc, #168]	@ (800836c <xPortStartScheduler+0xd4>)
 80082c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80082c6:	4b2a      	ldr	r3, [pc, #168]	@ (8008370 <xPortStartScheduler+0xd8>)
 80082c8:	2207      	movs	r2, #7
 80082ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80082cc:	e009      	b.n	80082e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80082ce:	4b28      	ldr	r3, [pc, #160]	@ (8008370 <xPortStartScheduler+0xd8>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	3b01      	subs	r3, #1
 80082d4:	4a26      	ldr	r2, [pc, #152]	@ (8008370 <xPortStartScheduler+0xd8>)
 80082d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80082d8:	78fb      	ldrb	r3, [r7, #3]
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	005b      	lsls	r3, r3, #1
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80082e2:	78fb      	ldrb	r3, [r7, #3]
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082ea:	2b80      	cmp	r3, #128	@ 0x80
 80082ec:	d0ef      	beq.n	80082ce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80082ee:	4b20      	ldr	r3, [pc, #128]	@ (8008370 <xPortStartScheduler+0xd8>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f1c3 0307 	rsb	r3, r3, #7
 80082f6:	2b04      	cmp	r3, #4
 80082f8:	d00b      	beq.n	8008312 <xPortStartScheduler+0x7a>
	__asm volatile
 80082fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fe:	f383 8811 	msr	BASEPRI, r3
 8008302:	f3bf 8f6f 	isb	sy
 8008306:	f3bf 8f4f 	dsb	sy
 800830a:	60bb      	str	r3, [r7, #8]
}
 800830c:	bf00      	nop
 800830e:	bf00      	nop
 8008310:	e7fd      	b.n	800830e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008312:	4b17      	ldr	r3, [pc, #92]	@ (8008370 <xPortStartScheduler+0xd8>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	021b      	lsls	r3, r3, #8
 8008318:	4a15      	ldr	r2, [pc, #84]	@ (8008370 <xPortStartScheduler+0xd8>)
 800831a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800831c:	4b14      	ldr	r3, [pc, #80]	@ (8008370 <xPortStartScheduler+0xd8>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008324:	4a12      	ldr	r2, [pc, #72]	@ (8008370 <xPortStartScheduler+0xd8>)
 8008326:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	b2da      	uxtb	r2, r3
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008330:	4b10      	ldr	r3, [pc, #64]	@ (8008374 <xPortStartScheduler+0xdc>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a0f      	ldr	r2, [pc, #60]	@ (8008374 <xPortStartScheduler+0xdc>)
 8008336:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800833a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800833c:	4b0d      	ldr	r3, [pc, #52]	@ (8008374 <xPortStartScheduler+0xdc>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a0c      	ldr	r2, [pc, #48]	@ (8008374 <xPortStartScheduler+0xdc>)
 8008342:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008346:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008348:	f000 f8b8 	bl	80084bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800834c:	4b0a      	ldr	r3, [pc, #40]	@ (8008378 <xPortStartScheduler+0xe0>)
 800834e:	2200      	movs	r2, #0
 8008350:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008352:	f7ff ff91 	bl	8008278 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008356:	f7fe ff6b 	bl	8007230 <vTaskSwitchContext>
	prvTaskExitError();
 800835a:	f7ff ff47 	bl	80081ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	3710      	adds	r7, #16
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}
 8008368:	e000e400 	.word	0xe000e400
 800836c:	200010e0 	.word	0x200010e0
 8008370:	200010e4 	.word	0x200010e4
 8008374:	e000ed20 	.word	0xe000ed20
 8008378:	2000000c 	.word	0x2000000c

0800837c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
	__asm volatile
 8008382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008386:	f383 8811 	msr	BASEPRI, r3
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	f3bf 8f4f 	dsb	sy
 8008392:	607b      	str	r3, [r7, #4]
}
 8008394:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008396:	4b0f      	ldr	r3, [pc, #60]	@ (80083d4 <vPortEnterCritical+0x58>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	3301      	adds	r3, #1
 800839c:	4a0d      	ldr	r2, [pc, #52]	@ (80083d4 <vPortEnterCritical+0x58>)
 800839e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80083a0:	4b0c      	ldr	r3, [pc, #48]	@ (80083d4 <vPortEnterCritical+0x58>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d110      	bne.n	80083ca <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80083a8:	4b0b      	ldr	r3, [pc, #44]	@ (80083d8 <vPortEnterCritical+0x5c>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	b2db      	uxtb	r3, r3
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d00b      	beq.n	80083ca <vPortEnterCritical+0x4e>
	__asm volatile
 80083b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b6:	f383 8811 	msr	BASEPRI, r3
 80083ba:	f3bf 8f6f 	isb	sy
 80083be:	f3bf 8f4f 	dsb	sy
 80083c2:	603b      	str	r3, [r7, #0]
}
 80083c4:	bf00      	nop
 80083c6:	bf00      	nop
 80083c8:	e7fd      	b.n	80083c6 <vPortEnterCritical+0x4a>
	}
}
 80083ca:	bf00      	nop
 80083cc:	370c      	adds	r7, #12
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bc80      	pop	{r7}
 80083d2:	4770      	bx	lr
 80083d4:	2000000c 	.word	0x2000000c
 80083d8:	e000ed04 	.word	0xe000ed04

080083dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80083e2:	4b12      	ldr	r3, [pc, #72]	@ (800842c <vPortExitCritical+0x50>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10b      	bne.n	8008402 <vPortExitCritical+0x26>
	__asm volatile
 80083ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ee:	f383 8811 	msr	BASEPRI, r3
 80083f2:	f3bf 8f6f 	isb	sy
 80083f6:	f3bf 8f4f 	dsb	sy
 80083fa:	607b      	str	r3, [r7, #4]
}
 80083fc:	bf00      	nop
 80083fe:	bf00      	nop
 8008400:	e7fd      	b.n	80083fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008402:	4b0a      	ldr	r3, [pc, #40]	@ (800842c <vPortExitCritical+0x50>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	3b01      	subs	r3, #1
 8008408:	4a08      	ldr	r2, [pc, #32]	@ (800842c <vPortExitCritical+0x50>)
 800840a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800840c:	4b07      	ldr	r3, [pc, #28]	@ (800842c <vPortExitCritical+0x50>)
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d105      	bne.n	8008420 <vPortExitCritical+0x44>
 8008414:	2300      	movs	r3, #0
 8008416:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	f383 8811 	msr	BASEPRI, r3
}
 800841e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008420:	bf00      	nop
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	bc80      	pop	{r7}
 8008428:	4770      	bx	lr
 800842a:	bf00      	nop
 800842c:	2000000c 	.word	0x2000000c

08008430 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008430:	f3ef 8009 	mrs	r0, PSP
 8008434:	f3bf 8f6f 	isb	sy
 8008438:	4b0d      	ldr	r3, [pc, #52]	@ (8008470 <pxCurrentTCBConst>)
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008440:	6010      	str	r0, [r2, #0]
 8008442:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008446:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800844a:	f380 8811 	msr	BASEPRI, r0
 800844e:	f7fe feef 	bl	8007230 <vTaskSwitchContext>
 8008452:	f04f 0000 	mov.w	r0, #0
 8008456:	f380 8811 	msr	BASEPRI, r0
 800845a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800845e:	6819      	ldr	r1, [r3, #0]
 8008460:	6808      	ldr	r0, [r1, #0]
 8008462:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008466:	f380 8809 	msr	PSP, r0
 800846a:	f3bf 8f6f 	isb	sy
 800846e:	4770      	bx	lr

08008470 <pxCurrentTCBConst>:
 8008470:	20000ab4 	.word	0x20000ab4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008474:	bf00      	nop
 8008476:	bf00      	nop

08008478 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
	__asm volatile
 800847e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008482:	f383 8811 	msr	BASEPRI, r3
 8008486:	f3bf 8f6f 	isb	sy
 800848a:	f3bf 8f4f 	dsb	sy
 800848e:	607b      	str	r3, [r7, #4]
}
 8008490:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008492:	f7fe fe35 	bl	8007100 <xTaskIncrementTick>
 8008496:	4603      	mov	r3, r0
 8008498:	2b00      	cmp	r3, #0
 800849a:	d003      	beq.n	80084a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800849c:	4b06      	ldr	r3, [pc, #24]	@ (80084b8 <xPortSysTickHandler+0x40>)
 800849e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084a2:	601a      	str	r2, [r3, #0]
 80084a4:	2300      	movs	r3, #0
 80084a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	f383 8811 	msr	BASEPRI, r3
}
 80084ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80084b0:	bf00      	nop
 80084b2:	3708      	adds	r7, #8
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	e000ed04 	.word	0xe000ed04

080084bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80084bc:	b480      	push	{r7}
 80084be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80084c0:	4b0a      	ldr	r3, [pc, #40]	@ (80084ec <vPortSetupTimerInterrupt+0x30>)
 80084c2:	2200      	movs	r2, #0
 80084c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80084c6:	4b0a      	ldr	r3, [pc, #40]	@ (80084f0 <vPortSetupTimerInterrupt+0x34>)
 80084c8:	2200      	movs	r2, #0
 80084ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80084cc:	4b09      	ldr	r3, [pc, #36]	@ (80084f4 <vPortSetupTimerInterrupt+0x38>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a09      	ldr	r2, [pc, #36]	@ (80084f8 <vPortSetupTimerInterrupt+0x3c>)
 80084d2:	fba2 2303 	umull	r2, r3, r2, r3
 80084d6:	099b      	lsrs	r3, r3, #6
 80084d8:	4a08      	ldr	r2, [pc, #32]	@ (80084fc <vPortSetupTimerInterrupt+0x40>)
 80084da:	3b01      	subs	r3, #1
 80084dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80084de:	4b03      	ldr	r3, [pc, #12]	@ (80084ec <vPortSetupTimerInterrupt+0x30>)
 80084e0:	2207      	movs	r2, #7
 80084e2:	601a      	str	r2, [r3, #0]
}
 80084e4:	bf00      	nop
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bc80      	pop	{r7}
 80084ea:	4770      	bx	lr
 80084ec:	e000e010 	.word	0xe000e010
 80084f0:	e000e018 	.word	0xe000e018
 80084f4:	20000000 	.word	0x20000000
 80084f8:	10624dd3 	.word	0x10624dd3
 80084fc:	e000e014 	.word	0xe000e014

08008500 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008500:	b480      	push	{r7}
 8008502:	b085      	sub	sp, #20
 8008504:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008506:	f3ef 8305 	mrs	r3, IPSR
 800850a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2b0f      	cmp	r3, #15
 8008510:	d915      	bls.n	800853e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008512:	4a17      	ldr	r2, [pc, #92]	@ (8008570 <vPortValidateInterruptPriority+0x70>)
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	4413      	add	r3, r2
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800851c:	4b15      	ldr	r3, [pc, #84]	@ (8008574 <vPortValidateInterruptPriority+0x74>)
 800851e:	781b      	ldrb	r3, [r3, #0]
 8008520:	7afa      	ldrb	r2, [r7, #11]
 8008522:	429a      	cmp	r2, r3
 8008524:	d20b      	bcs.n	800853e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800852a:	f383 8811 	msr	BASEPRI, r3
 800852e:	f3bf 8f6f 	isb	sy
 8008532:	f3bf 8f4f 	dsb	sy
 8008536:	607b      	str	r3, [r7, #4]
}
 8008538:	bf00      	nop
 800853a:	bf00      	nop
 800853c:	e7fd      	b.n	800853a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800853e:	4b0e      	ldr	r3, [pc, #56]	@ (8008578 <vPortValidateInterruptPriority+0x78>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008546:	4b0d      	ldr	r3, [pc, #52]	@ (800857c <vPortValidateInterruptPriority+0x7c>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	429a      	cmp	r2, r3
 800854c:	d90b      	bls.n	8008566 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800854e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	603b      	str	r3, [r7, #0]
}
 8008560:	bf00      	nop
 8008562:	bf00      	nop
 8008564:	e7fd      	b.n	8008562 <vPortValidateInterruptPriority+0x62>
	}
 8008566:	bf00      	nop
 8008568:	3714      	adds	r7, #20
 800856a:	46bd      	mov	sp, r7
 800856c:	bc80      	pop	{r7}
 800856e:	4770      	bx	lr
 8008570:	e000e3f0 	.word	0xe000e3f0
 8008574:	200010e0 	.word	0x200010e0
 8008578:	e000ed0c 	.word	0xe000ed0c
 800857c:	200010e4 	.word	0x200010e4

08008580 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b08a      	sub	sp, #40	@ 0x28
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008588:	2300      	movs	r3, #0
 800858a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800858c:	f7fe fd0c 	bl	8006fa8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008590:	4b5c      	ldr	r3, [pc, #368]	@ (8008704 <pvPortMalloc+0x184>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d101      	bne.n	800859c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008598:	f000 f924 	bl	80087e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800859c:	4b5a      	ldr	r3, [pc, #360]	@ (8008708 <pvPortMalloc+0x188>)
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	4013      	ands	r3, r2
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f040 8095 	bne.w	80086d4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d01e      	beq.n	80085ee <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80085b0:	2208      	movs	r2, #8
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4413      	add	r3, r2
 80085b6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f003 0307 	and.w	r3, r3, #7
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d015      	beq.n	80085ee <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f023 0307 	bic.w	r3, r3, #7
 80085c8:	3308      	adds	r3, #8
 80085ca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f003 0307 	and.w	r3, r3, #7
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00b      	beq.n	80085ee <pvPortMalloc+0x6e>
	__asm volatile
 80085d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085da:	f383 8811 	msr	BASEPRI, r3
 80085de:	f3bf 8f6f 	isb	sy
 80085e2:	f3bf 8f4f 	dsb	sy
 80085e6:	617b      	str	r3, [r7, #20]
}
 80085e8:	bf00      	nop
 80085ea:	bf00      	nop
 80085ec:	e7fd      	b.n	80085ea <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d06f      	beq.n	80086d4 <pvPortMalloc+0x154>
 80085f4:	4b45      	ldr	r3, [pc, #276]	@ (800870c <pvPortMalloc+0x18c>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d86a      	bhi.n	80086d4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80085fe:	4b44      	ldr	r3, [pc, #272]	@ (8008710 <pvPortMalloc+0x190>)
 8008600:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008602:	4b43      	ldr	r3, [pc, #268]	@ (8008710 <pvPortMalloc+0x190>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008608:	e004      	b.n	8008614 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800860a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800860c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800860e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	687a      	ldr	r2, [r7, #4]
 800861a:	429a      	cmp	r2, r3
 800861c:	d903      	bls.n	8008626 <pvPortMalloc+0xa6>
 800861e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d1f1      	bne.n	800860a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008626:	4b37      	ldr	r3, [pc, #220]	@ (8008704 <pvPortMalloc+0x184>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800862c:	429a      	cmp	r2, r3
 800862e:	d051      	beq.n	80086d4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008630:	6a3b      	ldr	r3, [r7, #32]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2208      	movs	r2, #8
 8008636:	4413      	add	r3, r2
 8008638:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800863a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	6a3b      	ldr	r3, [r7, #32]
 8008640:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008644:	685a      	ldr	r2, [r3, #4]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	1ad2      	subs	r2, r2, r3
 800864a:	2308      	movs	r3, #8
 800864c:	005b      	lsls	r3, r3, #1
 800864e:	429a      	cmp	r2, r3
 8008650:	d920      	bls.n	8008694 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	4413      	add	r3, r2
 8008658:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800865a:	69bb      	ldr	r3, [r7, #24]
 800865c:	f003 0307 	and.w	r3, r3, #7
 8008660:	2b00      	cmp	r3, #0
 8008662:	d00b      	beq.n	800867c <pvPortMalloc+0xfc>
	__asm volatile
 8008664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008668:	f383 8811 	msr	BASEPRI, r3
 800866c:	f3bf 8f6f 	isb	sy
 8008670:	f3bf 8f4f 	dsb	sy
 8008674:	613b      	str	r3, [r7, #16]
}
 8008676:	bf00      	nop
 8008678:	bf00      	nop
 800867a:	e7fd      	b.n	8008678 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800867c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800867e:	685a      	ldr	r2, [r3, #4]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	1ad2      	subs	r2, r2, r3
 8008684:	69bb      	ldr	r3, [r7, #24]
 8008686:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868a:	687a      	ldr	r2, [r7, #4]
 800868c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800868e:	69b8      	ldr	r0, [r7, #24]
 8008690:	f000 f90a 	bl	80088a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008694:	4b1d      	ldr	r3, [pc, #116]	@ (800870c <pvPortMalloc+0x18c>)
 8008696:	681a      	ldr	r2, [r3, #0]
 8008698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	1ad3      	subs	r3, r2, r3
 800869e:	4a1b      	ldr	r2, [pc, #108]	@ (800870c <pvPortMalloc+0x18c>)
 80086a0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80086a2:	4b1a      	ldr	r3, [pc, #104]	@ (800870c <pvPortMalloc+0x18c>)
 80086a4:	681a      	ldr	r2, [r3, #0]
 80086a6:	4b1b      	ldr	r3, [pc, #108]	@ (8008714 <pvPortMalloc+0x194>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d203      	bcs.n	80086b6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80086ae:	4b17      	ldr	r3, [pc, #92]	@ (800870c <pvPortMalloc+0x18c>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a18      	ldr	r2, [pc, #96]	@ (8008714 <pvPortMalloc+0x194>)
 80086b4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80086b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b8:	685a      	ldr	r2, [r3, #4]
 80086ba:	4b13      	ldr	r3, [pc, #76]	@ (8008708 <pvPortMalloc+0x188>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	431a      	orrs	r2, r3
 80086c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80086c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c6:	2200      	movs	r2, #0
 80086c8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80086ca:	4b13      	ldr	r3, [pc, #76]	@ (8008718 <pvPortMalloc+0x198>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	3301      	adds	r3, #1
 80086d0:	4a11      	ldr	r2, [pc, #68]	@ (8008718 <pvPortMalloc+0x198>)
 80086d2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80086d4:	f7fe fc76 	bl	8006fc4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	f003 0307 	and.w	r3, r3, #7
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00b      	beq.n	80086fa <pvPortMalloc+0x17a>
	__asm volatile
 80086e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e6:	f383 8811 	msr	BASEPRI, r3
 80086ea:	f3bf 8f6f 	isb	sy
 80086ee:	f3bf 8f4f 	dsb	sy
 80086f2:	60fb      	str	r3, [r7, #12]
}
 80086f4:	bf00      	nop
 80086f6:	bf00      	nop
 80086f8:	e7fd      	b.n	80086f6 <pvPortMalloc+0x176>
	return pvReturn;
 80086fa:	69fb      	ldr	r3, [r7, #28]
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3728      	adds	r7, #40	@ 0x28
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}
 8008704:	200020f0 	.word	0x200020f0
 8008708:	20002104 	.word	0x20002104
 800870c:	200020f4 	.word	0x200020f4
 8008710:	200020e8 	.word	0x200020e8
 8008714:	200020f8 	.word	0x200020f8
 8008718:	200020fc 	.word	0x200020fc

0800871c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b086      	sub	sp, #24
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d04f      	beq.n	80087ce <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800872e:	2308      	movs	r3, #8
 8008730:	425b      	negs	r3, r3
 8008732:	697a      	ldr	r2, [r7, #20]
 8008734:	4413      	add	r3, r2
 8008736:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	685a      	ldr	r2, [r3, #4]
 8008740:	4b25      	ldr	r3, [pc, #148]	@ (80087d8 <vPortFree+0xbc>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4013      	ands	r3, r2
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10b      	bne.n	8008762 <vPortFree+0x46>
	__asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	60fb      	str	r3, [r7, #12]
}
 800875c:	bf00      	nop
 800875e:	bf00      	nop
 8008760:	e7fd      	b.n	800875e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d00b      	beq.n	8008782 <vPortFree+0x66>
	__asm volatile
 800876a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876e:	f383 8811 	msr	BASEPRI, r3
 8008772:	f3bf 8f6f 	isb	sy
 8008776:	f3bf 8f4f 	dsb	sy
 800877a:	60bb      	str	r3, [r7, #8]
}
 800877c:	bf00      	nop
 800877e:	bf00      	nop
 8008780:	e7fd      	b.n	800877e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	685a      	ldr	r2, [r3, #4]
 8008786:	4b14      	ldr	r3, [pc, #80]	@ (80087d8 <vPortFree+0xbc>)
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4013      	ands	r3, r2
 800878c:	2b00      	cmp	r3, #0
 800878e:	d01e      	beq.n	80087ce <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d11a      	bne.n	80087ce <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	685a      	ldr	r2, [r3, #4]
 800879c:	4b0e      	ldr	r3, [pc, #56]	@ (80087d8 <vPortFree+0xbc>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	43db      	mvns	r3, r3
 80087a2:	401a      	ands	r2, r3
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80087a8:	f7fe fbfe 	bl	8006fa8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	685a      	ldr	r2, [r3, #4]
 80087b0:	4b0a      	ldr	r3, [pc, #40]	@ (80087dc <vPortFree+0xc0>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4413      	add	r3, r2
 80087b6:	4a09      	ldr	r2, [pc, #36]	@ (80087dc <vPortFree+0xc0>)
 80087b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80087ba:	6938      	ldr	r0, [r7, #16]
 80087bc:	f000 f874 	bl	80088a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80087c0:	4b07      	ldr	r3, [pc, #28]	@ (80087e0 <vPortFree+0xc4>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	3301      	adds	r3, #1
 80087c6:	4a06      	ldr	r2, [pc, #24]	@ (80087e0 <vPortFree+0xc4>)
 80087c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80087ca:	f7fe fbfb 	bl	8006fc4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80087ce:	bf00      	nop
 80087d0:	3718      	adds	r7, #24
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
 80087d6:	bf00      	nop
 80087d8:	20002104 	.word	0x20002104
 80087dc:	200020f4 	.word	0x200020f4
 80087e0:	20002100 	.word	0x20002100

080087e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80087e4:	b480      	push	{r7}
 80087e6:	b085      	sub	sp, #20
 80087e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80087ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80087ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80087f0:	4b27      	ldr	r3, [pc, #156]	@ (8008890 <prvHeapInit+0xac>)
 80087f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f003 0307 	and.w	r3, r3, #7
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d00c      	beq.n	8008818 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	3307      	adds	r3, #7
 8008802:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f023 0307 	bic.w	r3, r3, #7
 800880a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800880c:	68ba      	ldr	r2, [r7, #8]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	1ad3      	subs	r3, r2, r3
 8008812:	4a1f      	ldr	r2, [pc, #124]	@ (8008890 <prvHeapInit+0xac>)
 8008814:	4413      	add	r3, r2
 8008816:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800881c:	4a1d      	ldr	r2, [pc, #116]	@ (8008894 <prvHeapInit+0xb0>)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008822:	4b1c      	ldr	r3, [pc, #112]	@ (8008894 <prvHeapInit+0xb0>)
 8008824:	2200      	movs	r2, #0
 8008826:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	68ba      	ldr	r2, [r7, #8]
 800882c:	4413      	add	r3, r2
 800882e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008830:	2208      	movs	r2, #8
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	1a9b      	subs	r3, r3, r2
 8008836:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f023 0307 	bic.w	r3, r3, #7
 800883e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	4a15      	ldr	r2, [pc, #84]	@ (8008898 <prvHeapInit+0xb4>)
 8008844:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008846:	4b14      	ldr	r3, [pc, #80]	@ (8008898 <prvHeapInit+0xb4>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	2200      	movs	r2, #0
 800884c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800884e:	4b12      	ldr	r3, [pc, #72]	@ (8008898 <prvHeapInit+0xb4>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	2200      	movs	r2, #0
 8008854:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	68fa      	ldr	r2, [r7, #12]
 800885e:	1ad2      	subs	r2, r2, r3
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008864:	4b0c      	ldr	r3, [pc, #48]	@ (8008898 <prvHeapInit+0xb4>)
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	4a0a      	ldr	r2, [pc, #40]	@ (800889c <prvHeapInit+0xb8>)
 8008872:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	4a09      	ldr	r2, [pc, #36]	@ (80088a0 <prvHeapInit+0xbc>)
 800887a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800887c:	4b09      	ldr	r3, [pc, #36]	@ (80088a4 <prvHeapInit+0xc0>)
 800887e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008882:	601a      	str	r2, [r3, #0]
}
 8008884:	bf00      	nop
 8008886:	3714      	adds	r7, #20
 8008888:	46bd      	mov	sp, r7
 800888a:	bc80      	pop	{r7}
 800888c:	4770      	bx	lr
 800888e:	bf00      	nop
 8008890:	200010e8 	.word	0x200010e8
 8008894:	200020e8 	.word	0x200020e8
 8008898:	200020f0 	.word	0x200020f0
 800889c:	200020f8 	.word	0x200020f8
 80088a0:	200020f4 	.word	0x200020f4
 80088a4:	20002104 	.word	0x20002104

080088a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80088a8:	b480      	push	{r7}
 80088aa:	b085      	sub	sp, #20
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80088b0:	4b27      	ldr	r3, [pc, #156]	@ (8008950 <prvInsertBlockIntoFreeList+0xa8>)
 80088b2:	60fb      	str	r3, [r7, #12]
 80088b4:	e002      	b.n	80088bc <prvInsertBlockIntoFreeList+0x14>
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	60fb      	str	r3, [r7, #12]
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d8f7      	bhi.n	80088b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	68ba      	ldr	r2, [r7, #8]
 80088d0:	4413      	add	r3, r2
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d108      	bne.n	80088ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	685a      	ldr	r2, [r3, #4]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	441a      	add	r2, r3
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	68ba      	ldr	r2, [r7, #8]
 80088f4:	441a      	add	r2, r3
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	429a      	cmp	r2, r3
 80088fc:	d118      	bne.n	8008930 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681a      	ldr	r2, [r3, #0]
 8008902:	4b14      	ldr	r3, [pc, #80]	@ (8008954 <prvInsertBlockIntoFreeList+0xac>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	429a      	cmp	r2, r3
 8008908:	d00d      	beq.n	8008926 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	685a      	ldr	r2, [r3, #4]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	441a      	add	r2, r3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	681a      	ldr	r2, [r3, #0]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	601a      	str	r2, [r3, #0]
 8008924:	e008      	b.n	8008938 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008926:	4b0b      	ldr	r3, [pc, #44]	@ (8008954 <prvInsertBlockIntoFreeList+0xac>)
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	601a      	str	r2, [r3, #0]
 800892e:	e003      	b.n	8008938 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008938:	68fa      	ldr	r2, [r7, #12]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	429a      	cmp	r2, r3
 800893e:	d002      	beq.n	8008946 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008946:	bf00      	nop
 8008948:	3714      	adds	r7, #20
 800894a:	46bd      	mov	sp, r7
 800894c:	bc80      	pop	{r7}
 800894e:	4770      	bx	lr
 8008950:	200020e8 	.word	0x200020e8
 8008954:	200020f0 	.word	0x200020f0

08008958 <atoi>:
 8008958:	220a      	movs	r2, #10
 800895a:	2100      	movs	r1, #0
 800895c:	f000 b87c 	b.w	8008a58 <strtol>

08008960 <_strtol_l.isra.0>:
 8008960:	2b24      	cmp	r3, #36	@ 0x24
 8008962:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008966:	4686      	mov	lr, r0
 8008968:	4690      	mov	r8, r2
 800896a:	d801      	bhi.n	8008970 <_strtol_l.isra.0+0x10>
 800896c:	2b01      	cmp	r3, #1
 800896e:	d106      	bne.n	800897e <_strtol_l.isra.0+0x1e>
 8008970:	f001 f882 	bl	8009a78 <__errno>
 8008974:	2316      	movs	r3, #22
 8008976:	6003      	str	r3, [r0, #0]
 8008978:	2000      	movs	r0, #0
 800897a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800897e:	460d      	mov	r5, r1
 8008980:	4833      	ldr	r0, [pc, #204]	@ (8008a50 <_strtol_l.isra.0+0xf0>)
 8008982:	462a      	mov	r2, r5
 8008984:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008988:	5d06      	ldrb	r6, [r0, r4]
 800898a:	f016 0608 	ands.w	r6, r6, #8
 800898e:	d1f8      	bne.n	8008982 <_strtol_l.isra.0+0x22>
 8008990:	2c2d      	cmp	r4, #45	@ 0x2d
 8008992:	d110      	bne.n	80089b6 <_strtol_l.isra.0+0x56>
 8008994:	2601      	movs	r6, #1
 8008996:	782c      	ldrb	r4, [r5, #0]
 8008998:	1c95      	adds	r5, r2, #2
 800899a:	f033 0210 	bics.w	r2, r3, #16
 800899e:	d115      	bne.n	80089cc <_strtol_l.isra.0+0x6c>
 80089a0:	2c30      	cmp	r4, #48	@ 0x30
 80089a2:	d10d      	bne.n	80089c0 <_strtol_l.isra.0+0x60>
 80089a4:	782a      	ldrb	r2, [r5, #0]
 80089a6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80089aa:	2a58      	cmp	r2, #88	@ 0x58
 80089ac:	d108      	bne.n	80089c0 <_strtol_l.isra.0+0x60>
 80089ae:	786c      	ldrb	r4, [r5, #1]
 80089b0:	3502      	adds	r5, #2
 80089b2:	2310      	movs	r3, #16
 80089b4:	e00a      	b.n	80089cc <_strtol_l.isra.0+0x6c>
 80089b6:	2c2b      	cmp	r4, #43	@ 0x2b
 80089b8:	bf04      	itt	eq
 80089ba:	782c      	ldrbeq	r4, [r5, #0]
 80089bc:	1c95      	addeq	r5, r2, #2
 80089be:	e7ec      	b.n	800899a <_strtol_l.isra.0+0x3a>
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d1f6      	bne.n	80089b2 <_strtol_l.isra.0+0x52>
 80089c4:	2c30      	cmp	r4, #48	@ 0x30
 80089c6:	bf14      	ite	ne
 80089c8:	230a      	movne	r3, #10
 80089ca:	2308      	moveq	r3, #8
 80089cc:	2200      	movs	r2, #0
 80089ce:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80089d2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80089d6:	fbbc f9f3 	udiv	r9, ip, r3
 80089da:	4610      	mov	r0, r2
 80089dc:	fb03 ca19 	mls	sl, r3, r9, ip
 80089e0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80089e4:	2f09      	cmp	r7, #9
 80089e6:	d80f      	bhi.n	8008a08 <_strtol_l.isra.0+0xa8>
 80089e8:	463c      	mov	r4, r7
 80089ea:	42a3      	cmp	r3, r4
 80089ec:	dd1b      	ble.n	8008a26 <_strtol_l.isra.0+0xc6>
 80089ee:	1c57      	adds	r7, r2, #1
 80089f0:	d007      	beq.n	8008a02 <_strtol_l.isra.0+0xa2>
 80089f2:	4581      	cmp	r9, r0
 80089f4:	d314      	bcc.n	8008a20 <_strtol_l.isra.0+0xc0>
 80089f6:	d101      	bne.n	80089fc <_strtol_l.isra.0+0x9c>
 80089f8:	45a2      	cmp	sl, r4
 80089fa:	db11      	blt.n	8008a20 <_strtol_l.isra.0+0xc0>
 80089fc:	2201      	movs	r2, #1
 80089fe:	fb00 4003 	mla	r0, r0, r3, r4
 8008a02:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a06:	e7eb      	b.n	80089e0 <_strtol_l.isra.0+0x80>
 8008a08:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008a0c:	2f19      	cmp	r7, #25
 8008a0e:	d801      	bhi.n	8008a14 <_strtol_l.isra.0+0xb4>
 8008a10:	3c37      	subs	r4, #55	@ 0x37
 8008a12:	e7ea      	b.n	80089ea <_strtol_l.isra.0+0x8a>
 8008a14:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008a18:	2f19      	cmp	r7, #25
 8008a1a:	d804      	bhi.n	8008a26 <_strtol_l.isra.0+0xc6>
 8008a1c:	3c57      	subs	r4, #87	@ 0x57
 8008a1e:	e7e4      	b.n	80089ea <_strtol_l.isra.0+0x8a>
 8008a20:	f04f 32ff 	mov.w	r2, #4294967295
 8008a24:	e7ed      	b.n	8008a02 <_strtol_l.isra.0+0xa2>
 8008a26:	1c53      	adds	r3, r2, #1
 8008a28:	d108      	bne.n	8008a3c <_strtol_l.isra.0+0xdc>
 8008a2a:	2322      	movs	r3, #34	@ 0x22
 8008a2c:	4660      	mov	r0, ip
 8008a2e:	f8ce 3000 	str.w	r3, [lr]
 8008a32:	f1b8 0f00 	cmp.w	r8, #0
 8008a36:	d0a0      	beq.n	800897a <_strtol_l.isra.0+0x1a>
 8008a38:	1e69      	subs	r1, r5, #1
 8008a3a:	e006      	b.n	8008a4a <_strtol_l.isra.0+0xea>
 8008a3c:	b106      	cbz	r6, 8008a40 <_strtol_l.isra.0+0xe0>
 8008a3e:	4240      	negs	r0, r0
 8008a40:	f1b8 0f00 	cmp.w	r8, #0
 8008a44:	d099      	beq.n	800897a <_strtol_l.isra.0+0x1a>
 8008a46:	2a00      	cmp	r2, #0
 8008a48:	d1f6      	bne.n	8008a38 <_strtol_l.isra.0+0xd8>
 8008a4a:	f8c8 1000 	str.w	r1, [r8]
 8008a4e:	e794      	b.n	800897a <_strtol_l.isra.0+0x1a>
 8008a50:	0800d2bb 	.word	0x0800d2bb

08008a54 <_strtol_r>:
 8008a54:	f7ff bf84 	b.w	8008960 <_strtol_l.isra.0>

08008a58 <strtol>:
 8008a58:	4613      	mov	r3, r2
 8008a5a:	460a      	mov	r2, r1
 8008a5c:	4601      	mov	r1, r0
 8008a5e:	4802      	ldr	r0, [pc, #8]	@ (8008a68 <strtol+0x10>)
 8008a60:	6800      	ldr	r0, [r0, #0]
 8008a62:	f7ff bf7d 	b.w	8008960 <_strtol_l.isra.0>
 8008a66:	bf00      	nop
 8008a68:	2000001c 	.word	0x2000001c

08008a6c <__cvt>:
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a72:	461d      	mov	r5, r3
 8008a74:	bfbb      	ittet	lt
 8008a76:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8008a7a:	461d      	movlt	r5, r3
 8008a7c:	2300      	movge	r3, #0
 8008a7e:	232d      	movlt	r3, #45	@ 0x2d
 8008a80:	b088      	sub	sp, #32
 8008a82:	4614      	mov	r4, r2
 8008a84:	bfb8      	it	lt
 8008a86:	4614      	movlt	r4, r2
 8008a88:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008a8a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8008a8c:	7013      	strb	r3, [r2, #0]
 8008a8e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a90:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8008a94:	f023 0820 	bic.w	r8, r3, #32
 8008a98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008a9c:	d005      	beq.n	8008aaa <__cvt+0x3e>
 8008a9e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008aa2:	d100      	bne.n	8008aa6 <__cvt+0x3a>
 8008aa4:	3601      	adds	r6, #1
 8008aa6:	2302      	movs	r3, #2
 8008aa8:	e000      	b.n	8008aac <__cvt+0x40>
 8008aaa:	2303      	movs	r3, #3
 8008aac:	aa07      	add	r2, sp, #28
 8008aae:	9204      	str	r2, [sp, #16]
 8008ab0:	aa06      	add	r2, sp, #24
 8008ab2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008ab6:	e9cd 3600 	strd	r3, r6, [sp]
 8008aba:	4622      	mov	r2, r4
 8008abc:	462b      	mov	r3, r5
 8008abe:	f001 f8b3 	bl	8009c28 <_dtoa_r>
 8008ac2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008ac6:	4607      	mov	r7, r0
 8008ac8:	d119      	bne.n	8008afe <__cvt+0x92>
 8008aca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008acc:	07db      	lsls	r3, r3, #31
 8008ace:	d50e      	bpl.n	8008aee <__cvt+0x82>
 8008ad0:	eb00 0906 	add.w	r9, r0, r6
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	4620      	mov	r0, r4
 8008ada:	4629      	mov	r1, r5
 8008adc:	f7f8 f818 	bl	8000b10 <__aeabi_dcmpeq>
 8008ae0:	b108      	cbz	r0, 8008ae6 <__cvt+0x7a>
 8008ae2:	f8cd 901c 	str.w	r9, [sp, #28]
 8008ae6:	2230      	movs	r2, #48	@ 0x30
 8008ae8:	9b07      	ldr	r3, [sp, #28]
 8008aea:	454b      	cmp	r3, r9
 8008aec:	d31e      	bcc.n	8008b2c <__cvt+0xc0>
 8008aee:	4638      	mov	r0, r7
 8008af0:	9b07      	ldr	r3, [sp, #28]
 8008af2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008af4:	1bdb      	subs	r3, r3, r7
 8008af6:	6013      	str	r3, [r2, #0]
 8008af8:	b008      	add	sp, #32
 8008afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008afe:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008b02:	eb00 0906 	add.w	r9, r0, r6
 8008b06:	d1e5      	bne.n	8008ad4 <__cvt+0x68>
 8008b08:	7803      	ldrb	r3, [r0, #0]
 8008b0a:	2b30      	cmp	r3, #48	@ 0x30
 8008b0c:	d10a      	bne.n	8008b24 <__cvt+0xb8>
 8008b0e:	2200      	movs	r2, #0
 8008b10:	2300      	movs	r3, #0
 8008b12:	4620      	mov	r0, r4
 8008b14:	4629      	mov	r1, r5
 8008b16:	f7f7 fffb 	bl	8000b10 <__aeabi_dcmpeq>
 8008b1a:	b918      	cbnz	r0, 8008b24 <__cvt+0xb8>
 8008b1c:	f1c6 0601 	rsb	r6, r6, #1
 8008b20:	f8ca 6000 	str.w	r6, [sl]
 8008b24:	f8da 3000 	ldr.w	r3, [sl]
 8008b28:	4499      	add	r9, r3
 8008b2a:	e7d3      	b.n	8008ad4 <__cvt+0x68>
 8008b2c:	1c59      	adds	r1, r3, #1
 8008b2e:	9107      	str	r1, [sp, #28]
 8008b30:	701a      	strb	r2, [r3, #0]
 8008b32:	e7d9      	b.n	8008ae8 <__cvt+0x7c>

08008b34 <__exponent>:
 8008b34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b36:	2900      	cmp	r1, #0
 8008b38:	bfb6      	itet	lt
 8008b3a:	232d      	movlt	r3, #45	@ 0x2d
 8008b3c:	232b      	movge	r3, #43	@ 0x2b
 8008b3e:	4249      	neglt	r1, r1
 8008b40:	2909      	cmp	r1, #9
 8008b42:	7002      	strb	r2, [r0, #0]
 8008b44:	7043      	strb	r3, [r0, #1]
 8008b46:	dd29      	ble.n	8008b9c <__exponent+0x68>
 8008b48:	f10d 0307 	add.w	r3, sp, #7
 8008b4c:	461d      	mov	r5, r3
 8008b4e:	270a      	movs	r7, #10
 8008b50:	fbb1 f6f7 	udiv	r6, r1, r7
 8008b54:	461a      	mov	r2, r3
 8008b56:	fb07 1416 	mls	r4, r7, r6, r1
 8008b5a:	3430      	adds	r4, #48	@ 0x30
 8008b5c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008b60:	460c      	mov	r4, r1
 8008b62:	2c63      	cmp	r4, #99	@ 0x63
 8008b64:	4631      	mov	r1, r6
 8008b66:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b6a:	dcf1      	bgt.n	8008b50 <__exponent+0x1c>
 8008b6c:	3130      	adds	r1, #48	@ 0x30
 8008b6e:	1e94      	subs	r4, r2, #2
 8008b70:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008b74:	4623      	mov	r3, r4
 8008b76:	1c41      	adds	r1, r0, #1
 8008b78:	42ab      	cmp	r3, r5
 8008b7a:	d30a      	bcc.n	8008b92 <__exponent+0x5e>
 8008b7c:	f10d 0309 	add.w	r3, sp, #9
 8008b80:	1a9b      	subs	r3, r3, r2
 8008b82:	42ac      	cmp	r4, r5
 8008b84:	bf88      	it	hi
 8008b86:	2300      	movhi	r3, #0
 8008b88:	3302      	adds	r3, #2
 8008b8a:	4403      	add	r3, r0
 8008b8c:	1a18      	subs	r0, r3, r0
 8008b8e:	b003      	add	sp, #12
 8008b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b92:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008b96:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008b9a:	e7ed      	b.n	8008b78 <__exponent+0x44>
 8008b9c:	2330      	movs	r3, #48	@ 0x30
 8008b9e:	3130      	adds	r1, #48	@ 0x30
 8008ba0:	7083      	strb	r3, [r0, #2]
 8008ba2:	70c1      	strb	r1, [r0, #3]
 8008ba4:	1d03      	adds	r3, r0, #4
 8008ba6:	e7f1      	b.n	8008b8c <__exponent+0x58>

08008ba8 <_printf_float>:
 8008ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bac:	b091      	sub	sp, #68	@ 0x44
 8008bae:	460c      	mov	r4, r1
 8008bb0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8008bb4:	4616      	mov	r6, r2
 8008bb6:	461f      	mov	r7, r3
 8008bb8:	4605      	mov	r5, r0
 8008bba:	f000 ff13 	bl	80099e4 <_localeconv_r>
 8008bbe:	6803      	ldr	r3, [r0, #0]
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	9308      	str	r3, [sp, #32]
 8008bc4:	f7f7 fac4 	bl	8000150 <strlen>
 8008bc8:	2300      	movs	r3, #0
 8008bca:	930e      	str	r3, [sp, #56]	@ 0x38
 8008bcc:	f8d8 3000 	ldr.w	r3, [r8]
 8008bd0:	9009      	str	r0, [sp, #36]	@ 0x24
 8008bd2:	3307      	adds	r3, #7
 8008bd4:	f023 0307 	bic.w	r3, r3, #7
 8008bd8:	f103 0208 	add.w	r2, r3, #8
 8008bdc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008be0:	f8d4 b000 	ldr.w	fp, [r4]
 8008be4:	f8c8 2000 	str.w	r2, [r8]
 8008be8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008bec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008bf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bf2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bfa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008bfe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008c02:	4b9c      	ldr	r3, [pc, #624]	@ (8008e74 <_printf_float+0x2cc>)
 8008c04:	f7f7 ffb6 	bl	8000b74 <__aeabi_dcmpun>
 8008c08:	bb70      	cbnz	r0, 8008c68 <_printf_float+0xc0>
 8008c0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8008c12:	4b98      	ldr	r3, [pc, #608]	@ (8008e74 <_printf_float+0x2cc>)
 8008c14:	f7f7 ff90 	bl	8000b38 <__aeabi_dcmple>
 8008c18:	bb30      	cbnz	r0, 8008c68 <_printf_float+0xc0>
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	4640      	mov	r0, r8
 8008c20:	4649      	mov	r1, r9
 8008c22:	f7f7 ff7f 	bl	8000b24 <__aeabi_dcmplt>
 8008c26:	b110      	cbz	r0, 8008c2e <_printf_float+0x86>
 8008c28:	232d      	movs	r3, #45	@ 0x2d
 8008c2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c2e:	4a92      	ldr	r2, [pc, #584]	@ (8008e78 <_printf_float+0x2d0>)
 8008c30:	4b92      	ldr	r3, [pc, #584]	@ (8008e7c <_printf_float+0x2d4>)
 8008c32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008c36:	bf8c      	ite	hi
 8008c38:	4690      	movhi	r8, r2
 8008c3a:	4698      	movls	r8, r3
 8008c3c:	2303      	movs	r3, #3
 8008c3e:	f04f 0900 	mov.w	r9, #0
 8008c42:	6123      	str	r3, [r4, #16]
 8008c44:	f02b 0304 	bic.w	r3, fp, #4
 8008c48:	6023      	str	r3, [r4, #0]
 8008c4a:	4633      	mov	r3, r6
 8008c4c:	4621      	mov	r1, r4
 8008c4e:	4628      	mov	r0, r5
 8008c50:	9700      	str	r7, [sp, #0]
 8008c52:	aa0f      	add	r2, sp, #60	@ 0x3c
 8008c54:	f000 f9d4 	bl	8009000 <_printf_common>
 8008c58:	3001      	adds	r0, #1
 8008c5a:	f040 8090 	bne.w	8008d7e <_printf_float+0x1d6>
 8008c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c62:	b011      	add	sp, #68	@ 0x44
 8008c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c68:	4642      	mov	r2, r8
 8008c6a:	464b      	mov	r3, r9
 8008c6c:	4640      	mov	r0, r8
 8008c6e:	4649      	mov	r1, r9
 8008c70:	f7f7 ff80 	bl	8000b74 <__aeabi_dcmpun>
 8008c74:	b148      	cbz	r0, 8008c8a <_printf_float+0xe2>
 8008c76:	464b      	mov	r3, r9
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	bfb8      	it	lt
 8008c7c:	232d      	movlt	r3, #45	@ 0x2d
 8008c7e:	4a80      	ldr	r2, [pc, #512]	@ (8008e80 <_printf_float+0x2d8>)
 8008c80:	bfb8      	it	lt
 8008c82:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008c86:	4b7f      	ldr	r3, [pc, #508]	@ (8008e84 <_printf_float+0x2dc>)
 8008c88:	e7d3      	b.n	8008c32 <_printf_float+0x8a>
 8008c8a:	6863      	ldr	r3, [r4, #4]
 8008c8c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8008c90:	1c5a      	adds	r2, r3, #1
 8008c92:	d13f      	bne.n	8008d14 <_printf_float+0x16c>
 8008c94:	2306      	movs	r3, #6
 8008c96:	6063      	str	r3, [r4, #4]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8008c9e:	6023      	str	r3, [r4, #0]
 8008ca0:	9206      	str	r2, [sp, #24]
 8008ca2:	aa0e      	add	r2, sp, #56	@ 0x38
 8008ca4:	e9cd a204 	strd	sl, r2, [sp, #16]
 8008ca8:	aa0d      	add	r2, sp, #52	@ 0x34
 8008caa:	9203      	str	r2, [sp, #12]
 8008cac:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8008cb0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008cb4:	6863      	ldr	r3, [r4, #4]
 8008cb6:	4642      	mov	r2, r8
 8008cb8:	9300      	str	r3, [sp, #0]
 8008cba:	4628      	mov	r0, r5
 8008cbc:	464b      	mov	r3, r9
 8008cbe:	910a      	str	r1, [sp, #40]	@ 0x28
 8008cc0:	f7ff fed4 	bl	8008a6c <__cvt>
 8008cc4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008cc6:	4680      	mov	r8, r0
 8008cc8:	2947      	cmp	r1, #71	@ 0x47
 8008cca:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008ccc:	d128      	bne.n	8008d20 <_printf_float+0x178>
 8008cce:	1cc8      	adds	r0, r1, #3
 8008cd0:	db02      	blt.n	8008cd8 <_printf_float+0x130>
 8008cd2:	6863      	ldr	r3, [r4, #4]
 8008cd4:	4299      	cmp	r1, r3
 8008cd6:	dd40      	ble.n	8008d5a <_printf_float+0x1b2>
 8008cd8:	f1aa 0a02 	sub.w	sl, sl, #2
 8008cdc:	fa5f fa8a 	uxtb.w	sl, sl
 8008ce0:	4652      	mov	r2, sl
 8008ce2:	3901      	subs	r1, #1
 8008ce4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008ce8:	910d      	str	r1, [sp, #52]	@ 0x34
 8008cea:	f7ff ff23 	bl	8008b34 <__exponent>
 8008cee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008cf0:	4681      	mov	r9, r0
 8008cf2:	1813      	adds	r3, r2, r0
 8008cf4:	2a01      	cmp	r2, #1
 8008cf6:	6123      	str	r3, [r4, #16]
 8008cf8:	dc02      	bgt.n	8008d00 <_printf_float+0x158>
 8008cfa:	6822      	ldr	r2, [r4, #0]
 8008cfc:	07d2      	lsls	r2, r2, #31
 8008cfe:	d501      	bpl.n	8008d04 <_printf_float+0x15c>
 8008d00:	3301      	adds	r3, #1
 8008d02:	6123      	str	r3, [r4, #16]
 8008d04:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d09e      	beq.n	8008c4a <_printf_float+0xa2>
 8008d0c:	232d      	movs	r3, #45	@ 0x2d
 8008d0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d12:	e79a      	b.n	8008c4a <_printf_float+0xa2>
 8008d14:	2947      	cmp	r1, #71	@ 0x47
 8008d16:	d1bf      	bne.n	8008c98 <_printf_float+0xf0>
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1bd      	bne.n	8008c98 <_printf_float+0xf0>
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	e7ba      	b.n	8008c96 <_printf_float+0xee>
 8008d20:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008d24:	d9dc      	bls.n	8008ce0 <_printf_float+0x138>
 8008d26:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008d2a:	d118      	bne.n	8008d5e <_printf_float+0x1b6>
 8008d2c:	2900      	cmp	r1, #0
 8008d2e:	6863      	ldr	r3, [r4, #4]
 8008d30:	dd0b      	ble.n	8008d4a <_printf_float+0x1a2>
 8008d32:	6121      	str	r1, [r4, #16]
 8008d34:	b913      	cbnz	r3, 8008d3c <_printf_float+0x194>
 8008d36:	6822      	ldr	r2, [r4, #0]
 8008d38:	07d0      	lsls	r0, r2, #31
 8008d3a:	d502      	bpl.n	8008d42 <_printf_float+0x19a>
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	440b      	add	r3, r1
 8008d40:	6123      	str	r3, [r4, #16]
 8008d42:	f04f 0900 	mov.w	r9, #0
 8008d46:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008d48:	e7dc      	b.n	8008d04 <_printf_float+0x15c>
 8008d4a:	b913      	cbnz	r3, 8008d52 <_printf_float+0x1aa>
 8008d4c:	6822      	ldr	r2, [r4, #0]
 8008d4e:	07d2      	lsls	r2, r2, #31
 8008d50:	d501      	bpl.n	8008d56 <_printf_float+0x1ae>
 8008d52:	3302      	adds	r3, #2
 8008d54:	e7f4      	b.n	8008d40 <_printf_float+0x198>
 8008d56:	2301      	movs	r3, #1
 8008d58:	e7f2      	b.n	8008d40 <_printf_float+0x198>
 8008d5a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008d5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d60:	4299      	cmp	r1, r3
 8008d62:	db05      	blt.n	8008d70 <_printf_float+0x1c8>
 8008d64:	6823      	ldr	r3, [r4, #0]
 8008d66:	6121      	str	r1, [r4, #16]
 8008d68:	07d8      	lsls	r0, r3, #31
 8008d6a:	d5ea      	bpl.n	8008d42 <_printf_float+0x19a>
 8008d6c:	1c4b      	adds	r3, r1, #1
 8008d6e:	e7e7      	b.n	8008d40 <_printf_float+0x198>
 8008d70:	2900      	cmp	r1, #0
 8008d72:	bfcc      	ite	gt
 8008d74:	2201      	movgt	r2, #1
 8008d76:	f1c1 0202 	rsble	r2, r1, #2
 8008d7a:	4413      	add	r3, r2
 8008d7c:	e7e0      	b.n	8008d40 <_printf_float+0x198>
 8008d7e:	6823      	ldr	r3, [r4, #0]
 8008d80:	055a      	lsls	r2, r3, #21
 8008d82:	d407      	bmi.n	8008d94 <_printf_float+0x1ec>
 8008d84:	6923      	ldr	r3, [r4, #16]
 8008d86:	4642      	mov	r2, r8
 8008d88:	4631      	mov	r1, r6
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	47b8      	blx	r7
 8008d8e:	3001      	adds	r0, #1
 8008d90:	d12b      	bne.n	8008dea <_printf_float+0x242>
 8008d92:	e764      	b.n	8008c5e <_printf_float+0xb6>
 8008d94:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008d98:	f240 80dc 	bls.w	8008f54 <_printf_float+0x3ac>
 8008d9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008da0:	2200      	movs	r2, #0
 8008da2:	2300      	movs	r3, #0
 8008da4:	f7f7 feb4 	bl	8000b10 <__aeabi_dcmpeq>
 8008da8:	2800      	cmp	r0, #0
 8008daa:	d033      	beq.n	8008e14 <_printf_float+0x26c>
 8008dac:	2301      	movs	r3, #1
 8008dae:	4631      	mov	r1, r6
 8008db0:	4628      	mov	r0, r5
 8008db2:	4a35      	ldr	r2, [pc, #212]	@ (8008e88 <_printf_float+0x2e0>)
 8008db4:	47b8      	blx	r7
 8008db6:	3001      	adds	r0, #1
 8008db8:	f43f af51 	beq.w	8008c5e <_printf_float+0xb6>
 8008dbc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8008dc0:	4543      	cmp	r3, r8
 8008dc2:	db02      	blt.n	8008dca <_printf_float+0x222>
 8008dc4:	6823      	ldr	r3, [r4, #0]
 8008dc6:	07d8      	lsls	r0, r3, #31
 8008dc8:	d50f      	bpl.n	8008dea <_printf_float+0x242>
 8008dca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008dce:	4631      	mov	r1, r6
 8008dd0:	4628      	mov	r0, r5
 8008dd2:	47b8      	blx	r7
 8008dd4:	3001      	adds	r0, #1
 8008dd6:	f43f af42 	beq.w	8008c5e <_printf_float+0xb6>
 8008dda:	f04f 0900 	mov.w	r9, #0
 8008dde:	f108 38ff 	add.w	r8, r8, #4294967295
 8008de2:	f104 0a1a 	add.w	sl, r4, #26
 8008de6:	45c8      	cmp	r8, r9
 8008de8:	dc09      	bgt.n	8008dfe <_printf_float+0x256>
 8008dea:	6823      	ldr	r3, [r4, #0]
 8008dec:	079b      	lsls	r3, r3, #30
 8008dee:	f100 8102 	bmi.w	8008ff6 <_printf_float+0x44e>
 8008df2:	68e0      	ldr	r0, [r4, #12]
 8008df4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008df6:	4298      	cmp	r0, r3
 8008df8:	bfb8      	it	lt
 8008dfa:	4618      	movlt	r0, r3
 8008dfc:	e731      	b.n	8008c62 <_printf_float+0xba>
 8008dfe:	2301      	movs	r3, #1
 8008e00:	4652      	mov	r2, sl
 8008e02:	4631      	mov	r1, r6
 8008e04:	4628      	mov	r0, r5
 8008e06:	47b8      	blx	r7
 8008e08:	3001      	adds	r0, #1
 8008e0a:	f43f af28 	beq.w	8008c5e <_printf_float+0xb6>
 8008e0e:	f109 0901 	add.w	r9, r9, #1
 8008e12:	e7e8      	b.n	8008de6 <_printf_float+0x23e>
 8008e14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	dc38      	bgt.n	8008e8c <_printf_float+0x2e4>
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	4631      	mov	r1, r6
 8008e1e:	4628      	mov	r0, r5
 8008e20:	4a19      	ldr	r2, [pc, #100]	@ (8008e88 <_printf_float+0x2e0>)
 8008e22:	47b8      	blx	r7
 8008e24:	3001      	adds	r0, #1
 8008e26:	f43f af1a 	beq.w	8008c5e <_printf_float+0xb6>
 8008e2a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8008e2e:	ea59 0303 	orrs.w	r3, r9, r3
 8008e32:	d102      	bne.n	8008e3a <_printf_float+0x292>
 8008e34:	6823      	ldr	r3, [r4, #0]
 8008e36:	07d9      	lsls	r1, r3, #31
 8008e38:	d5d7      	bpl.n	8008dea <_printf_float+0x242>
 8008e3a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008e3e:	4631      	mov	r1, r6
 8008e40:	4628      	mov	r0, r5
 8008e42:	47b8      	blx	r7
 8008e44:	3001      	adds	r0, #1
 8008e46:	f43f af0a 	beq.w	8008c5e <_printf_float+0xb6>
 8008e4a:	f04f 0a00 	mov.w	sl, #0
 8008e4e:	f104 0b1a 	add.w	fp, r4, #26
 8008e52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e54:	425b      	negs	r3, r3
 8008e56:	4553      	cmp	r3, sl
 8008e58:	dc01      	bgt.n	8008e5e <_printf_float+0x2b6>
 8008e5a:	464b      	mov	r3, r9
 8008e5c:	e793      	b.n	8008d86 <_printf_float+0x1de>
 8008e5e:	2301      	movs	r3, #1
 8008e60:	465a      	mov	r2, fp
 8008e62:	4631      	mov	r1, r6
 8008e64:	4628      	mov	r0, r5
 8008e66:	47b8      	blx	r7
 8008e68:	3001      	adds	r0, #1
 8008e6a:	f43f aef8 	beq.w	8008c5e <_printf_float+0xb6>
 8008e6e:	f10a 0a01 	add.w	sl, sl, #1
 8008e72:	e7ee      	b.n	8008e52 <_printf_float+0x2aa>
 8008e74:	7fefffff 	.word	0x7fefffff
 8008e78:	0800d3bf 	.word	0x0800d3bf
 8008e7c:	0800d3bb 	.word	0x0800d3bb
 8008e80:	0800d3c7 	.word	0x0800d3c7
 8008e84:	0800d3c3 	.word	0x0800d3c3
 8008e88:	0800d3cb 	.word	0x0800d3cb
 8008e8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008e8e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008e92:	4553      	cmp	r3, sl
 8008e94:	bfa8      	it	ge
 8008e96:	4653      	movge	r3, sl
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	4699      	mov	r9, r3
 8008e9c:	dc36      	bgt.n	8008f0c <_printf_float+0x364>
 8008e9e:	f04f 0b00 	mov.w	fp, #0
 8008ea2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ea6:	f104 021a 	add.w	r2, r4, #26
 8008eaa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008eac:	930a      	str	r3, [sp, #40]	@ 0x28
 8008eae:	eba3 0309 	sub.w	r3, r3, r9
 8008eb2:	455b      	cmp	r3, fp
 8008eb4:	dc31      	bgt.n	8008f1a <_printf_float+0x372>
 8008eb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008eb8:	459a      	cmp	sl, r3
 8008eba:	dc3a      	bgt.n	8008f32 <_printf_float+0x38a>
 8008ebc:	6823      	ldr	r3, [r4, #0]
 8008ebe:	07da      	lsls	r2, r3, #31
 8008ec0:	d437      	bmi.n	8008f32 <_printf_float+0x38a>
 8008ec2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ec4:	ebaa 0903 	sub.w	r9, sl, r3
 8008ec8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008eca:	ebaa 0303 	sub.w	r3, sl, r3
 8008ece:	4599      	cmp	r9, r3
 8008ed0:	bfa8      	it	ge
 8008ed2:	4699      	movge	r9, r3
 8008ed4:	f1b9 0f00 	cmp.w	r9, #0
 8008ed8:	dc33      	bgt.n	8008f42 <_printf_float+0x39a>
 8008eda:	f04f 0800 	mov.w	r8, #0
 8008ede:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ee2:	f104 0b1a 	add.w	fp, r4, #26
 8008ee6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ee8:	ebaa 0303 	sub.w	r3, sl, r3
 8008eec:	eba3 0309 	sub.w	r3, r3, r9
 8008ef0:	4543      	cmp	r3, r8
 8008ef2:	f77f af7a 	ble.w	8008dea <_printf_float+0x242>
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	465a      	mov	r2, fp
 8008efa:	4631      	mov	r1, r6
 8008efc:	4628      	mov	r0, r5
 8008efe:	47b8      	blx	r7
 8008f00:	3001      	adds	r0, #1
 8008f02:	f43f aeac 	beq.w	8008c5e <_printf_float+0xb6>
 8008f06:	f108 0801 	add.w	r8, r8, #1
 8008f0a:	e7ec      	b.n	8008ee6 <_printf_float+0x33e>
 8008f0c:	4642      	mov	r2, r8
 8008f0e:	4631      	mov	r1, r6
 8008f10:	4628      	mov	r0, r5
 8008f12:	47b8      	blx	r7
 8008f14:	3001      	adds	r0, #1
 8008f16:	d1c2      	bne.n	8008e9e <_printf_float+0x2f6>
 8008f18:	e6a1      	b.n	8008c5e <_printf_float+0xb6>
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	4631      	mov	r1, r6
 8008f1e:	4628      	mov	r0, r5
 8008f20:	920a      	str	r2, [sp, #40]	@ 0x28
 8008f22:	47b8      	blx	r7
 8008f24:	3001      	adds	r0, #1
 8008f26:	f43f ae9a 	beq.w	8008c5e <_printf_float+0xb6>
 8008f2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f2c:	f10b 0b01 	add.w	fp, fp, #1
 8008f30:	e7bb      	b.n	8008eaa <_printf_float+0x302>
 8008f32:	4631      	mov	r1, r6
 8008f34:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008f38:	4628      	mov	r0, r5
 8008f3a:	47b8      	blx	r7
 8008f3c:	3001      	adds	r0, #1
 8008f3e:	d1c0      	bne.n	8008ec2 <_printf_float+0x31a>
 8008f40:	e68d      	b.n	8008c5e <_printf_float+0xb6>
 8008f42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f44:	464b      	mov	r3, r9
 8008f46:	4631      	mov	r1, r6
 8008f48:	4628      	mov	r0, r5
 8008f4a:	4442      	add	r2, r8
 8008f4c:	47b8      	blx	r7
 8008f4e:	3001      	adds	r0, #1
 8008f50:	d1c3      	bne.n	8008eda <_printf_float+0x332>
 8008f52:	e684      	b.n	8008c5e <_printf_float+0xb6>
 8008f54:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008f58:	f1ba 0f01 	cmp.w	sl, #1
 8008f5c:	dc01      	bgt.n	8008f62 <_printf_float+0x3ba>
 8008f5e:	07db      	lsls	r3, r3, #31
 8008f60:	d536      	bpl.n	8008fd0 <_printf_float+0x428>
 8008f62:	2301      	movs	r3, #1
 8008f64:	4642      	mov	r2, r8
 8008f66:	4631      	mov	r1, r6
 8008f68:	4628      	mov	r0, r5
 8008f6a:	47b8      	blx	r7
 8008f6c:	3001      	adds	r0, #1
 8008f6e:	f43f ae76 	beq.w	8008c5e <_printf_float+0xb6>
 8008f72:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008f76:	4631      	mov	r1, r6
 8008f78:	4628      	mov	r0, r5
 8008f7a:	47b8      	blx	r7
 8008f7c:	3001      	adds	r0, #1
 8008f7e:	f43f ae6e 	beq.w	8008c5e <_printf_float+0xb6>
 8008f82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008f86:	2200      	movs	r2, #0
 8008f88:	2300      	movs	r3, #0
 8008f8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008f8e:	f7f7 fdbf 	bl	8000b10 <__aeabi_dcmpeq>
 8008f92:	b9c0      	cbnz	r0, 8008fc6 <_printf_float+0x41e>
 8008f94:	4653      	mov	r3, sl
 8008f96:	f108 0201 	add.w	r2, r8, #1
 8008f9a:	4631      	mov	r1, r6
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	47b8      	blx	r7
 8008fa0:	3001      	adds	r0, #1
 8008fa2:	d10c      	bne.n	8008fbe <_printf_float+0x416>
 8008fa4:	e65b      	b.n	8008c5e <_printf_float+0xb6>
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	465a      	mov	r2, fp
 8008faa:	4631      	mov	r1, r6
 8008fac:	4628      	mov	r0, r5
 8008fae:	47b8      	blx	r7
 8008fb0:	3001      	adds	r0, #1
 8008fb2:	f43f ae54 	beq.w	8008c5e <_printf_float+0xb6>
 8008fb6:	f108 0801 	add.w	r8, r8, #1
 8008fba:	45d0      	cmp	r8, sl
 8008fbc:	dbf3      	blt.n	8008fa6 <_printf_float+0x3fe>
 8008fbe:	464b      	mov	r3, r9
 8008fc0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008fc4:	e6e0      	b.n	8008d88 <_printf_float+0x1e0>
 8008fc6:	f04f 0800 	mov.w	r8, #0
 8008fca:	f104 0b1a 	add.w	fp, r4, #26
 8008fce:	e7f4      	b.n	8008fba <_printf_float+0x412>
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	4642      	mov	r2, r8
 8008fd4:	e7e1      	b.n	8008f9a <_printf_float+0x3f2>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	464a      	mov	r2, r9
 8008fda:	4631      	mov	r1, r6
 8008fdc:	4628      	mov	r0, r5
 8008fde:	47b8      	blx	r7
 8008fe0:	3001      	adds	r0, #1
 8008fe2:	f43f ae3c 	beq.w	8008c5e <_printf_float+0xb6>
 8008fe6:	f108 0801 	add.w	r8, r8, #1
 8008fea:	68e3      	ldr	r3, [r4, #12]
 8008fec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008fee:	1a5b      	subs	r3, r3, r1
 8008ff0:	4543      	cmp	r3, r8
 8008ff2:	dcf0      	bgt.n	8008fd6 <_printf_float+0x42e>
 8008ff4:	e6fd      	b.n	8008df2 <_printf_float+0x24a>
 8008ff6:	f04f 0800 	mov.w	r8, #0
 8008ffa:	f104 0919 	add.w	r9, r4, #25
 8008ffe:	e7f4      	b.n	8008fea <_printf_float+0x442>

08009000 <_printf_common>:
 8009000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009004:	4616      	mov	r6, r2
 8009006:	4698      	mov	r8, r3
 8009008:	688a      	ldr	r2, [r1, #8]
 800900a:	690b      	ldr	r3, [r1, #16]
 800900c:	4607      	mov	r7, r0
 800900e:	4293      	cmp	r3, r2
 8009010:	bfb8      	it	lt
 8009012:	4613      	movlt	r3, r2
 8009014:	6033      	str	r3, [r6, #0]
 8009016:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800901a:	460c      	mov	r4, r1
 800901c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009020:	b10a      	cbz	r2, 8009026 <_printf_common+0x26>
 8009022:	3301      	adds	r3, #1
 8009024:	6033      	str	r3, [r6, #0]
 8009026:	6823      	ldr	r3, [r4, #0]
 8009028:	0699      	lsls	r1, r3, #26
 800902a:	bf42      	ittt	mi
 800902c:	6833      	ldrmi	r3, [r6, #0]
 800902e:	3302      	addmi	r3, #2
 8009030:	6033      	strmi	r3, [r6, #0]
 8009032:	6825      	ldr	r5, [r4, #0]
 8009034:	f015 0506 	ands.w	r5, r5, #6
 8009038:	d106      	bne.n	8009048 <_printf_common+0x48>
 800903a:	f104 0a19 	add.w	sl, r4, #25
 800903e:	68e3      	ldr	r3, [r4, #12]
 8009040:	6832      	ldr	r2, [r6, #0]
 8009042:	1a9b      	subs	r3, r3, r2
 8009044:	42ab      	cmp	r3, r5
 8009046:	dc2b      	bgt.n	80090a0 <_printf_common+0xa0>
 8009048:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800904c:	6822      	ldr	r2, [r4, #0]
 800904e:	3b00      	subs	r3, #0
 8009050:	bf18      	it	ne
 8009052:	2301      	movne	r3, #1
 8009054:	0692      	lsls	r2, r2, #26
 8009056:	d430      	bmi.n	80090ba <_printf_common+0xba>
 8009058:	4641      	mov	r1, r8
 800905a:	4638      	mov	r0, r7
 800905c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009060:	47c8      	blx	r9
 8009062:	3001      	adds	r0, #1
 8009064:	d023      	beq.n	80090ae <_printf_common+0xae>
 8009066:	6823      	ldr	r3, [r4, #0]
 8009068:	6922      	ldr	r2, [r4, #16]
 800906a:	f003 0306 	and.w	r3, r3, #6
 800906e:	2b04      	cmp	r3, #4
 8009070:	bf14      	ite	ne
 8009072:	2500      	movne	r5, #0
 8009074:	6833      	ldreq	r3, [r6, #0]
 8009076:	f04f 0600 	mov.w	r6, #0
 800907a:	bf08      	it	eq
 800907c:	68e5      	ldreq	r5, [r4, #12]
 800907e:	f104 041a 	add.w	r4, r4, #26
 8009082:	bf08      	it	eq
 8009084:	1aed      	subeq	r5, r5, r3
 8009086:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800908a:	bf08      	it	eq
 800908c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009090:	4293      	cmp	r3, r2
 8009092:	bfc4      	itt	gt
 8009094:	1a9b      	subgt	r3, r3, r2
 8009096:	18ed      	addgt	r5, r5, r3
 8009098:	42b5      	cmp	r5, r6
 800909a:	d11a      	bne.n	80090d2 <_printf_common+0xd2>
 800909c:	2000      	movs	r0, #0
 800909e:	e008      	b.n	80090b2 <_printf_common+0xb2>
 80090a0:	2301      	movs	r3, #1
 80090a2:	4652      	mov	r2, sl
 80090a4:	4641      	mov	r1, r8
 80090a6:	4638      	mov	r0, r7
 80090a8:	47c8      	blx	r9
 80090aa:	3001      	adds	r0, #1
 80090ac:	d103      	bne.n	80090b6 <_printf_common+0xb6>
 80090ae:	f04f 30ff 	mov.w	r0, #4294967295
 80090b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090b6:	3501      	adds	r5, #1
 80090b8:	e7c1      	b.n	800903e <_printf_common+0x3e>
 80090ba:	2030      	movs	r0, #48	@ 0x30
 80090bc:	18e1      	adds	r1, r4, r3
 80090be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80090c2:	1c5a      	adds	r2, r3, #1
 80090c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80090c8:	4422      	add	r2, r4
 80090ca:	3302      	adds	r3, #2
 80090cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80090d0:	e7c2      	b.n	8009058 <_printf_common+0x58>
 80090d2:	2301      	movs	r3, #1
 80090d4:	4622      	mov	r2, r4
 80090d6:	4641      	mov	r1, r8
 80090d8:	4638      	mov	r0, r7
 80090da:	47c8      	blx	r9
 80090dc:	3001      	adds	r0, #1
 80090de:	d0e6      	beq.n	80090ae <_printf_common+0xae>
 80090e0:	3601      	adds	r6, #1
 80090e2:	e7d9      	b.n	8009098 <_printf_common+0x98>

080090e4 <_printf_i>:
 80090e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090e8:	7e0f      	ldrb	r7, [r1, #24]
 80090ea:	4691      	mov	r9, r2
 80090ec:	2f78      	cmp	r7, #120	@ 0x78
 80090ee:	4680      	mov	r8, r0
 80090f0:	460c      	mov	r4, r1
 80090f2:	469a      	mov	sl, r3
 80090f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80090f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80090fa:	d807      	bhi.n	800910c <_printf_i+0x28>
 80090fc:	2f62      	cmp	r7, #98	@ 0x62
 80090fe:	d80a      	bhi.n	8009116 <_printf_i+0x32>
 8009100:	2f00      	cmp	r7, #0
 8009102:	f000 80d1 	beq.w	80092a8 <_printf_i+0x1c4>
 8009106:	2f58      	cmp	r7, #88	@ 0x58
 8009108:	f000 80b8 	beq.w	800927c <_printf_i+0x198>
 800910c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009110:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009114:	e03a      	b.n	800918c <_printf_i+0xa8>
 8009116:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800911a:	2b15      	cmp	r3, #21
 800911c:	d8f6      	bhi.n	800910c <_printf_i+0x28>
 800911e:	a101      	add	r1, pc, #4	@ (adr r1, 8009124 <_printf_i+0x40>)
 8009120:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009124:	0800917d 	.word	0x0800917d
 8009128:	08009191 	.word	0x08009191
 800912c:	0800910d 	.word	0x0800910d
 8009130:	0800910d 	.word	0x0800910d
 8009134:	0800910d 	.word	0x0800910d
 8009138:	0800910d 	.word	0x0800910d
 800913c:	08009191 	.word	0x08009191
 8009140:	0800910d 	.word	0x0800910d
 8009144:	0800910d 	.word	0x0800910d
 8009148:	0800910d 	.word	0x0800910d
 800914c:	0800910d 	.word	0x0800910d
 8009150:	0800928f 	.word	0x0800928f
 8009154:	080091bb 	.word	0x080091bb
 8009158:	08009249 	.word	0x08009249
 800915c:	0800910d 	.word	0x0800910d
 8009160:	0800910d 	.word	0x0800910d
 8009164:	080092b1 	.word	0x080092b1
 8009168:	0800910d 	.word	0x0800910d
 800916c:	080091bb 	.word	0x080091bb
 8009170:	0800910d 	.word	0x0800910d
 8009174:	0800910d 	.word	0x0800910d
 8009178:	08009251 	.word	0x08009251
 800917c:	6833      	ldr	r3, [r6, #0]
 800917e:	1d1a      	adds	r2, r3, #4
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	6032      	str	r2, [r6, #0]
 8009184:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009188:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800918c:	2301      	movs	r3, #1
 800918e:	e09c      	b.n	80092ca <_printf_i+0x1e6>
 8009190:	6833      	ldr	r3, [r6, #0]
 8009192:	6820      	ldr	r0, [r4, #0]
 8009194:	1d19      	adds	r1, r3, #4
 8009196:	6031      	str	r1, [r6, #0]
 8009198:	0606      	lsls	r6, r0, #24
 800919a:	d501      	bpl.n	80091a0 <_printf_i+0xbc>
 800919c:	681d      	ldr	r5, [r3, #0]
 800919e:	e003      	b.n	80091a8 <_printf_i+0xc4>
 80091a0:	0645      	lsls	r5, r0, #25
 80091a2:	d5fb      	bpl.n	800919c <_printf_i+0xb8>
 80091a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80091a8:	2d00      	cmp	r5, #0
 80091aa:	da03      	bge.n	80091b4 <_printf_i+0xd0>
 80091ac:	232d      	movs	r3, #45	@ 0x2d
 80091ae:	426d      	negs	r5, r5
 80091b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091b4:	230a      	movs	r3, #10
 80091b6:	4858      	ldr	r0, [pc, #352]	@ (8009318 <_printf_i+0x234>)
 80091b8:	e011      	b.n	80091de <_printf_i+0xfa>
 80091ba:	6821      	ldr	r1, [r4, #0]
 80091bc:	6833      	ldr	r3, [r6, #0]
 80091be:	0608      	lsls	r0, r1, #24
 80091c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80091c4:	d402      	bmi.n	80091cc <_printf_i+0xe8>
 80091c6:	0649      	lsls	r1, r1, #25
 80091c8:	bf48      	it	mi
 80091ca:	b2ad      	uxthmi	r5, r5
 80091cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80091ce:	6033      	str	r3, [r6, #0]
 80091d0:	bf14      	ite	ne
 80091d2:	230a      	movne	r3, #10
 80091d4:	2308      	moveq	r3, #8
 80091d6:	4850      	ldr	r0, [pc, #320]	@ (8009318 <_printf_i+0x234>)
 80091d8:	2100      	movs	r1, #0
 80091da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80091de:	6866      	ldr	r6, [r4, #4]
 80091e0:	2e00      	cmp	r6, #0
 80091e2:	60a6      	str	r6, [r4, #8]
 80091e4:	db05      	blt.n	80091f2 <_printf_i+0x10e>
 80091e6:	6821      	ldr	r1, [r4, #0]
 80091e8:	432e      	orrs	r6, r5
 80091ea:	f021 0104 	bic.w	r1, r1, #4
 80091ee:	6021      	str	r1, [r4, #0]
 80091f0:	d04b      	beq.n	800928a <_printf_i+0x1a6>
 80091f2:	4616      	mov	r6, r2
 80091f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80091f8:	fb03 5711 	mls	r7, r3, r1, r5
 80091fc:	5dc7      	ldrb	r7, [r0, r7]
 80091fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009202:	462f      	mov	r7, r5
 8009204:	42bb      	cmp	r3, r7
 8009206:	460d      	mov	r5, r1
 8009208:	d9f4      	bls.n	80091f4 <_printf_i+0x110>
 800920a:	2b08      	cmp	r3, #8
 800920c:	d10b      	bne.n	8009226 <_printf_i+0x142>
 800920e:	6823      	ldr	r3, [r4, #0]
 8009210:	07df      	lsls	r7, r3, #31
 8009212:	d508      	bpl.n	8009226 <_printf_i+0x142>
 8009214:	6923      	ldr	r3, [r4, #16]
 8009216:	6861      	ldr	r1, [r4, #4]
 8009218:	4299      	cmp	r1, r3
 800921a:	bfde      	ittt	le
 800921c:	2330      	movle	r3, #48	@ 0x30
 800921e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009222:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009226:	1b92      	subs	r2, r2, r6
 8009228:	6122      	str	r2, [r4, #16]
 800922a:	464b      	mov	r3, r9
 800922c:	4621      	mov	r1, r4
 800922e:	4640      	mov	r0, r8
 8009230:	f8cd a000 	str.w	sl, [sp]
 8009234:	aa03      	add	r2, sp, #12
 8009236:	f7ff fee3 	bl	8009000 <_printf_common>
 800923a:	3001      	adds	r0, #1
 800923c:	d14a      	bne.n	80092d4 <_printf_i+0x1f0>
 800923e:	f04f 30ff 	mov.w	r0, #4294967295
 8009242:	b004      	add	sp, #16
 8009244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009248:	6823      	ldr	r3, [r4, #0]
 800924a:	f043 0320 	orr.w	r3, r3, #32
 800924e:	6023      	str	r3, [r4, #0]
 8009250:	2778      	movs	r7, #120	@ 0x78
 8009252:	4832      	ldr	r0, [pc, #200]	@ (800931c <_printf_i+0x238>)
 8009254:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009258:	6823      	ldr	r3, [r4, #0]
 800925a:	6831      	ldr	r1, [r6, #0]
 800925c:	061f      	lsls	r7, r3, #24
 800925e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009262:	d402      	bmi.n	800926a <_printf_i+0x186>
 8009264:	065f      	lsls	r7, r3, #25
 8009266:	bf48      	it	mi
 8009268:	b2ad      	uxthmi	r5, r5
 800926a:	6031      	str	r1, [r6, #0]
 800926c:	07d9      	lsls	r1, r3, #31
 800926e:	bf44      	itt	mi
 8009270:	f043 0320 	orrmi.w	r3, r3, #32
 8009274:	6023      	strmi	r3, [r4, #0]
 8009276:	b11d      	cbz	r5, 8009280 <_printf_i+0x19c>
 8009278:	2310      	movs	r3, #16
 800927a:	e7ad      	b.n	80091d8 <_printf_i+0xf4>
 800927c:	4826      	ldr	r0, [pc, #152]	@ (8009318 <_printf_i+0x234>)
 800927e:	e7e9      	b.n	8009254 <_printf_i+0x170>
 8009280:	6823      	ldr	r3, [r4, #0]
 8009282:	f023 0320 	bic.w	r3, r3, #32
 8009286:	6023      	str	r3, [r4, #0]
 8009288:	e7f6      	b.n	8009278 <_printf_i+0x194>
 800928a:	4616      	mov	r6, r2
 800928c:	e7bd      	b.n	800920a <_printf_i+0x126>
 800928e:	6833      	ldr	r3, [r6, #0]
 8009290:	6825      	ldr	r5, [r4, #0]
 8009292:	1d18      	adds	r0, r3, #4
 8009294:	6961      	ldr	r1, [r4, #20]
 8009296:	6030      	str	r0, [r6, #0]
 8009298:	062e      	lsls	r6, r5, #24
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	d501      	bpl.n	80092a2 <_printf_i+0x1be>
 800929e:	6019      	str	r1, [r3, #0]
 80092a0:	e002      	b.n	80092a8 <_printf_i+0x1c4>
 80092a2:	0668      	lsls	r0, r5, #25
 80092a4:	d5fb      	bpl.n	800929e <_printf_i+0x1ba>
 80092a6:	8019      	strh	r1, [r3, #0]
 80092a8:	2300      	movs	r3, #0
 80092aa:	4616      	mov	r6, r2
 80092ac:	6123      	str	r3, [r4, #16]
 80092ae:	e7bc      	b.n	800922a <_printf_i+0x146>
 80092b0:	6833      	ldr	r3, [r6, #0]
 80092b2:	2100      	movs	r1, #0
 80092b4:	1d1a      	adds	r2, r3, #4
 80092b6:	6032      	str	r2, [r6, #0]
 80092b8:	681e      	ldr	r6, [r3, #0]
 80092ba:	6862      	ldr	r2, [r4, #4]
 80092bc:	4630      	mov	r0, r6
 80092be:	f000 fc08 	bl	8009ad2 <memchr>
 80092c2:	b108      	cbz	r0, 80092c8 <_printf_i+0x1e4>
 80092c4:	1b80      	subs	r0, r0, r6
 80092c6:	6060      	str	r0, [r4, #4]
 80092c8:	6863      	ldr	r3, [r4, #4]
 80092ca:	6123      	str	r3, [r4, #16]
 80092cc:	2300      	movs	r3, #0
 80092ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092d2:	e7aa      	b.n	800922a <_printf_i+0x146>
 80092d4:	4632      	mov	r2, r6
 80092d6:	4649      	mov	r1, r9
 80092d8:	4640      	mov	r0, r8
 80092da:	6923      	ldr	r3, [r4, #16]
 80092dc:	47d0      	blx	sl
 80092de:	3001      	adds	r0, #1
 80092e0:	d0ad      	beq.n	800923e <_printf_i+0x15a>
 80092e2:	6823      	ldr	r3, [r4, #0]
 80092e4:	079b      	lsls	r3, r3, #30
 80092e6:	d413      	bmi.n	8009310 <_printf_i+0x22c>
 80092e8:	68e0      	ldr	r0, [r4, #12]
 80092ea:	9b03      	ldr	r3, [sp, #12]
 80092ec:	4298      	cmp	r0, r3
 80092ee:	bfb8      	it	lt
 80092f0:	4618      	movlt	r0, r3
 80092f2:	e7a6      	b.n	8009242 <_printf_i+0x15e>
 80092f4:	2301      	movs	r3, #1
 80092f6:	4632      	mov	r2, r6
 80092f8:	4649      	mov	r1, r9
 80092fa:	4640      	mov	r0, r8
 80092fc:	47d0      	blx	sl
 80092fe:	3001      	adds	r0, #1
 8009300:	d09d      	beq.n	800923e <_printf_i+0x15a>
 8009302:	3501      	adds	r5, #1
 8009304:	68e3      	ldr	r3, [r4, #12]
 8009306:	9903      	ldr	r1, [sp, #12]
 8009308:	1a5b      	subs	r3, r3, r1
 800930a:	42ab      	cmp	r3, r5
 800930c:	dcf2      	bgt.n	80092f4 <_printf_i+0x210>
 800930e:	e7eb      	b.n	80092e8 <_printf_i+0x204>
 8009310:	2500      	movs	r5, #0
 8009312:	f104 0619 	add.w	r6, r4, #25
 8009316:	e7f5      	b.n	8009304 <_printf_i+0x220>
 8009318:	0800d3cd 	.word	0x0800d3cd
 800931c:	0800d3de 	.word	0x0800d3de

08009320 <_scanf_float>:
 8009320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009324:	b087      	sub	sp, #28
 8009326:	9303      	str	r3, [sp, #12]
 8009328:	688b      	ldr	r3, [r1, #8]
 800932a:	4691      	mov	r9, r2
 800932c:	1e5a      	subs	r2, r3, #1
 800932e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009332:	bf82      	ittt	hi
 8009334:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009338:	eb03 0b05 	addhi.w	fp, r3, r5
 800933c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009340:	460a      	mov	r2, r1
 8009342:	f04f 0500 	mov.w	r5, #0
 8009346:	bf88      	it	hi
 8009348:	608b      	strhi	r3, [r1, #8]
 800934a:	680b      	ldr	r3, [r1, #0]
 800934c:	4680      	mov	r8, r0
 800934e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009352:	f842 3b1c 	str.w	r3, [r2], #28
 8009356:	460c      	mov	r4, r1
 8009358:	bf98      	it	ls
 800935a:	f04f 0b00 	movls.w	fp, #0
 800935e:	4616      	mov	r6, r2
 8009360:	46aa      	mov	sl, r5
 8009362:	462f      	mov	r7, r5
 8009364:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009368:	9201      	str	r2, [sp, #4]
 800936a:	9502      	str	r5, [sp, #8]
 800936c:	68a2      	ldr	r2, [r4, #8]
 800936e:	b15a      	cbz	r2, 8009388 <_scanf_float+0x68>
 8009370:	f8d9 3000 	ldr.w	r3, [r9]
 8009374:	781b      	ldrb	r3, [r3, #0]
 8009376:	2b4e      	cmp	r3, #78	@ 0x4e
 8009378:	d862      	bhi.n	8009440 <_scanf_float+0x120>
 800937a:	2b40      	cmp	r3, #64	@ 0x40
 800937c:	d83a      	bhi.n	80093f4 <_scanf_float+0xd4>
 800937e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009382:	b2c8      	uxtb	r0, r1
 8009384:	280e      	cmp	r0, #14
 8009386:	d938      	bls.n	80093fa <_scanf_float+0xda>
 8009388:	b11f      	cbz	r7, 8009392 <_scanf_float+0x72>
 800938a:	6823      	ldr	r3, [r4, #0]
 800938c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009390:	6023      	str	r3, [r4, #0]
 8009392:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009396:	f1ba 0f01 	cmp.w	sl, #1
 800939a:	f200 8114 	bhi.w	80095c6 <_scanf_float+0x2a6>
 800939e:	9b01      	ldr	r3, [sp, #4]
 80093a0:	429e      	cmp	r6, r3
 80093a2:	f200 8105 	bhi.w	80095b0 <_scanf_float+0x290>
 80093a6:	2001      	movs	r0, #1
 80093a8:	b007      	add	sp, #28
 80093aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ae:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80093b2:	2a0d      	cmp	r2, #13
 80093b4:	d8e8      	bhi.n	8009388 <_scanf_float+0x68>
 80093b6:	a101      	add	r1, pc, #4	@ (adr r1, 80093bc <_scanf_float+0x9c>)
 80093b8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80093bc:	08009505 	.word	0x08009505
 80093c0:	08009389 	.word	0x08009389
 80093c4:	08009389 	.word	0x08009389
 80093c8:	08009389 	.word	0x08009389
 80093cc:	08009561 	.word	0x08009561
 80093d0:	0800953b 	.word	0x0800953b
 80093d4:	08009389 	.word	0x08009389
 80093d8:	08009389 	.word	0x08009389
 80093dc:	08009513 	.word	0x08009513
 80093e0:	08009389 	.word	0x08009389
 80093e4:	08009389 	.word	0x08009389
 80093e8:	08009389 	.word	0x08009389
 80093ec:	08009389 	.word	0x08009389
 80093f0:	080094cf 	.word	0x080094cf
 80093f4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80093f8:	e7db      	b.n	80093b2 <_scanf_float+0x92>
 80093fa:	290e      	cmp	r1, #14
 80093fc:	d8c4      	bhi.n	8009388 <_scanf_float+0x68>
 80093fe:	a001      	add	r0, pc, #4	@ (adr r0, 8009404 <_scanf_float+0xe4>)
 8009400:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009404:	080094bf 	.word	0x080094bf
 8009408:	08009389 	.word	0x08009389
 800940c:	080094bf 	.word	0x080094bf
 8009410:	0800954f 	.word	0x0800954f
 8009414:	08009389 	.word	0x08009389
 8009418:	08009461 	.word	0x08009461
 800941c:	080094a5 	.word	0x080094a5
 8009420:	080094a5 	.word	0x080094a5
 8009424:	080094a5 	.word	0x080094a5
 8009428:	080094a5 	.word	0x080094a5
 800942c:	080094a5 	.word	0x080094a5
 8009430:	080094a5 	.word	0x080094a5
 8009434:	080094a5 	.word	0x080094a5
 8009438:	080094a5 	.word	0x080094a5
 800943c:	080094a5 	.word	0x080094a5
 8009440:	2b6e      	cmp	r3, #110	@ 0x6e
 8009442:	d809      	bhi.n	8009458 <_scanf_float+0x138>
 8009444:	2b60      	cmp	r3, #96	@ 0x60
 8009446:	d8b2      	bhi.n	80093ae <_scanf_float+0x8e>
 8009448:	2b54      	cmp	r3, #84	@ 0x54
 800944a:	d07b      	beq.n	8009544 <_scanf_float+0x224>
 800944c:	2b59      	cmp	r3, #89	@ 0x59
 800944e:	d19b      	bne.n	8009388 <_scanf_float+0x68>
 8009450:	2d07      	cmp	r5, #7
 8009452:	d199      	bne.n	8009388 <_scanf_float+0x68>
 8009454:	2508      	movs	r5, #8
 8009456:	e02f      	b.n	80094b8 <_scanf_float+0x198>
 8009458:	2b74      	cmp	r3, #116	@ 0x74
 800945a:	d073      	beq.n	8009544 <_scanf_float+0x224>
 800945c:	2b79      	cmp	r3, #121	@ 0x79
 800945e:	e7f6      	b.n	800944e <_scanf_float+0x12e>
 8009460:	6821      	ldr	r1, [r4, #0]
 8009462:	05c8      	lsls	r0, r1, #23
 8009464:	d51e      	bpl.n	80094a4 <_scanf_float+0x184>
 8009466:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800946a:	6021      	str	r1, [r4, #0]
 800946c:	3701      	adds	r7, #1
 800946e:	f1bb 0f00 	cmp.w	fp, #0
 8009472:	d003      	beq.n	800947c <_scanf_float+0x15c>
 8009474:	3201      	adds	r2, #1
 8009476:	f10b 3bff 	add.w	fp, fp, #4294967295
 800947a:	60a2      	str	r2, [r4, #8]
 800947c:	68a3      	ldr	r3, [r4, #8]
 800947e:	3b01      	subs	r3, #1
 8009480:	60a3      	str	r3, [r4, #8]
 8009482:	6923      	ldr	r3, [r4, #16]
 8009484:	3301      	adds	r3, #1
 8009486:	6123      	str	r3, [r4, #16]
 8009488:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800948c:	3b01      	subs	r3, #1
 800948e:	2b00      	cmp	r3, #0
 8009490:	f8c9 3004 	str.w	r3, [r9, #4]
 8009494:	f340 8083 	ble.w	800959e <_scanf_float+0x27e>
 8009498:	f8d9 3000 	ldr.w	r3, [r9]
 800949c:	3301      	adds	r3, #1
 800949e:	f8c9 3000 	str.w	r3, [r9]
 80094a2:	e763      	b.n	800936c <_scanf_float+0x4c>
 80094a4:	eb1a 0105 	adds.w	r1, sl, r5
 80094a8:	f47f af6e 	bne.w	8009388 <_scanf_float+0x68>
 80094ac:	460d      	mov	r5, r1
 80094ae:	468a      	mov	sl, r1
 80094b0:	6822      	ldr	r2, [r4, #0]
 80094b2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80094b6:	6022      	str	r2, [r4, #0]
 80094b8:	f806 3b01 	strb.w	r3, [r6], #1
 80094bc:	e7de      	b.n	800947c <_scanf_float+0x15c>
 80094be:	6822      	ldr	r2, [r4, #0]
 80094c0:	0610      	lsls	r0, r2, #24
 80094c2:	f57f af61 	bpl.w	8009388 <_scanf_float+0x68>
 80094c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80094ca:	6022      	str	r2, [r4, #0]
 80094cc:	e7f4      	b.n	80094b8 <_scanf_float+0x198>
 80094ce:	f1ba 0f00 	cmp.w	sl, #0
 80094d2:	d10c      	bne.n	80094ee <_scanf_float+0x1ce>
 80094d4:	b977      	cbnz	r7, 80094f4 <_scanf_float+0x1d4>
 80094d6:	6822      	ldr	r2, [r4, #0]
 80094d8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80094dc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80094e0:	d108      	bne.n	80094f4 <_scanf_float+0x1d4>
 80094e2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80094e6:	f04f 0a01 	mov.w	sl, #1
 80094ea:	6022      	str	r2, [r4, #0]
 80094ec:	e7e4      	b.n	80094b8 <_scanf_float+0x198>
 80094ee:	f1ba 0f02 	cmp.w	sl, #2
 80094f2:	d051      	beq.n	8009598 <_scanf_float+0x278>
 80094f4:	2d01      	cmp	r5, #1
 80094f6:	d002      	beq.n	80094fe <_scanf_float+0x1de>
 80094f8:	2d04      	cmp	r5, #4
 80094fa:	f47f af45 	bne.w	8009388 <_scanf_float+0x68>
 80094fe:	3501      	adds	r5, #1
 8009500:	b2ed      	uxtb	r5, r5
 8009502:	e7d9      	b.n	80094b8 <_scanf_float+0x198>
 8009504:	f1ba 0f01 	cmp.w	sl, #1
 8009508:	f47f af3e 	bne.w	8009388 <_scanf_float+0x68>
 800950c:	f04f 0a02 	mov.w	sl, #2
 8009510:	e7d2      	b.n	80094b8 <_scanf_float+0x198>
 8009512:	b975      	cbnz	r5, 8009532 <_scanf_float+0x212>
 8009514:	2f00      	cmp	r7, #0
 8009516:	f47f af38 	bne.w	800938a <_scanf_float+0x6a>
 800951a:	6822      	ldr	r2, [r4, #0]
 800951c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009520:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009524:	f040 80ff 	bne.w	8009726 <_scanf_float+0x406>
 8009528:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800952c:	2501      	movs	r5, #1
 800952e:	6022      	str	r2, [r4, #0]
 8009530:	e7c2      	b.n	80094b8 <_scanf_float+0x198>
 8009532:	2d03      	cmp	r5, #3
 8009534:	d0e3      	beq.n	80094fe <_scanf_float+0x1de>
 8009536:	2d05      	cmp	r5, #5
 8009538:	e7df      	b.n	80094fa <_scanf_float+0x1da>
 800953a:	2d02      	cmp	r5, #2
 800953c:	f47f af24 	bne.w	8009388 <_scanf_float+0x68>
 8009540:	2503      	movs	r5, #3
 8009542:	e7b9      	b.n	80094b8 <_scanf_float+0x198>
 8009544:	2d06      	cmp	r5, #6
 8009546:	f47f af1f 	bne.w	8009388 <_scanf_float+0x68>
 800954a:	2507      	movs	r5, #7
 800954c:	e7b4      	b.n	80094b8 <_scanf_float+0x198>
 800954e:	6822      	ldr	r2, [r4, #0]
 8009550:	0591      	lsls	r1, r2, #22
 8009552:	f57f af19 	bpl.w	8009388 <_scanf_float+0x68>
 8009556:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800955a:	6022      	str	r2, [r4, #0]
 800955c:	9702      	str	r7, [sp, #8]
 800955e:	e7ab      	b.n	80094b8 <_scanf_float+0x198>
 8009560:	6822      	ldr	r2, [r4, #0]
 8009562:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009566:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800956a:	d005      	beq.n	8009578 <_scanf_float+0x258>
 800956c:	0550      	lsls	r0, r2, #21
 800956e:	f57f af0b 	bpl.w	8009388 <_scanf_float+0x68>
 8009572:	2f00      	cmp	r7, #0
 8009574:	f000 80d7 	beq.w	8009726 <_scanf_float+0x406>
 8009578:	0591      	lsls	r1, r2, #22
 800957a:	bf58      	it	pl
 800957c:	9902      	ldrpl	r1, [sp, #8]
 800957e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009582:	bf58      	it	pl
 8009584:	1a79      	subpl	r1, r7, r1
 8009586:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800958a:	f04f 0700 	mov.w	r7, #0
 800958e:	bf58      	it	pl
 8009590:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009594:	6022      	str	r2, [r4, #0]
 8009596:	e78f      	b.n	80094b8 <_scanf_float+0x198>
 8009598:	f04f 0a03 	mov.w	sl, #3
 800959c:	e78c      	b.n	80094b8 <_scanf_float+0x198>
 800959e:	4649      	mov	r1, r9
 80095a0:	4640      	mov	r0, r8
 80095a2:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80095a6:	4798      	blx	r3
 80095a8:	2800      	cmp	r0, #0
 80095aa:	f43f aedf 	beq.w	800936c <_scanf_float+0x4c>
 80095ae:	e6eb      	b.n	8009388 <_scanf_float+0x68>
 80095b0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80095b4:	464a      	mov	r2, r9
 80095b6:	4640      	mov	r0, r8
 80095b8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80095bc:	4798      	blx	r3
 80095be:	6923      	ldr	r3, [r4, #16]
 80095c0:	3b01      	subs	r3, #1
 80095c2:	6123      	str	r3, [r4, #16]
 80095c4:	e6eb      	b.n	800939e <_scanf_float+0x7e>
 80095c6:	1e6b      	subs	r3, r5, #1
 80095c8:	2b06      	cmp	r3, #6
 80095ca:	d824      	bhi.n	8009616 <_scanf_float+0x2f6>
 80095cc:	2d02      	cmp	r5, #2
 80095ce:	d836      	bhi.n	800963e <_scanf_float+0x31e>
 80095d0:	9b01      	ldr	r3, [sp, #4]
 80095d2:	429e      	cmp	r6, r3
 80095d4:	f67f aee7 	bls.w	80093a6 <_scanf_float+0x86>
 80095d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80095dc:	464a      	mov	r2, r9
 80095de:	4640      	mov	r0, r8
 80095e0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80095e4:	4798      	blx	r3
 80095e6:	6923      	ldr	r3, [r4, #16]
 80095e8:	3b01      	subs	r3, #1
 80095ea:	6123      	str	r3, [r4, #16]
 80095ec:	e7f0      	b.n	80095d0 <_scanf_float+0x2b0>
 80095ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80095f2:	464a      	mov	r2, r9
 80095f4:	4640      	mov	r0, r8
 80095f6:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80095fa:	4798      	blx	r3
 80095fc:	6923      	ldr	r3, [r4, #16]
 80095fe:	3b01      	subs	r3, #1
 8009600:	6123      	str	r3, [r4, #16]
 8009602:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009606:	fa5f fa8a 	uxtb.w	sl, sl
 800960a:	f1ba 0f02 	cmp.w	sl, #2
 800960e:	d1ee      	bne.n	80095ee <_scanf_float+0x2ce>
 8009610:	3d03      	subs	r5, #3
 8009612:	b2ed      	uxtb	r5, r5
 8009614:	1b76      	subs	r6, r6, r5
 8009616:	6823      	ldr	r3, [r4, #0]
 8009618:	05da      	lsls	r2, r3, #23
 800961a:	d530      	bpl.n	800967e <_scanf_float+0x35e>
 800961c:	055b      	lsls	r3, r3, #21
 800961e:	d511      	bpl.n	8009644 <_scanf_float+0x324>
 8009620:	9b01      	ldr	r3, [sp, #4]
 8009622:	429e      	cmp	r6, r3
 8009624:	f67f aebf 	bls.w	80093a6 <_scanf_float+0x86>
 8009628:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800962c:	464a      	mov	r2, r9
 800962e:	4640      	mov	r0, r8
 8009630:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009634:	4798      	blx	r3
 8009636:	6923      	ldr	r3, [r4, #16]
 8009638:	3b01      	subs	r3, #1
 800963a:	6123      	str	r3, [r4, #16]
 800963c:	e7f0      	b.n	8009620 <_scanf_float+0x300>
 800963e:	46aa      	mov	sl, r5
 8009640:	46b3      	mov	fp, r6
 8009642:	e7de      	b.n	8009602 <_scanf_float+0x2e2>
 8009644:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009648:	6923      	ldr	r3, [r4, #16]
 800964a:	2965      	cmp	r1, #101	@ 0x65
 800964c:	f103 33ff 	add.w	r3, r3, #4294967295
 8009650:	f106 35ff 	add.w	r5, r6, #4294967295
 8009654:	6123      	str	r3, [r4, #16]
 8009656:	d00c      	beq.n	8009672 <_scanf_float+0x352>
 8009658:	2945      	cmp	r1, #69	@ 0x45
 800965a:	d00a      	beq.n	8009672 <_scanf_float+0x352>
 800965c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009660:	464a      	mov	r2, r9
 8009662:	4640      	mov	r0, r8
 8009664:	4798      	blx	r3
 8009666:	6923      	ldr	r3, [r4, #16]
 8009668:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800966c:	3b01      	subs	r3, #1
 800966e:	1eb5      	subs	r5, r6, #2
 8009670:	6123      	str	r3, [r4, #16]
 8009672:	464a      	mov	r2, r9
 8009674:	4640      	mov	r0, r8
 8009676:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800967a:	4798      	blx	r3
 800967c:	462e      	mov	r6, r5
 800967e:	6822      	ldr	r2, [r4, #0]
 8009680:	f012 0210 	ands.w	r2, r2, #16
 8009684:	d001      	beq.n	800968a <_scanf_float+0x36a>
 8009686:	2000      	movs	r0, #0
 8009688:	e68e      	b.n	80093a8 <_scanf_float+0x88>
 800968a:	7032      	strb	r2, [r6, #0]
 800968c:	6823      	ldr	r3, [r4, #0]
 800968e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009692:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009696:	d125      	bne.n	80096e4 <_scanf_float+0x3c4>
 8009698:	9b02      	ldr	r3, [sp, #8]
 800969a:	429f      	cmp	r7, r3
 800969c:	d00a      	beq.n	80096b4 <_scanf_float+0x394>
 800969e:	1bda      	subs	r2, r3, r7
 80096a0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80096a4:	429e      	cmp	r6, r3
 80096a6:	bf28      	it	cs
 80096a8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80096ac:	4630      	mov	r0, r6
 80096ae:	491f      	ldr	r1, [pc, #124]	@ (800972c <_scanf_float+0x40c>)
 80096b0:	f000 f902 	bl	80098b8 <siprintf>
 80096b4:	2200      	movs	r2, #0
 80096b6:	4640      	mov	r0, r8
 80096b8:	9901      	ldr	r1, [sp, #4]
 80096ba:	f002 fc21 	bl	800bf00 <_strtod_r>
 80096be:	9b03      	ldr	r3, [sp, #12]
 80096c0:	6825      	ldr	r5, [r4, #0]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f015 0f02 	tst.w	r5, #2
 80096c8:	4606      	mov	r6, r0
 80096ca:	460f      	mov	r7, r1
 80096cc:	f103 0204 	add.w	r2, r3, #4
 80096d0:	d015      	beq.n	80096fe <_scanf_float+0x3de>
 80096d2:	9903      	ldr	r1, [sp, #12]
 80096d4:	600a      	str	r2, [r1, #0]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	e9c3 6700 	strd	r6, r7, [r3]
 80096dc:	68e3      	ldr	r3, [r4, #12]
 80096de:	3301      	adds	r3, #1
 80096e0:	60e3      	str	r3, [r4, #12]
 80096e2:	e7d0      	b.n	8009686 <_scanf_float+0x366>
 80096e4:	9b04      	ldr	r3, [sp, #16]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d0e4      	beq.n	80096b4 <_scanf_float+0x394>
 80096ea:	9905      	ldr	r1, [sp, #20]
 80096ec:	230a      	movs	r3, #10
 80096ee:	4640      	mov	r0, r8
 80096f0:	3101      	adds	r1, #1
 80096f2:	f7ff f9af 	bl	8008a54 <_strtol_r>
 80096f6:	9b04      	ldr	r3, [sp, #16]
 80096f8:	9e05      	ldr	r6, [sp, #20]
 80096fa:	1ac2      	subs	r2, r0, r3
 80096fc:	e7d0      	b.n	80096a0 <_scanf_float+0x380>
 80096fe:	076d      	lsls	r5, r5, #29
 8009700:	d4e7      	bmi.n	80096d2 <_scanf_float+0x3b2>
 8009702:	9d03      	ldr	r5, [sp, #12]
 8009704:	602a      	str	r2, [r5, #0]
 8009706:	681d      	ldr	r5, [r3, #0]
 8009708:	4602      	mov	r2, r0
 800970a:	460b      	mov	r3, r1
 800970c:	f7f7 fa32 	bl	8000b74 <__aeabi_dcmpun>
 8009710:	b120      	cbz	r0, 800971c <_scanf_float+0x3fc>
 8009712:	4807      	ldr	r0, [pc, #28]	@ (8009730 <_scanf_float+0x410>)
 8009714:	f000 f9fa 	bl	8009b0c <nanf>
 8009718:	6028      	str	r0, [r5, #0]
 800971a:	e7df      	b.n	80096dc <_scanf_float+0x3bc>
 800971c:	4630      	mov	r0, r6
 800971e:	4639      	mov	r1, r7
 8009720:	f7f7 fa86 	bl	8000c30 <__aeabi_d2f>
 8009724:	e7f8      	b.n	8009718 <_scanf_float+0x3f8>
 8009726:	2700      	movs	r7, #0
 8009728:	e633      	b.n	8009392 <_scanf_float+0x72>
 800972a:	bf00      	nop
 800972c:	0800d3ef 	.word	0x0800d3ef
 8009730:	0800d530 	.word	0x0800d530

08009734 <std>:
 8009734:	2300      	movs	r3, #0
 8009736:	b510      	push	{r4, lr}
 8009738:	4604      	mov	r4, r0
 800973a:	e9c0 3300 	strd	r3, r3, [r0]
 800973e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009742:	6083      	str	r3, [r0, #8]
 8009744:	8181      	strh	r1, [r0, #12]
 8009746:	6643      	str	r3, [r0, #100]	@ 0x64
 8009748:	81c2      	strh	r2, [r0, #14]
 800974a:	6183      	str	r3, [r0, #24]
 800974c:	4619      	mov	r1, r3
 800974e:	2208      	movs	r2, #8
 8009750:	305c      	adds	r0, #92	@ 0x5c
 8009752:	f000 f916 	bl	8009982 <memset>
 8009756:	4b0d      	ldr	r3, [pc, #52]	@ (800978c <std+0x58>)
 8009758:	6224      	str	r4, [r4, #32]
 800975a:	6263      	str	r3, [r4, #36]	@ 0x24
 800975c:	4b0c      	ldr	r3, [pc, #48]	@ (8009790 <std+0x5c>)
 800975e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009760:	4b0c      	ldr	r3, [pc, #48]	@ (8009794 <std+0x60>)
 8009762:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009764:	4b0c      	ldr	r3, [pc, #48]	@ (8009798 <std+0x64>)
 8009766:	6323      	str	r3, [r4, #48]	@ 0x30
 8009768:	4b0c      	ldr	r3, [pc, #48]	@ (800979c <std+0x68>)
 800976a:	429c      	cmp	r4, r3
 800976c:	d006      	beq.n	800977c <std+0x48>
 800976e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009772:	4294      	cmp	r4, r2
 8009774:	d002      	beq.n	800977c <std+0x48>
 8009776:	33d0      	adds	r3, #208	@ 0xd0
 8009778:	429c      	cmp	r4, r3
 800977a:	d105      	bne.n	8009788 <std+0x54>
 800977c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009780:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009784:	f000 b9a2 	b.w	8009acc <__retarget_lock_init_recursive>
 8009788:	bd10      	pop	{r4, pc}
 800978a:	bf00      	nop
 800978c:	080098fd 	.word	0x080098fd
 8009790:	0800991f 	.word	0x0800991f
 8009794:	08009957 	.word	0x08009957
 8009798:	0800997b 	.word	0x0800997b
 800979c:	20002108 	.word	0x20002108

080097a0 <stdio_exit_handler>:
 80097a0:	4a02      	ldr	r2, [pc, #8]	@ (80097ac <stdio_exit_handler+0xc>)
 80097a2:	4903      	ldr	r1, [pc, #12]	@ (80097b0 <stdio_exit_handler+0x10>)
 80097a4:	4803      	ldr	r0, [pc, #12]	@ (80097b4 <stdio_exit_handler+0x14>)
 80097a6:	f000 b869 	b.w	800987c <_fwalk_sglue>
 80097aa:	bf00      	nop
 80097ac:	20000010 	.word	0x20000010
 80097b0:	0800c2bd 	.word	0x0800c2bd
 80097b4:	20000020 	.word	0x20000020

080097b8 <cleanup_stdio>:
 80097b8:	6841      	ldr	r1, [r0, #4]
 80097ba:	4b0c      	ldr	r3, [pc, #48]	@ (80097ec <cleanup_stdio+0x34>)
 80097bc:	b510      	push	{r4, lr}
 80097be:	4299      	cmp	r1, r3
 80097c0:	4604      	mov	r4, r0
 80097c2:	d001      	beq.n	80097c8 <cleanup_stdio+0x10>
 80097c4:	f002 fd7a 	bl	800c2bc <_fflush_r>
 80097c8:	68a1      	ldr	r1, [r4, #8]
 80097ca:	4b09      	ldr	r3, [pc, #36]	@ (80097f0 <cleanup_stdio+0x38>)
 80097cc:	4299      	cmp	r1, r3
 80097ce:	d002      	beq.n	80097d6 <cleanup_stdio+0x1e>
 80097d0:	4620      	mov	r0, r4
 80097d2:	f002 fd73 	bl	800c2bc <_fflush_r>
 80097d6:	68e1      	ldr	r1, [r4, #12]
 80097d8:	4b06      	ldr	r3, [pc, #24]	@ (80097f4 <cleanup_stdio+0x3c>)
 80097da:	4299      	cmp	r1, r3
 80097dc:	d004      	beq.n	80097e8 <cleanup_stdio+0x30>
 80097de:	4620      	mov	r0, r4
 80097e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097e4:	f002 bd6a 	b.w	800c2bc <_fflush_r>
 80097e8:	bd10      	pop	{r4, pc}
 80097ea:	bf00      	nop
 80097ec:	20002108 	.word	0x20002108
 80097f0:	20002170 	.word	0x20002170
 80097f4:	200021d8 	.word	0x200021d8

080097f8 <global_stdio_init.part.0>:
 80097f8:	b510      	push	{r4, lr}
 80097fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009828 <global_stdio_init.part.0+0x30>)
 80097fc:	4c0b      	ldr	r4, [pc, #44]	@ (800982c <global_stdio_init.part.0+0x34>)
 80097fe:	4a0c      	ldr	r2, [pc, #48]	@ (8009830 <global_stdio_init.part.0+0x38>)
 8009800:	4620      	mov	r0, r4
 8009802:	601a      	str	r2, [r3, #0]
 8009804:	2104      	movs	r1, #4
 8009806:	2200      	movs	r2, #0
 8009808:	f7ff ff94 	bl	8009734 <std>
 800980c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009810:	2201      	movs	r2, #1
 8009812:	2109      	movs	r1, #9
 8009814:	f7ff ff8e 	bl	8009734 <std>
 8009818:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800981c:	2202      	movs	r2, #2
 800981e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009822:	2112      	movs	r1, #18
 8009824:	f7ff bf86 	b.w	8009734 <std>
 8009828:	20002240 	.word	0x20002240
 800982c:	20002108 	.word	0x20002108
 8009830:	080097a1 	.word	0x080097a1

08009834 <__sfp_lock_acquire>:
 8009834:	4801      	ldr	r0, [pc, #4]	@ (800983c <__sfp_lock_acquire+0x8>)
 8009836:	f000 b94a 	b.w	8009ace <__retarget_lock_acquire_recursive>
 800983a:	bf00      	nop
 800983c:	20002249 	.word	0x20002249

08009840 <__sfp_lock_release>:
 8009840:	4801      	ldr	r0, [pc, #4]	@ (8009848 <__sfp_lock_release+0x8>)
 8009842:	f000 b945 	b.w	8009ad0 <__retarget_lock_release_recursive>
 8009846:	bf00      	nop
 8009848:	20002249 	.word	0x20002249

0800984c <__sinit>:
 800984c:	b510      	push	{r4, lr}
 800984e:	4604      	mov	r4, r0
 8009850:	f7ff fff0 	bl	8009834 <__sfp_lock_acquire>
 8009854:	6a23      	ldr	r3, [r4, #32]
 8009856:	b11b      	cbz	r3, 8009860 <__sinit+0x14>
 8009858:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800985c:	f7ff bff0 	b.w	8009840 <__sfp_lock_release>
 8009860:	4b04      	ldr	r3, [pc, #16]	@ (8009874 <__sinit+0x28>)
 8009862:	6223      	str	r3, [r4, #32]
 8009864:	4b04      	ldr	r3, [pc, #16]	@ (8009878 <__sinit+0x2c>)
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d1f5      	bne.n	8009858 <__sinit+0xc>
 800986c:	f7ff ffc4 	bl	80097f8 <global_stdio_init.part.0>
 8009870:	e7f2      	b.n	8009858 <__sinit+0xc>
 8009872:	bf00      	nop
 8009874:	080097b9 	.word	0x080097b9
 8009878:	20002240 	.word	0x20002240

0800987c <_fwalk_sglue>:
 800987c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009880:	4607      	mov	r7, r0
 8009882:	4688      	mov	r8, r1
 8009884:	4614      	mov	r4, r2
 8009886:	2600      	movs	r6, #0
 8009888:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800988c:	f1b9 0901 	subs.w	r9, r9, #1
 8009890:	d505      	bpl.n	800989e <_fwalk_sglue+0x22>
 8009892:	6824      	ldr	r4, [r4, #0]
 8009894:	2c00      	cmp	r4, #0
 8009896:	d1f7      	bne.n	8009888 <_fwalk_sglue+0xc>
 8009898:	4630      	mov	r0, r6
 800989a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800989e:	89ab      	ldrh	r3, [r5, #12]
 80098a0:	2b01      	cmp	r3, #1
 80098a2:	d907      	bls.n	80098b4 <_fwalk_sglue+0x38>
 80098a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80098a8:	3301      	adds	r3, #1
 80098aa:	d003      	beq.n	80098b4 <_fwalk_sglue+0x38>
 80098ac:	4629      	mov	r1, r5
 80098ae:	4638      	mov	r0, r7
 80098b0:	47c0      	blx	r8
 80098b2:	4306      	orrs	r6, r0
 80098b4:	3568      	adds	r5, #104	@ 0x68
 80098b6:	e7e9      	b.n	800988c <_fwalk_sglue+0x10>

080098b8 <siprintf>:
 80098b8:	b40e      	push	{r1, r2, r3}
 80098ba:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80098be:	b510      	push	{r4, lr}
 80098c0:	2400      	movs	r4, #0
 80098c2:	b09d      	sub	sp, #116	@ 0x74
 80098c4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80098c6:	9002      	str	r0, [sp, #8]
 80098c8:	9006      	str	r0, [sp, #24]
 80098ca:	9107      	str	r1, [sp, #28]
 80098cc:	9104      	str	r1, [sp, #16]
 80098ce:	4809      	ldr	r0, [pc, #36]	@ (80098f4 <siprintf+0x3c>)
 80098d0:	4909      	ldr	r1, [pc, #36]	@ (80098f8 <siprintf+0x40>)
 80098d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80098d6:	9105      	str	r1, [sp, #20]
 80098d8:	6800      	ldr	r0, [r0, #0]
 80098da:	a902      	add	r1, sp, #8
 80098dc:	9301      	str	r3, [sp, #4]
 80098de:	941b      	str	r4, [sp, #108]	@ 0x6c
 80098e0:	f002 fb70 	bl	800bfc4 <_svfiprintf_r>
 80098e4:	9b02      	ldr	r3, [sp, #8]
 80098e6:	701c      	strb	r4, [r3, #0]
 80098e8:	b01d      	add	sp, #116	@ 0x74
 80098ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098ee:	b003      	add	sp, #12
 80098f0:	4770      	bx	lr
 80098f2:	bf00      	nop
 80098f4:	2000001c 	.word	0x2000001c
 80098f8:	ffff0208 	.word	0xffff0208

080098fc <__sread>:
 80098fc:	b510      	push	{r4, lr}
 80098fe:	460c      	mov	r4, r1
 8009900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009904:	f000 f894 	bl	8009a30 <_read_r>
 8009908:	2800      	cmp	r0, #0
 800990a:	bfab      	itete	ge
 800990c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800990e:	89a3      	ldrhlt	r3, [r4, #12]
 8009910:	181b      	addge	r3, r3, r0
 8009912:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009916:	bfac      	ite	ge
 8009918:	6563      	strge	r3, [r4, #84]	@ 0x54
 800991a:	81a3      	strhlt	r3, [r4, #12]
 800991c:	bd10      	pop	{r4, pc}

0800991e <__swrite>:
 800991e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009922:	461f      	mov	r7, r3
 8009924:	898b      	ldrh	r3, [r1, #12]
 8009926:	4605      	mov	r5, r0
 8009928:	05db      	lsls	r3, r3, #23
 800992a:	460c      	mov	r4, r1
 800992c:	4616      	mov	r6, r2
 800992e:	d505      	bpl.n	800993c <__swrite+0x1e>
 8009930:	2302      	movs	r3, #2
 8009932:	2200      	movs	r2, #0
 8009934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009938:	f000 f868 	bl	8009a0c <_lseek_r>
 800993c:	89a3      	ldrh	r3, [r4, #12]
 800993e:	4632      	mov	r2, r6
 8009940:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009944:	81a3      	strh	r3, [r4, #12]
 8009946:	4628      	mov	r0, r5
 8009948:	463b      	mov	r3, r7
 800994a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800994e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009952:	f000 b87f 	b.w	8009a54 <_write_r>

08009956 <__sseek>:
 8009956:	b510      	push	{r4, lr}
 8009958:	460c      	mov	r4, r1
 800995a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800995e:	f000 f855 	bl	8009a0c <_lseek_r>
 8009962:	1c43      	adds	r3, r0, #1
 8009964:	89a3      	ldrh	r3, [r4, #12]
 8009966:	bf15      	itete	ne
 8009968:	6560      	strne	r0, [r4, #84]	@ 0x54
 800996a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800996e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009972:	81a3      	strheq	r3, [r4, #12]
 8009974:	bf18      	it	ne
 8009976:	81a3      	strhne	r3, [r4, #12]
 8009978:	bd10      	pop	{r4, pc}

0800997a <__sclose>:
 800997a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800997e:	f000 b835 	b.w	80099ec <_close_r>

08009982 <memset>:
 8009982:	4603      	mov	r3, r0
 8009984:	4402      	add	r2, r0
 8009986:	4293      	cmp	r3, r2
 8009988:	d100      	bne.n	800998c <memset+0xa>
 800998a:	4770      	bx	lr
 800998c:	f803 1b01 	strb.w	r1, [r3], #1
 8009990:	e7f9      	b.n	8009986 <memset+0x4>

08009992 <strncmp>:
 8009992:	b510      	push	{r4, lr}
 8009994:	b16a      	cbz	r2, 80099b2 <strncmp+0x20>
 8009996:	3901      	subs	r1, #1
 8009998:	1884      	adds	r4, r0, r2
 800999a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800999e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80099a2:	429a      	cmp	r2, r3
 80099a4:	d103      	bne.n	80099ae <strncmp+0x1c>
 80099a6:	42a0      	cmp	r0, r4
 80099a8:	d001      	beq.n	80099ae <strncmp+0x1c>
 80099aa:	2a00      	cmp	r2, #0
 80099ac:	d1f5      	bne.n	800999a <strncmp+0x8>
 80099ae:	1ad0      	subs	r0, r2, r3
 80099b0:	bd10      	pop	{r4, pc}
 80099b2:	4610      	mov	r0, r2
 80099b4:	e7fc      	b.n	80099b0 <strncmp+0x1e>

080099b6 <strstr>:
 80099b6:	780a      	ldrb	r2, [r1, #0]
 80099b8:	b570      	push	{r4, r5, r6, lr}
 80099ba:	b96a      	cbnz	r2, 80099d8 <strstr+0x22>
 80099bc:	bd70      	pop	{r4, r5, r6, pc}
 80099be:	429a      	cmp	r2, r3
 80099c0:	d109      	bne.n	80099d6 <strstr+0x20>
 80099c2:	460c      	mov	r4, r1
 80099c4:	4605      	mov	r5, r0
 80099c6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d0f6      	beq.n	80099bc <strstr+0x6>
 80099ce:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80099d2:	429e      	cmp	r6, r3
 80099d4:	d0f7      	beq.n	80099c6 <strstr+0x10>
 80099d6:	3001      	adds	r0, #1
 80099d8:	7803      	ldrb	r3, [r0, #0]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d1ef      	bne.n	80099be <strstr+0x8>
 80099de:	4618      	mov	r0, r3
 80099e0:	e7ec      	b.n	80099bc <strstr+0x6>
	...

080099e4 <_localeconv_r>:
 80099e4:	4800      	ldr	r0, [pc, #0]	@ (80099e8 <_localeconv_r+0x4>)
 80099e6:	4770      	bx	lr
 80099e8:	2000015c 	.word	0x2000015c

080099ec <_close_r>:
 80099ec:	b538      	push	{r3, r4, r5, lr}
 80099ee:	2300      	movs	r3, #0
 80099f0:	4d05      	ldr	r5, [pc, #20]	@ (8009a08 <_close_r+0x1c>)
 80099f2:	4604      	mov	r4, r0
 80099f4:	4608      	mov	r0, r1
 80099f6:	602b      	str	r3, [r5, #0]
 80099f8:	f7f8 fb61 	bl	80020be <_close>
 80099fc:	1c43      	adds	r3, r0, #1
 80099fe:	d102      	bne.n	8009a06 <_close_r+0x1a>
 8009a00:	682b      	ldr	r3, [r5, #0]
 8009a02:	b103      	cbz	r3, 8009a06 <_close_r+0x1a>
 8009a04:	6023      	str	r3, [r4, #0]
 8009a06:	bd38      	pop	{r3, r4, r5, pc}
 8009a08:	20002244 	.word	0x20002244

08009a0c <_lseek_r>:
 8009a0c:	b538      	push	{r3, r4, r5, lr}
 8009a0e:	4604      	mov	r4, r0
 8009a10:	4608      	mov	r0, r1
 8009a12:	4611      	mov	r1, r2
 8009a14:	2200      	movs	r2, #0
 8009a16:	4d05      	ldr	r5, [pc, #20]	@ (8009a2c <_lseek_r+0x20>)
 8009a18:	602a      	str	r2, [r5, #0]
 8009a1a:	461a      	mov	r2, r3
 8009a1c:	f7f8 fb73 	bl	8002106 <_lseek>
 8009a20:	1c43      	adds	r3, r0, #1
 8009a22:	d102      	bne.n	8009a2a <_lseek_r+0x1e>
 8009a24:	682b      	ldr	r3, [r5, #0]
 8009a26:	b103      	cbz	r3, 8009a2a <_lseek_r+0x1e>
 8009a28:	6023      	str	r3, [r4, #0]
 8009a2a:	bd38      	pop	{r3, r4, r5, pc}
 8009a2c:	20002244 	.word	0x20002244

08009a30 <_read_r>:
 8009a30:	b538      	push	{r3, r4, r5, lr}
 8009a32:	4604      	mov	r4, r0
 8009a34:	4608      	mov	r0, r1
 8009a36:	4611      	mov	r1, r2
 8009a38:	2200      	movs	r2, #0
 8009a3a:	4d05      	ldr	r5, [pc, #20]	@ (8009a50 <_read_r+0x20>)
 8009a3c:	602a      	str	r2, [r5, #0]
 8009a3e:	461a      	mov	r2, r3
 8009a40:	f7f8 fb04 	bl	800204c <_read>
 8009a44:	1c43      	adds	r3, r0, #1
 8009a46:	d102      	bne.n	8009a4e <_read_r+0x1e>
 8009a48:	682b      	ldr	r3, [r5, #0]
 8009a4a:	b103      	cbz	r3, 8009a4e <_read_r+0x1e>
 8009a4c:	6023      	str	r3, [r4, #0]
 8009a4e:	bd38      	pop	{r3, r4, r5, pc}
 8009a50:	20002244 	.word	0x20002244

08009a54 <_write_r>:
 8009a54:	b538      	push	{r3, r4, r5, lr}
 8009a56:	4604      	mov	r4, r0
 8009a58:	4608      	mov	r0, r1
 8009a5a:	4611      	mov	r1, r2
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	4d05      	ldr	r5, [pc, #20]	@ (8009a74 <_write_r+0x20>)
 8009a60:	602a      	str	r2, [r5, #0]
 8009a62:	461a      	mov	r2, r3
 8009a64:	f7f8 fb0f 	bl	8002086 <_write>
 8009a68:	1c43      	adds	r3, r0, #1
 8009a6a:	d102      	bne.n	8009a72 <_write_r+0x1e>
 8009a6c:	682b      	ldr	r3, [r5, #0]
 8009a6e:	b103      	cbz	r3, 8009a72 <_write_r+0x1e>
 8009a70:	6023      	str	r3, [r4, #0]
 8009a72:	bd38      	pop	{r3, r4, r5, pc}
 8009a74:	20002244 	.word	0x20002244

08009a78 <__errno>:
 8009a78:	4b01      	ldr	r3, [pc, #4]	@ (8009a80 <__errno+0x8>)
 8009a7a:	6818      	ldr	r0, [r3, #0]
 8009a7c:	4770      	bx	lr
 8009a7e:	bf00      	nop
 8009a80:	2000001c 	.word	0x2000001c

08009a84 <__libc_init_array>:
 8009a84:	b570      	push	{r4, r5, r6, lr}
 8009a86:	2600      	movs	r6, #0
 8009a88:	4d0c      	ldr	r5, [pc, #48]	@ (8009abc <__libc_init_array+0x38>)
 8009a8a:	4c0d      	ldr	r4, [pc, #52]	@ (8009ac0 <__libc_init_array+0x3c>)
 8009a8c:	1b64      	subs	r4, r4, r5
 8009a8e:	10a4      	asrs	r4, r4, #2
 8009a90:	42a6      	cmp	r6, r4
 8009a92:	d109      	bne.n	8009aa8 <__libc_init_array+0x24>
 8009a94:	f003 fade 	bl	800d054 <_init>
 8009a98:	2600      	movs	r6, #0
 8009a9a:	4d0a      	ldr	r5, [pc, #40]	@ (8009ac4 <__libc_init_array+0x40>)
 8009a9c:	4c0a      	ldr	r4, [pc, #40]	@ (8009ac8 <__libc_init_array+0x44>)
 8009a9e:	1b64      	subs	r4, r4, r5
 8009aa0:	10a4      	asrs	r4, r4, #2
 8009aa2:	42a6      	cmp	r6, r4
 8009aa4:	d105      	bne.n	8009ab2 <__libc_init_array+0x2e>
 8009aa6:	bd70      	pop	{r4, r5, r6, pc}
 8009aa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8009aac:	4798      	blx	r3
 8009aae:	3601      	adds	r6, #1
 8009ab0:	e7ee      	b.n	8009a90 <__libc_init_array+0xc>
 8009ab2:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ab6:	4798      	blx	r3
 8009ab8:	3601      	adds	r6, #1
 8009aba:	e7f2      	b.n	8009aa2 <__libc_init_array+0x1e>
 8009abc:	0800d6e8 	.word	0x0800d6e8
 8009ac0:	0800d6e8 	.word	0x0800d6e8
 8009ac4:	0800d6e8 	.word	0x0800d6e8
 8009ac8:	0800d6ec 	.word	0x0800d6ec

08009acc <__retarget_lock_init_recursive>:
 8009acc:	4770      	bx	lr

08009ace <__retarget_lock_acquire_recursive>:
 8009ace:	4770      	bx	lr

08009ad0 <__retarget_lock_release_recursive>:
 8009ad0:	4770      	bx	lr

08009ad2 <memchr>:
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	b510      	push	{r4, lr}
 8009ad6:	b2c9      	uxtb	r1, r1
 8009ad8:	4402      	add	r2, r0
 8009ada:	4293      	cmp	r3, r2
 8009adc:	4618      	mov	r0, r3
 8009ade:	d101      	bne.n	8009ae4 <memchr+0x12>
 8009ae0:	2000      	movs	r0, #0
 8009ae2:	e003      	b.n	8009aec <memchr+0x1a>
 8009ae4:	7804      	ldrb	r4, [r0, #0]
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	428c      	cmp	r4, r1
 8009aea:	d1f6      	bne.n	8009ada <memchr+0x8>
 8009aec:	bd10      	pop	{r4, pc}

08009aee <memcpy>:
 8009aee:	440a      	add	r2, r1
 8009af0:	4291      	cmp	r1, r2
 8009af2:	f100 33ff 	add.w	r3, r0, #4294967295
 8009af6:	d100      	bne.n	8009afa <memcpy+0xc>
 8009af8:	4770      	bx	lr
 8009afa:	b510      	push	{r4, lr}
 8009afc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b00:	4291      	cmp	r1, r2
 8009b02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b06:	d1f9      	bne.n	8009afc <memcpy+0xe>
 8009b08:	bd10      	pop	{r4, pc}
	...

08009b0c <nanf>:
 8009b0c:	4800      	ldr	r0, [pc, #0]	@ (8009b10 <nanf+0x4>)
 8009b0e:	4770      	bx	lr
 8009b10:	7fc00000 	.word	0x7fc00000

08009b14 <quorem>:
 8009b14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b18:	6903      	ldr	r3, [r0, #16]
 8009b1a:	690c      	ldr	r4, [r1, #16]
 8009b1c:	4607      	mov	r7, r0
 8009b1e:	42a3      	cmp	r3, r4
 8009b20:	db7e      	blt.n	8009c20 <quorem+0x10c>
 8009b22:	3c01      	subs	r4, #1
 8009b24:	00a3      	lsls	r3, r4, #2
 8009b26:	f100 0514 	add.w	r5, r0, #20
 8009b2a:	f101 0814 	add.w	r8, r1, #20
 8009b2e:	9300      	str	r3, [sp, #0]
 8009b30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b34:	9301      	str	r3, [sp, #4]
 8009b36:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009b3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	429a      	cmp	r2, r3
 8009b42:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b46:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b4a:	d32e      	bcc.n	8009baa <quorem+0x96>
 8009b4c:	f04f 0a00 	mov.w	sl, #0
 8009b50:	46c4      	mov	ip, r8
 8009b52:	46ae      	mov	lr, r5
 8009b54:	46d3      	mov	fp, sl
 8009b56:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009b5a:	b298      	uxth	r0, r3
 8009b5c:	fb06 a000 	mla	r0, r6, r0, sl
 8009b60:	0c1b      	lsrs	r3, r3, #16
 8009b62:	0c02      	lsrs	r2, r0, #16
 8009b64:	fb06 2303 	mla	r3, r6, r3, r2
 8009b68:	f8de 2000 	ldr.w	r2, [lr]
 8009b6c:	b280      	uxth	r0, r0
 8009b6e:	b292      	uxth	r2, r2
 8009b70:	1a12      	subs	r2, r2, r0
 8009b72:	445a      	add	r2, fp
 8009b74:	f8de 0000 	ldr.w	r0, [lr]
 8009b78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b7c:	b29b      	uxth	r3, r3
 8009b7e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009b82:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009b86:	b292      	uxth	r2, r2
 8009b88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009b8c:	45e1      	cmp	r9, ip
 8009b8e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009b92:	f84e 2b04 	str.w	r2, [lr], #4
 8009b96:	d2de      	bcs.n	8009b56 <quorem+0x42>
 8009b98:	9b00      	ldr	r3, [sp, #0]
 8009b9a:	58eb      	ldr	r3, [r5, r3]
 8009b9c:	b92b      	cbnz	r3, 8009baa <quorem+0x96>
 8009b9e:	9b01      	ldr	r3, [sp, #4]
 8009ba0:	3b04      	subs	r3, #4
 8009ba2:	429d      	cmp	r5, r3
 8009ba4:	461a      	mov	r2, r3
 8009ba6:	d32f      	bcc.n	8009c08 <quorem+0xf4>
 8009ba8:	613c      	str	r4, [r7, #16]
 8009baa:	4638      	mov	r0, r7
 8009bac:	f001 f9ca 	bl	800af44 <__mcmp>
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	db25      	blt.n	8009c00 <quorem+0xec>
 8009bb4:	4629      	mov	r1, r5
 8009bb6:	2000      	movs	r0, #0
 8009bb8:	f858 2b04 	ldr.w	r2, [r8], #4
 8009bbc:	f8d1 c000 	ldr.w	ip, [r1]
 8009bc0:	fa1f fe82 	uxth.w	lr, r2
 8009bc4:	fa1f f38c 	uxth.w	r3, ip
 8009bc8:	eba3 030e 	sub.w	r3, r3, lr
 8009bcc:	4403      	add	r3, r0
 8009bce:	0c12      	lsrs	r2, r2, #16
 8009bd0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009bd4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bde:	45c1      	cmp	r9, r8
 8009be0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009be4:	f841 3b04 	str.w	r3, [r1], #4
 8009be8:	d2e6      	bcs.n	8009bb8 <quorem+0xa4>
 8009bea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009bf2:	b922      	cbnz	r2, 8009bfe <quorem+0xea>
 8009bf4:	3b04      	subs	r3, #4
 8009bf6:	429d      	cmp	r5, r3
 8009bf8:	461a      	mov	r2, r3
 8009bfa:	d30b      	bcc.n	8009c14 <quorem+0x100>
 8009bfc:	613c      	str	r4, [r7, #16]
 8009bfe:	3601      	adds	r6, #1
 8009c00:	4630      	mov	r0, r6
 8009c02:	b003      	add	sp, #12
 8009c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c08:	6812      	ldr	r2, [r2, #0]
 8009c0a:	3b04      	subs	r3, #4
 8009c0c:	2a00      	cmp	r2, #0
 8009c0e:	d1cb      	bne.n	8009ba8 <quorem+0x94>
 8009c10:	3c01      	subs	r4, #1
 8009c12:	e7c6      	b.n	8009ba2 <quorem+0x8e>
 8009c14:	6812      	ldr	r2, [r2, #0]
 8009c16:	3b04      	subs	r3, #4
 8009c18:	2a00      	cmp	r2, #0
 8009c1a:	d1ef      	bne.n	8009bfc <quorem+0xe8>
 8009c1c:	3c01      	subs	r4, #1
 8009c1e:	e7ea      	b.n	8009bf6 <quorem+0xe2>
 8009c20:	2000      	movs	r0, #0
 8009c22:	e7ee      	b.n	8009c02 <quorem+0xee>
 8009c24:	0000      	movs	r0, r0
	...

08009c28 <_dtoa_r>:
 8009c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c2c:	4614      	mov	r4, r2
 8009c2e:	461d      	mov	r5, r3
 8009c30:	69c7      	ldr	r7, [r0, #28]
 8009c32:	b097      	sub	sp, #92	@ 0x5c
 8009c34:	4681      	mov	r9, r0
 8009c36:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009c3a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8009c3c:	b97f      	cbnz	r7, 8009c5e <_dtoa_r+0x36>
 8009c3e:	2010      	movs	r0, #16
 8009c40:	f000 fe0e 	bl	800a860 <malloc>
 8009c44:	4602      	mov	r2, r0
 8009c46:	f8c9 001c 	str.w	r0, [r9, #28]
 8009c4a:	b920      	cbnz	r0, 8009c56 <_dtoa_r+0x2e>
 8009c4c:	21ef      	movs	r1, #239	@ 0xef
 8009c4e:	4bac      	ldr	r3, [pc, #688]	@ (8009f00 <_dtoa_r+0x2d8>)
 8009c50:	48ac      	ldr	r0, [pc, #688]	@ (8009f04 <_dtoa_r+0x2dc>)
 8009c52:	f002 fb8b 	bl	800c36c <__assert_func>
 8009c56:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009c5a:	6007      	str	r7, [r0, #0]
 8009c5c:	60c7      	str	r7, [r0, #12]
 8009c5e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009c62:	6819      	ldr	r1, [r3, #0]
 8009c64:	b159      	cbz	r1, 8009c7e <_dtoa_r+0x56>
 8009c66:	685a      	ldr	r2, [r3, #4]
 8009c68:	2301      	movs	r3, #1
 8009c6a:	4093      	lsls	r3, r2
 8009c6c:	604a      	str	r2, [r1, #4]
 8009c6e:	608b      	str	r3, [r1, #8]
 8009c70:	4648      	mov	r0, r9
 8009c72:	f000 feeb 	bl	800aa4c <_Bfree>
 8009c76:	2200      	movs	r2, #0
 8009c78:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009c7c:	601a      	str	r2, [r3, #0]
 8009c7e:	1e2b      	subs	r3, r5, #0
 8009c80:	bfaf      	iteee	ge
 8009c82:	2300      	movge	r3, #0
 8009c84:	2201      	movlt	r2, #1
 8009c86:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009c8a:	9307      	strlt	r3, [sp, #28]
 8009c8c:	bfa8      	it	ge
 8009c8e:	6033      	strge	r3, [r6, #0]
 8009c90:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8009c94:	4b9c      	ldr	r3, [pc, #624]	@ (8009f08 <_dtoa_r+0x2e0>)
 8009c96:	bfb8      	it	lt
 8009c98:	6032      	strlt	r2, [r6, #0]
 8009c9a:	ea33 0308 	bics.w	r3, r3, r8
 8009c9e:	d112      	bne.n	8009cc6 <_dtoa_r+0x9e>
 8009ca0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009ca4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009ca6:	6013      	str	r3, [r2, #0]
 8009ca8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009cac:	4323      	orrs	r3, r4
 8009cae:	f000 855e 	beq.w	800a76e <_dtoa_r+0xb46>
 8009cb2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009cb4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009f0c <_dtoa_r+0x2e4>
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	f000 8560 	beq.w	800a77e <_dtoa_r+0xb56>
 8009cbe:	f10a 0303 	add.w	r3, sl, #3
 8009cc2:	f000 bd5a 	b.w	800a77a <_dtoa_r+0xb52>
 8009cc6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009cca:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009cce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	f7f6 ff1b 	bl	8000b10 <__aeabi_dcmpeq>
 8009cda:	4607      	mov	r7, r0
 8009cdc:	b158      	cbz	r0, 8009cf6 <_dtoa_r+0xce>
 8009cde:	2301      	movs	r3, #1
 8009ce0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009ce2:	6013      	str	r3, [r2, #0]
 8009ce4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009ce6:	b113      	cbz	r3, 8009cee <_dtoa_r+0xc6>
 8009ce8:	4b89      	ldr	r3, [pc, #548]	@ (8009f10 <_dtoa_r+0x2e8>)
 8009cea:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009cec:	6013      	str	r3, [r2, #0]
 8009cee:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8009f14 <_dtoa_r+0x2ec>
 8009cf2:	f000 bd44 	b.w	800a77e <_dtoa_r+0xb56>
 8009cf6:	ab14      	add	r3, sp, #80	@ 0x50
 8009cf8:	9301      	str	r3, [sp, #4]
 8009cfa:	ab15      	add	r3, sp, #84	@ 0x54
 8009cfc:	9300      	str	r3, [sp, #0]
 8009cfe:	4648      	mov	r0, r9
 8009d00:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009d04:	f001 fa36 	bl	800b174 <__d2b>
 8009d08:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8009d0c:	9003      	str	r0, [sp, #12]
 8009d0e:	2e00      	cmp	r6, #0
 8009d10:	d078      	beq.n	8009e04 <_dtoa_r+0x1dc>
 8009d12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d18:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009d1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d20:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009d24:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009d28:	9712      	str	r7, [sp, #72]	@ 0x48
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	4b7a      	ldr	r3, [pc, #488]	@ (8009f18 <_dtoa_r+0x2f0>)
 8009d30:	f7f6 face 	bl	80002d0 <__aeabi_dsub>
 8009d34:	a36c      	add	r3, pc, #432	@ (adr r3, 8009ee8 <_dtoa_r+0x2c0>)
 8009d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d3a:	f7f6 fc81 	bl	8000640 <__aeabi_dmul>
 8009d3e:	a36c      	add	r3, pc, #432	@ (adr r3, 8009ef0 <_dtoa_r+0x2c8>)
 8009d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d44:	f7f6 fac6 	bl	80002d4 <__adddf3>
 8009d48:	4604      	mov	r4, r0
 8009d4a:	4630      	mov	r0, r6
 8009d4c:	460d      	mov	r5, r1
 8009d4e:	f7f6 fc0d 	bl	800056c <__aeabi_i2d>
 8009d52:	a369      	add	r3, pc, #420	@ (adr r3, 8009ef8 <_dtoa_r+0x2d0>)
 8009d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d58:	f7f6 fc72 	bl	8000640 <__aeabi_dmul>
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	460b      	mov	r3, r1
 8009d60:	4620      	mov	r0, r4
 8009d62:	4629      	mov	r1, r5
 8009d64:	f7f6 fab6 	bl	80002d4 <__adddf3>
 8009d68:	4604      	mov	r4, r0
 8009d6a:	460d      	mov	r5, r1
 8009d6c:	f7f6 ff18 	bl	8000ba0 <__aeabi_d2iz>
 8009d70:	2200      	movs	r2, #0
 8009d72:	4607      	mov	r7, r0
 8009d74:	2300      	movs	r3, #0
 8009d76:	4620      	mov	r0, r4
 8009d78:	4629      	mov	r1, r5
 8009d7a:	f7f6 fed3 	bl	8000b24 <__aeabi_dcmplt>
 8009d7e:	b140      	cbz	r0, 8009d92 <_dtoa_r+0x16a>
 8009d80:	4638      	mov	r0, r7
 8009d82:	f7f6 fbf3 	bl	800056c <__aeabi_i2d>
 8009d86:	4622      	mov	r2, r4
 8009d88:	462b      	mov	r3, r5
 8009d8a:	f7f6 fec1 	bl	8000b10 <__aeabi_dcmpeq>
 8009d8e:	b900      	cbnz	r0, 8009d92 <_dtoa_r+0x16a>
 8009d90:	3f01      	subs	r7, #1
 8009d92:	2f16      	cmp	r7, #22
 8009d94:	d854      	bhi.n	8009e40 <_dtoa_r+0x218>
 8009d96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d9a:	4b60      	ldr	r3, [pc, #384]	@ (8009f1c <_dtoa_r+0x2f4>)
 8009d9c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009da4:	f7f6 febe 	bl	8000b24 <__aeabi_dcmplt>
 8009da8:	2800      	cmp	r0, #0
 8009daa:	d04b      	beq.n	8009e44 <_dtoa_r+0x21c>
 8009dac:	2300      	movs	r3, #0
 8009dae:	3f01      	subs	r7, #1
 8009db0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009db2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009db4:	1b9b      	subs	r3, r3, r6
 8009db6:	1e5a      	subs	r2, r3, #1
 8009db8:	bf49      	itett	mi
 8009dba:	f1c3 0301 	rsbmi	r3, r3, #1
 8009dbe:	2300      	movpl	r3, #0
 8009dc0:	9304      	strmi	r3, [sp, #16]
 8009dc2:	2300      	movmi	r3, #0
 8009dc4:	9209      	str	r2, [sp, #36]	@ 0x24
 8009dc6:	bf54      	ite	pl
 8009dc8:	9304      	strpl	r3, [sp, #16]
 8009dca:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8009dcc:	2f00      	cmp	r7, #0
 8009dce:	db3b      	blt.n	8009e48 <_dtoa_r+0x220>
 8009dd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dd2:	970e      	str	r7, [sp, #56]	@ 0x38
 8009dd4:	443b      	add	r3, r7
 8009dd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dd8:	2300      	movs	r3, #0
 8009dda:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ddc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009dde:	2b09      	cmp	r3, #9
 8009de0:	d865      	bhi.n	8009eae <_dtoa_r+0x286>
 8009de2:	2b05      	cmp	r3, #5
 8009de4:	bfc4      	itt	gt
 8009de6:	3b04      	subgt	r3, #4
 8009de8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8009dea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009dec:	bfc8      	it	gt
 8009dee:	2400      	movgt	r4, #0
 8009df0:	f1a3 0302 	sub.w	r3, r3, #2
 8009df4:	bfd8      	it	le
 8009df6:	2401      	movle	r4, #1
 8009df8:	2b03      	cmp	r3, #3
 8009dfa:	d864      	bhi.n	8009ec6 <_dtoa_r+0x29e>
 8009dfc:	e8df f003 	tbb	[pc, r3]
 8009e00:	2c385553 	.word	0x2c385553
 8009e04:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009e08:	441e      	add	r6, r3
 8009e0a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009e0e:	2b20      	cmp	r3, #32
 8009e10:	bfc1      	itttt	gt
 8009e12:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009e16:	fa08 f803 	lslgt.w	r8, r8, r3
 8009e1a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009e1e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009e22:	bfd6      	itet	le
 8009e24:	f1c3 0320 	rsble	r3, r3, #32
 8009e28:	ea48 0003 	orrgt.w	r0, r8, r3
 8009e2c:	fa04 f003 	lslle.w	r0, r4, r3
 8009e30:	f7f6 fb8c 	bl	800054c <__aeabi_ui2d>
 8009e34:	2201      	movs	r2, #1
 8009e36:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009e3a:	3e01      	subs	r6, #1
 8009e3c:	9212      	str	r2, [sp, #72]	@ 0x48
 8009e3e:	e774      	b.n	8009d2a <_dtoa_r+0x102>
 8009e40:	2301      	movs	r3, #1
 8009e42:	e7b5      	b.n	8009db0 <_dtoa_r+0x188>
 8009e44:	900f      	str	r0, [sp, #60]	@ 0x3c
 8009e46:	e7b4      	b.n	8009db2 <_dtoa_r+0x18a>
 8009e48:	9b04      	ldr	r3, [sp, #16]
 8009e4a:	1bdb      	subs	r3, r3, r7
 8009e4c:	9304      	str	r3, [sp, #16]
 8009e4e:	427b      	negs	r3, r7
 8009e50:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e52:	2300      	movs	r3, #0
 8009e54:	930e      	str	r3, [sp, #56]	@ 0x38
 8009e56:	e7c1      	b.n	8009ddc <_dtoa_r+0x1b4>
 8009e58:	2301      	movs	r3, #1
 8009e5a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009e5e:	eb07 0b03 	add.w	fp, r7, r3
 8009e62:	f10b 0301 	add.w	r3, fp, #1
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	9308      	str	r3, [sp, #32]
 8009e6a:	bfb8      	it	lt
 8009e6c:	2301      	movlt	r3, #1
 8009e6e:	e006      	b.n	8009e7e <_dtoa_r+0x256>
 8009e70:	2301      	movs	r3, #1
 8009e72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e74:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	dd28      	ble.n	8009ecc <_dtoa_r+0x2a4>
 8009e7a:	469b      	mov	fp, r3
 8009e7c:	9308      	str	r3, [sp, #32]
 8009e7e:	2100      	movs	r1, #0
 8009e80:	2204      	movs	r2, #4
 8009e82:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009e86:	f102 0514 	add.w	r5, r2, #20
 8009e8a:	429d      	cmp	r5, r3
 8009e8c:	d926      	bls.n	8009edc <_dtoa_r+0x2b4>
 8009e8e:	6041      	str	r1, [r0, #4]
 8009e90:	4648      	mov	r0, r9
 8009e92:	f000 fd9b 	bl	800a9cc <_Balloc>
 8009e96:	4682      	mov	sl, r0
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	d143      	bne.n	8009f24 <_dtoa_r+0x2fc>
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8009f20 <_dtoa_r+0x2f8>)
 8009ea4:	e6d4      	b.n	8009c50 <_dtoa_r+0x28>
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	e7e3      	b.n	8009e72 <_dtoa_r+0x24a>
 8009eaa:	2300      	movs	r3, #0
 8009eac:	e7d5      	b.n	8009e5a <_dtoa_r+0x232>
 8009eae:	2401      	movs	r4, #1
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009eb4:	9320      	str	r3, [sp, #128]	@ 0x80
 8009eb6:	f04f 3bff 	mov.w	fp, #4294967295
 8009eba:	2200      	movs	r2, #0
 8009ebc:	2312      	movs	r3, #18
 8009ebe:	f8cd b020 	str.w	fp, [sp, #32]
 8009ec2:	9221      	str	r2, [sp, #132]	@ 0x84
 8009ec4:	e7db      	b.n	8009e7e <_dtoa_r+0x256>
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009eca:	e7f4      	b.n	8009eb6 <_dtoa_r+0x28e>
 8009ecc:	f04f 0b01 	mov.w	fp, #1
 8009ed0:	465b      	mov	r3, fp
 8009ed2:	f8cd b020 	str.w	fp, [sp, #32]
 8009ed6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8009eda:	e7d0      	b.n	8009e7e <_dtoa_r+0x256>
 8009edc:	3101      	adds	r1, #1
 8009ede:	0052      	lsls	r2, r2, #1
 8009ee0:	e7d1      	b.n	8009e86 <_dtoa_r+0x25e>
 8009ee2:	bf00      	nop
 8009ee4:	f3af 8000 	nop.w
 8009ee8:	636f4361 	.word	0x636f4361
 8009eec:	3fd287a7 	.word	0x3fd287a7
 8009ef0:	8b60c8b3 	.word	0x8b60c8b3
 8009ef4:	3fc68a28 	.word	0x3fc68a28
 8009ef8:	509f79fb 	.word	0x509f79fb
 8009efc:	3fd34413 	.word	0x3fd34413
 8009f00:	0800d401 	.word	0x0800d401
 8009f04:	0800d418 	.word	0x0800d418
 8009f08:	7ff00000 	.word	0x7ff00000
 8009f0c:	0800d3fd 	.word	0x0800d3fd
 8009f10:	0800d3cc 	.word	0x0800d3cc
 8009f14:	0800d3cb 	.word	0x0800d3cb
 8009f18:	3ff80000 	.word	0x3ff80000
 8009f1c:	0800d5c8 	.word	0x0800d5c8
 8009f20:	0800d470 	.word	0x0800d470
 8009f24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009f28:	6018      	str	r0, [r3, #0]
 8009f2a:	9b08      	ldr	r3, [sp, #32]
 8009f2c:	2b0e      	cmp	r3, #14
 8009f2e:	f200 80a1 	bhi.w	800a074 <_dtoa_r+0x44c>
 8009f32:	2c00      	cmp	r4, #0
 8009f34:	f000 809e 	beq.w	800a074 <_dtoa_r+0x44c>
 8009f38:	2f00      	cmp	r7, #0
 8009f3a:	dd33      	ble.n	8009fa4 <_dtoa_r+0x37c>
 8009f3c:	4b9c      	ldr	r3, [pc, #624]	@ (800a1b0 <_dtoa_r+0x588>)
 8009f3e:	f007 020f 	and.w	r2, r7, #15
 8009f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f46:	05f8      	lsls	r0, r7, #23
 8009f48:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009f4c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8009f50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009f54:	d516      	bpl.n	8009f84 <_dtoa_r+0x35c>
 8009f56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f5a:	4b96      	ldr	r3, [pc, #600]	@ (800a1b4 <_dtoa_r+0x58c>)
 8009f5c:	2603      	movs	r6, #3
 8009f5e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009f62:	f7f6 fc97 	bl	8000894 <__aeabi_ddiv>
 8009f66:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009f6a:	f004 040f 	and.w	r4, r4, #15
 8009f6e:	4d91      	ldr	r5, [pc, #580]	@ (800a1b4 <_dtoa_r+0x58c>)
 8009f70:	b954      	cbnz	r4, 8009f88 <_dtoa_r+0x360>
 8009f72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009f76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f7a:	f7f6 fc8b 	bl	8000894 <__aeabi_ddiv>
 8009f7e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009f82:	e028      	b.n	8009fd6 <_dtoa_r+0x3ae>
 8009f84:	2602      	movs	r6, #2
 8009f86:	e7f2      	b.n	8009f6e <_dtoa_r+0x346>
 8009f88:	07e1      	lsls	r1, r4, #31
 8009f8a:	d508      	bpl.n	8009f9e <_dtoa_r+0x376>
 8009f8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009f90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009f94:	f7f6 fb54 	bl	8000640 <__aeabi_dmul>
 8009f98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009f9c:	3601      	adds	r6, #1
 8009f9e:	1064      	asrs	r4, r4, #1
 8009fa0:	3508      	adds	r5, #8
 8009fa2:	e7e5      	b.n	8009f70 <_dtoa_r+0x348>
 8009fa4:	f000 80af 	beq.w	800a106 <_dtoa_r+0x4de>
 8009fa8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009fac:	427c      	negs	r4, r7
 8009fae:	4b80      	ldr	r3, [pc, #512]	@ (800a1b0 <_dtoa_r+0x588>)
 8009fb0:	f004 020f 	and.w	r2, r4, #15
 8009fb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fbc:	f7f6 fb40 	bl	8000640 <__aeabi_dmul>
 8009fc0:	2602      	movs	r6, #2
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009fc8:	4d7a      	ldr	r5, [pc, #488]	@ (800a1b4 <_dtoa_r+0x58c>)
 8009fca:	1124      	asrs	r4, r4, #4
 8009fcc:	2c00      	cmp	r4, #0
 8009fce:	f040 808f 	bne.w	800a0f0 <_dtoa_r+0x4c8>
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d1d3      	bne.n	8009f7e <_dtoa_r+0x356>
 8009fd6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8009fda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f000 8094 	beq.w	800a10a <_dtoa_r+0x4e2>
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	4620      	mov	r0, r4
 8009fe6:	4629      	mov	r1, r5
 8009fe8:	4b73      	ldr	r3, [pc, #460]	@ (800a1b8 <_dtoa_r+0x590>)
 8009fea:	f7f6 fd9b 	bl	8000b24 <__aeabi_dcmplt>
 8009fee:	2800      	cmp	r0, #0
 8009ff0:	f000 808b 	beq.w	800a10a <_dtoa_r+0x4e2>
 8009ff4:	9b08      	ldr	r3, [sp, #32]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	f000 8087 	beq.w	800a10a <_dtoa_r+0x4e2>
 8009ffc:	f1bb 0f00 	cmp.w	fp, #0
 800a000:	dd34      	ble.n	800a06c <_dtoa_r+0x444>
 800a002:	4620      	mov	r0, r4
 800a004:	2200      	movs	r2, #0
 800a006:	4629      	mov	r1, r5
 800a008:	4b6c      	ldr	r3, [pc, #432]	@ (800a1bc <_dtoa_r+0x594>)
 800a00a:	f7f6 fb19 	bl	8000640 <__aeabi_dmul>
 800a00e:	465c      	mov	r4, fp
 800a010:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a014:	f107 38ff 	add.w	r8, r7, #4294967295
 800a018:	3601      	adds	r6, #1
 800a01a:	4630      	mov	r0, r6
 800a01c:	f7f6 faa6 	bl	800056c <__aeabi_i2d>
 800a020:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a024:	f7f6 fb0c 	bl	8000640 <__aeabi_dmul>
 800a028:	2200      	movs	r2, #0
 800a02a:	4b65      	ldr	r3, [pc, #404]	@ (800a1c0 <_dtoa_r+0x598>)
 800a02c:	f7f6 f952 	bl	80002d4 <__adddf3>
 800a030:	4605      	mov	r5, r0
 800a032:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a036:	2c00      	cmp	r4, #0
 800a038:	d16a      	bne.n	800a110 <_dtoa_r+0x4e8>
 800a03a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a03e:	2200      	movs	r2, #0
 800a040:	4b60      	ldr	r3, [pc, #384]	@ (800a1c4 <_dtoa_r+0x59c>)
 800a042:	f7f6 f945 	bl	80002d0 <__aeabi_dsub>
 800a046:	4602      	mov	r2, r0
 800a048:	460b      	mov	r3, r1
 800a04a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a04e:	462a      	mov	r2, r5
 800a050:	4633      	mov	r3, r6
 800a052:	f7f6 fd85 	bl	8000b60 <__aeabi_dcmpgt>
 800a056:	2800      	cmp	r0, #0
 800a058:	f040 8298 	bne.w	800a58c <_dtoa_r+0x964>
 800a05c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a060:	462a      	mov	r2, r5
 800a062:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a066:	f7f6 fd5d 	bl	8000b24 <__aeabi_dcmplt>
 800a06a:	bb38      	cbnz	r0, 800a0bc <_dtoa_r+0x494>
 800a06c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a070:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800a074:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a076:	2b00      	cmp	r3, #0
 800a078:	f2c0 8157 	blt.w	800a32a <_dtoa_r+0x702>
 800a07c:	2f0e      	cmp	r7, #14
 800a07e:	f300 8154 	bgt.w	800a32a <_dtoa_r+0x702>
 800a082:	4b4b      	ldr	r3, [pc, #300]	@ (800a1b0 <_dtoa_r+0x588>)
 800a084:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a088:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a08c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a090:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a092:	2b00      	cmp	r3, #0
 800a094:	f280 80e5 	bge.w	800a262 <_dtoa_r+0x63a>
 800a098:	9b08      	ldr	r3, [sp, #32]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	f300 80e1 	bgt.w	800a262 <_dtoa_r+0x63a>
 800a0a0:	d10c      	bne.n	800a0bc <_dtoa_r+0x494>
 800a0a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	4b46      	ldr	r3, [pc, #280]	@ (800a1c4 <_dtoa_r+0x59c>)
 800a0aa:	f7f6 fac9 	bl	8000640 <__aeabi_dmul>
 800a0ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a0b2:	f7f6 fd4b 	bl	8000b4c <__aeabi_dcmpge>
 800a0b6:	2800      	cmp	r0, #0
 800a0b8:	f000 8266 	beq.w	800a588 <_dtoa_r+0x960>
 800a0bc:	2400      	movs	r4, #0
 800a0be:	4625      	mov	r5, r4
 800a0c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a0c2:	4656      	mov	r6, sl
 800a0c4:	ea6f 0803 	mvn.w	r8, r3
 800a0c8:	2700      	movs	r7, #0
 800a0ca:	4621      	mov	r1, r4
 800a0cc:	4648      	mov	r0, r9
 800a0ce:	f000 fcbd 	bl	800aa4c <_Bfree>
 800a0d2:	2d00      	cmp	r5, #0
 800a0d4:	f000 80bd 	beq.w	800a252 <_dtoa_r+0x62a>
 800a0d8:	b12f      	cbz	r7, 800a0e6 <_dtoa_r+0x4be>
 800a0da:	42af      	cmp	r7, r5
 800a0dc:	d003      	beq.n	800a0e6 <_dtoa_r+0x4be>
 800a0de:	4639      	mov	r1, r7
 800a0e0:	4648      	mov	r0, r9
 800a0e2:	f000 fcb3 	bl	800aa4c <_Bfree>
 800a0e6:	4629      	mov	r1, r5
 800a0e8:	4648      	mov	r0, r9
 800a0ea:	f000 fcaf 	bl	800aa4c <_Bfree>
 800a0ee:	e0b0      	b.n	800a252 <_dtoa_r+0x62a>
 800a0f0:	07e2      	lsls	r2, r4, #31
 800a0f2:	d505      	bpl.n	800a100 <_dtoa_r+0x4d8>
 800a0f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a0f8:	f7f6 faa2 	bl	8000640 <__aeabi_dmul>
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	3601      	adds	r6, #1
 800a100:	1064      	asrs	r4, r4, #1
 800a102:	3508      	adds	r5, #8
 800a104:	e762      	b.n	8009fcc <_dtoa_r+0x3a4>
 800a106:	2602      	movs	r6, #2
 800a108:	e765      	b.n	8009fd6 <_dtoa_r+0x3ae>
 800a10a:	46b8      	mov	r8, r7
 800a10c:	9c08      	ldr	r4, [sp, #32]
 800a10e:	e784      	b.n	800a01a <_dtoa_r+0x3f2>
 800a110:	4b27      	ldr	r3, [pc, #156]	@ (800a1b0 <_dtoa_r+0x588>)
 800a112:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a114:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a118:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a11c:	4454      	add	r4, sl
 800a11e:	2900      	cmp	r1, #0
 800a120:	d054      	beq.n	800a1cc <_dtoa_r+0x5a4>
 800a122:	2000      	movs	r0, #0
 800a124:	4928      	ldr	r1, [pc, #160]	@ (800a1c8 <_dtoa_r+0x5a0>)
 800a126:	f7f6 fbb5 	bl	8000894 <__aeabi_ddiv>
 800a12a:	4633      	mov	r3, r6
 800a12c:	462a      	mov	r2, r5
 800a12e:	f7f6 f8cf 	bl	80002d0 <__aeabi_dsub>
 800a132:	4656      	mov	r6, sl
 800a134:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a138:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a13c:	f7f6 fd30 	bl	8000ba0 <__aeabi_d2iz>
 800a140:	4605      	mov	r5, r0
 800a142:	f7f6 fa13 	bl	800056c <__aeabi_i2d>
 800a146:	4602      	mov	r2, r0
 800a148:	460b      	mov	r3, r1
 800a14a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a14e:	f7f6 f8bf 	bl	80002d0 <__aeabi_dsub>
 800a152:	4602      	mov	r2, r0
 800a154:	460b      	mov	r3, r1
 800a156:	3530      	adds	r5, #48	@ 0x30
 800a158:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a15c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a160:	f806 5b01 	strb.w	r5, [r6], #1
 800a164:	f7f6 fcde 	bl	8000b24 <__aeabi_dcmplt>
 800a168:	2800      	cmp	r0, #0
 800a16a:	d172      	bne.n	800a252 <_dtoa_r+0x62a>
 800a16c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a170:	2000      	movs	r0, #0
 800a172:	4911      	ldr	r1, [pc, #68]	@ (800a1b8 <_dtoa_r+0x590>)
 800a174:	f7f6 f8ac 	bl	80002d0 <__aeabi_dsub>
 800a178:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a17c:	f7f6 fcd2 	bl	8000b24 <__aeabi_dcmplt>
 800a180:	2800      	cmp	r0, #0
 800a182:	f040 80b4 	bne.w	800a2ee <_dtoa_r+0x6c6>
 800a186:	42a6      	cmp	r6, r4
 800a188:	f43f af70 	beq.w	800a06c <_dtoa_r+0x444>
 800a18c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a190:	2200      	movs	r2, #0
 800a192:	4b0a      	ldr	r3, [pc, #40]	@ (800a1bc <_dtoa_r+0x594>)
 800a194:	f7f6 fa54 	bl	8000640 <__aeabi_dmul>
 800a198:	2200      	movs	r2, #0
 800a19a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a19e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1a2:	4b06      	ldr	r3, [pc, #24]	@ (800a1bc <_dtoa_r+0x594>)
 800a1a4:	f7f6 fa4c 	bl	8000640 <__aeabi_dmul>
 800a1a8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a1ac:	e7c4      	b.n	800a138 <_dtoa_r+0x510>
 800a1ae:	bf00      	nop
 800a1b0:	0800d5c8 	.word	0x0800d5c8
 800a1b4:	0800d5a0 	.word	0x0800d5a0
 800a1b8:	3ff00000 	.word	0x3ff00000
 800a1bc:	40240000 	.word	0x40240000
 800a1c0:	401c0000 	.word	0x401c0000
 800a1c4:	40140000 	.word	0x40140000
 800a1c8:	3fe00000 	.word	0x3fe00000
 800a1cc:	4631      	mov	r1, r6
 800a1ce:	4628      	mov	r0, r5
 800a1d0:	f7f6 fa36 	bl	8000640 <__aeabi_dmul>
 800a1d4:	4656      	mov	r6, sl
 800a1d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a1da:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a1dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1e0:	f7f6 fcde 	bl	8000ba0 <__aeabi_d2iz>
 800a1e4:	4605      	mov	r5, r0
 800a1e6:	f7f6 f9c1 	bl	800056c <__aeabi_i2d>
 800a1ea:	4602      	mov	r2, r0
 800a1ec:	460b      	mov	r3, r1
 800a1ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1f2:	f7f6 f86d 	bl	80002d0 <__aeabi_dsub>
 800a1f6:	4602      	mov	r2, r0
 800a1f8:	460b      	mov	r3, r1
 800a1fa:	3530      	adds	r5, #48	@ 0x30
 800a1fc:	f806 5b01 	strb.w	r5, [r6], #1
 800a200:	42a6      	cmp	r6, r4
 800a202:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a206:	f04f 0200 	mov.w	r2, #0
 800a20a:	d124      	bne.n	800a256 <_dtoa_r+0x62e>
 800a20c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a210:	4bae      	ldr	r3, [pc, #696]	@ (800a4cc <_dtoa_r+0x8a4>)
 800a212:	f7f6 f85f 	bl	80002d4 <__adddf3>
 800a216:	4602      	mov	r2, r0
 800a218:	460b      	mov	r3, r1
 800a21a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a21e:	f7f6 fc9f 	bl	8000b60 <__aeabi_dcmpgt>
 800a222:	2800      	cmp	r0, #0
 800a224:	d163      	bne.n	800a2ee <_dtoa_r+0x6c6>
 800a226:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a22a:	2000      	movs	r0, #0
 800a22c:	49a7      	ldr	r1, [pc, #668]	@ (800a4cc <_dtoa_r+0x8a4>)
 800a22e:	f7f6 f84f 	bl	80002d0 <__aeabi_dsub>
 800a232:	4602      	mov	r2, r0
 800a234:	460b      	mov	r3, r1
 800a236:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a23a:	f7f6 fc73 	bl	8000b24 <__aeabi_dcmplt>
 800a23e:	2800      	cmp	r0, #0
 800a240:	f43f af14 	beq.w	800a06c <_dtoa_r+0x444>
 800a244:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a246:	1e73      	subs	r3, r6, #1
 800a248:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a24a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a24e:	2b30      	cmp	r3, #48	@ 0x30
 800a250:	d0f8      	beq.n	800a244 <_dtoa_r+0x61c>
 800a252:	4647      	mov	r7, r8
 800a254:	e03b      	b.n	800a2ce <_dtoa_r+0x6a6>
 800a256:	4b9e      	ldr	r3, [pc, #632]	@ (800a4d0 <_dtoa_r+0x8a8>)
 800a258:	f7f6 f9f2 	bl	8000640 <__aeabi_dmul>
 800a25c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a260:	e7bc      	b.n	800a1dc <_dtoa_r+0x5b4>
 800a262:	4656      	mov	r6, sl
 800a264:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800a268:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a26c:	4620      	mov	r0, r4
 800a26e:	4629      	mov	r1, r5
 800a270:	f7f6 fb10 	bl	8000894 <__aeabi_ddiv>
 800a274:	f7f6 fc94 	bl	8000ba0 <__aeabi_d2iz>
 800a278:	4680      	mov	r8, r0
 800a27a:	f7f6 f977 	bl	800056c <__aeabi_i2d>
 800a27e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a282:	f7f6 f9dd 	bl	8000640 <__aeabi_dmul>
 800a286:	4602      	mov	r2, r0
 800a288:	460b      	mov	r3, r1
 800a28a:	4620      	mov	r0, r4
 800a28c:	4629      	mov	r1, r5
 800a28e:	f7f6 f81f 	bl	80002d0 <__aeabi_dsub>
 800a292:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a296:	9d08      	ldr	r5, [sp, #32]
 800a298:	f806 4b01 	strb.w	r4, [r6], #1
 800a29c:	eba6 040a 	sub.w	r4, r6, sl
 800a2a0:	42a5      	cmp	r5, r4
 800a2a2:	4602      	mov	r2, r0
 800a2a4:	460b      	mov	r3, r1
 800a2a6:	d133      	bne.n	800a310 <_dtoa_r+0x6e8>
 800a2a8:	f7f6 f814 	bl	80002d4 <__adddf3>
 800a2ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2b0:	4604      	mov	r4, r0
 800a2b2:	460d      	mov	r5, r1
 800a2b4:	f7f6 fc54 	bl	8000b60 <__aeabi_dcmpgt>
 800a2b8:	b9c0      	cbnz	r0, 800a2ec <_dtoa_r+0x6c4>
 800a2ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2be:	4620      	mov	r0, r4
 800a2c0:	4629      	mov	r1, r5
 800a2c2:	f7f6 fc25 	bl	8000b10 <__aeabi_dcmpeq>
 800a2c6:	b110      	cbz	r0, 800a2ce <_dtoa_r+0x6a6>
 800a2c8:	f018 0f01 	tst.w	r8, #1
 800a2cc:	d10e      	bne.n	800a2ec <_dtoa_r+0x6c4>
 800a2ce:	4648      	mov	r0, r9
 800a2d0:	9903      	ldr	r1, [sp, #12]
 800a2d2:	f000 fbbb 	bl	800aa4c <_Bfree>
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	7033      	strb	r3, [r6, #0]
 800a2da:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a2dc:	3701      	adds	r7, #1
 800a2de:	601f      	str	r7, [r3, #0]
 800a2e0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	f000 824b 	beq.w	800a77e <_dtoa_r+0xb56>
 800a2e8:	601e      	str	r6, [r3, #0]
 800a2ea:	e248      	b.n	800a77e <_dtoa_r+0xb56>
 800a2ec:	46b8      	mov	r8, r7
 800a2ee:	4633      	mov	r3, r6
 800a2f0:	461e      	mov	r6, r3
 800a2f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a2f6:	2a39      	cmp	r2, #57	@ 0x39
 800a2f8:	d106      	bne.n	800a308 <_dtoa_r+0x6e0>
 800a2fa:	459a      	cmp	sl, r3
 800a2fc:	d1f8      	bne.n	800a2f0 <_dtoa_r+0x6c8>
 800a2fe:	2230      	movs	r2, #48	@ 0x30
 800a300:	f108 0801 	add.w	r8, r8, #1
 800a304:	f88a 2000 	strb.w	r2, [sl]
 800a308:	781a      	ldrb	r2, [r3, #0]
 800a30a:	3201      	adds	r2, #1
 800a30c:	701a      	strb	r2, [r3, #0]
 800a30e:	e7a0      	b.n	800a252 <_dtoa_r+0x62a>
 800a310:	2200      	movs	r2, #0
 800a312:	4b6f      	ldr	r3, [pc, #444]	@ (800a4d0 <_dtoa_r+0x8a8>)
 800a314:	f7f6 f994 	bl	8000640 <__aeabi_dmul>
 800a318:	2200      	movs	r2, #0
 800a31a:	2300      	movs	r3, #0
 800a31c:	4604      	mov	r4, r0
 800a31e:	460d      	mov	r5, r1
 800a320:	f7f6 fbf6 	bl	8000b10 <__aeabi_dcmpeq>
 800a324:	2800      	cmp	r0, #0
 800a326:	d09f      	beq.n	800a268 <_dtoa_r+0x640>
 800a328:	e7d1      	b.n	800a2ce <_dtoa_r+0x6a6>
 800a32a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a32c:	2a00      	cmp	r2, #0
 800a32e:	f000 80ea 	beq.w	800a506 <_dtoa_r+0x8de>
 800a332:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a334:	2a01      	cmp	r2, #1
 800a336:	f300 80cd 	bgt.w	800a4d4 <_dtoa_r+0x8ac>
 800a33a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a33c:	2a00      	cmp	r2, #0
 800a33e:	f000 80c1 	beq.w	800a4c4 <_dtoa_r+0x89c>
 800a342:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a346:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a348:	9e04      	ldr	r6, [sp, #16]
 800a34a:	9a04      	ldr	r2, [sp, #16]
 800a34c:	2101      	movs	r1, #1
 800a34e:	441a      	add	r2, r3
 800a350:	9204      	str	r2, [sp, #16]
 800a352:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a354:	4648      	mov	r0, r9
 800a356:	441a      	add	r2, r3
 800a358:	9209      	str	r2, [sp, #36]	@ 0x24
 800a35a:	f000 fc75 	bl	800ac48 <__i2b>
 800a35e:	4605      	mov	r5, r0
 800a360:	b166      	cbz	r6, 800a37c <_dtoa_r+0x754>
 800a362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a364:	2b00      	cmp	r3, #0
 800a366:	dd09      	ble.n	800a37c <_dtoa_r+0x754>
 800a368:	42b3      	cmp	r3, r6
 800a36a:	bfa8      	it	ge
 800a36c:	4633      	movge	r3, r6
 800a36e:	9a04      	ldr	r2, [sp, #16]
 800a370:	1af6      	subs	r6, r6, r3
 800a372:	1ad2      	subs	r2, r2, r3
 800a374:	9204      	str	r2, [sp, #16]
 800a376:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a378:	1ad3      	subs	r3, r2, r3
 800a37a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a37c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a37e:	b30b      	cbz	r3, 800a3c4 <_dtoa_r+0x79c>
 800a380:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a382:	2b00      	cmp	r3, #0
 800a384:	f000 80c6 	beq.w	800a514 <_dtoa_r+0x8ec>
 800a388:	2c00      	cmp	r4, #0
 800a38a:	f000 80c0 	beq.w	800a50e <_dtoa_r+0x8e6>
 800a38e:	4629      	mov	r1, r5
 800a390:	4622      	mov	r2, r4
 800a392:	4648      	mov	r0, r9
 800a394:	f000 fd10 	bl	800adb8 <__pow5mult>
 800a398:	9a03      	ldr	r2, [sp, #12]
 800a39a:	4601      	mov	r1, r0
 800a39c:	4605      	mov	r5, r0
 800a39e:	4648      	mov	r0, r9
 800a3a0:	f000 fc68 	bl	800ac74 <__multiply>
 800a3a4:	9903      	ldr	r1, [sp, #12]
 800a3a6:	4680      	mov	r8, r0
 800a3a8:	4648      	mov	r0, r9
 800a3aa:	f000 fb4f 	bl	800aa4c <_Bfree>
 800a3ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3b0:	1b1b      	subs	r3, r3, r4
 800a3b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3b4:	f000 80b1 	beq.w	800a51a <_dtoa_r+0x8f2>
 800a3b8:	4641      	mov	r1, r8
 800a3ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a3bc:	4648      	mov	r0, r9
 800a3be:	f000 fcfb 	bl	800adb8 <__pow5mult>
 800a3c2:	9003      	str	r0, [sp, #12]
 800a3c4:	2101      	movs	r1, #1
 800a3c6:	4648      	mov	r0, r9
 800a3c8:	f000 fc3e 	bl	800ac48 <__i2b>
 800a3cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3ce:	4604      	mov	r4, r0
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	f000 81d8 	beq.w	800a786 <_dtoa_r+0xb5e>
 800a3d6:	461a      	mov	r2, r3
 800a3d8:	4601      	mov	r1, r0
 800a3da:	4648      	mov	r0, r9
 800a3dc:	f000 fcec 	bl	800adb8 <__pow5mult>
 800a3e0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a3e2:	4604      	mov	r4, r0
 800a3e4:	2b01      	cmp	r3, #1
 800a3e6:	f300 809f 	bgt.w	800a528 <_dtoa_r+0x900>
 800a3ea:	9b06      	ldr	r3, [sp, #24]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	f040 8097 	bne.w	800a520 <_dtoa_r+0x8f8>
 800a3f2:	9b07      	ldr	r3, [sp, #28]
 800a3f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	f040 8093 	bne.w	800a524 <_dtoa_r+0x8fc>
 800a3fe:	9b07      	ldr	r3, [sp, #28]
 800a400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a404:	0d1b      	lsrs	r3, r3, #20
 800a406:	051b      	lsls	r3, r3, #20
 800a408:	b133      	cbz	r3, 800a418 <_dtoa_r+0x7f0>
 800a40a:	9b04      	ldr	r3, [sp, #16]
 800a40c:	3301      	adds	r3, #1
 800a40e:	9304      	str	r3, [sp, #16]
 800a410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a412:	3301      	adds	r3, #1
 800a414:	9309      	str	r3, [sp, #36]	@ 0x24
 800a416:	2301      	movs	r3, #1
 800a418:	930a      	str	r3, [sp, #40]	@ 0x28
 800a41a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	f000 81b8 	beq.w	800a792 <_dtoa_r+0xb6a>
 800a422:	6923      	ldr	r3, [r4, #16]
 800a424:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a428:	6918      	ldr	r0, [r3, #16]
 800a42a:	f000 fbc1 	bl	800abb0 <__hi0bits>
 800a42e:	f1c0 0020 	rsb	r0, r0, #32
 800a432:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a434:	4418      	add	r0, r3
 800a436:	f010 001f 	ands.w	r0, r0, #31
 800a43a:	f000 8082 	beq.w	800a542 <_dtoa_r+0x91a>
 800a43e:	f1c0 0320 	rsb	r3, r0, #32
 800a442:	2b04      	cmp	r3, #4
 800a444:	dd73      	ble.n	800a52e <_dtoa_r+0x906>
 800a446:	9b04      	ldr	r3, [sp, #16]
 800a448:	f1c0 001c 	rsb	r0, r0, #28
 800a44c:	4403      	add	r3, r0
 800a44e:	9304      	str	r3, [sp, #16]
 800a450:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a452:	4406      	add	r6, r0
 800a454:	4403      	add	r3, r0
 800a456:	9309      	str	r3, [sp, #36]	@ 0x24
 800a458:	9b04      	ldr	r3, [sp, #16]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	dd05      	ble.n	800a46a <_dtoa_r+0x842>
 800a45e:	461a      	mov	r2, r3
 800a460:	4648      	mov	r0, r9
 800a462:	9903      	ldr	r1, [sp, #12]
 800a464:	f000 fd02 	bl	800ae6c <__lshift>
 800a468:	9003      	str	r0, [sp, #12]
 800a46a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	dd05      	ble.n	800a47c <_dtoa_r+0x854>
 800a470:	4621      	mov	r1, r4
 800a472:	461a      	mov	r2, r3
 800a474:	4648      	mov	r0, r9
 800a476:	f000 fcf9 	bl	800ae6c <__lshift>
 800a47a:	4604      	mov	r4, r0
 800a47c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d061      	beq.n	800a546 <_dtoa_r+0x91e>
 800a482:	4621      	mov	r1, r4
 800a484:	9803      	ldr	r0, [sp, #12]
 800a486:	f000 fd5d 	bl	800af44 <__mcmp>
 800a48a:	2800      	cmp	r0, #0
 800a48c:	da5b      	bge.n	800a546 <_dtoa_r+0x91e>
 800a48e:	2300      	movs	r3, #0
 800a490:	220a      	movs	r2, #10
 800a492:	4648      	mov	r0, r9
 800a494:	9903      	ldr	r1, [sp, #12]
 800a496:	f000 fafb 	bl	800aa90 <__multadd>
 800a49a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a49c:	f107 38ff 	add.w	r8, r7, #4294967295
 800a4a0:	9003      	str	r0, [sp, #12]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	f000 8177 	beq.w	800a796 <_dtoa_r+0xb6e>
 800a4a8:	4629      	mov	r1, r5
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	220a      	movs	r2, #10
 800a4ae:	4648      	mov	r0, r9
 800a4b0:	f000 faee 	bl	800aa90 <__multadd>
 800a4b4:	f1bb 0f00 	cmp.w	fp, #0
 800a4b8:	4605      	mov	r5, r0
 800a4ba:	dc6f      	bgt.n	800a59c <_dtoa_r+0x974>
 800a4bc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a4be:	2b02      	cmp	r3, #2
 800a4c0:	dc49      	bgt.n	800a556 <_dtoa_r+0x92e>
 800a4c2:	e06b      	b.n	800a59c <_dtoa_r+0x974>
 800a4c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a4c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a4ca:	e73c      	b.n	800a346 <_dtoa_r+0x71e>
 800a4cc:	3fe00000 	.word	0x3fe00000
 800a4d0:	40240000 	.word	0x40240000
 800a4d4:	9b08      	ldr	r3, [sp, #32]
 800a4d6:	1e5c      	subs	r4, r3, #1
 800a4d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4da:	42a3      	cmp	r3, r4
 800a4dc:	db09      	blt.n	800a4f2 <_dtoa_r+0x8ca>
 800a4de:	1b1c      	subs	r4, r3, r4
 800a4e0:	9b08      	ldr	r3, [sp, #32]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	f6bf af30 	bge.w	800a348 <_dtoa_r+0x720>
 800a4e8:	9b04      	ldr	r3, [sp, #16]
 800a4ea:	9a08      	ldr	r2, [sp, #32]
 800a4ec:	1a9e      	subs	r6, r3, r2
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	e72b      	b.n	800a34a <_dtoa_r+0x722>
 800a4f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4f6:	1ae3      	subs	r3, r4, r3
 800a4f8:	441a      	add	r2, r3
 800a4fa:	940a      	str	r4, [sp, #40]	@ 0x28
 800a4fc:	9e04      	ldr	r6, [sp, #16]
 800a4fe:	2400      	movs	r4, #0
 800a500:	9b08      	ldr	r3, [sp, #32]
 800a502:	920e      	str	r2, [sp, #56]	@ 0x38
 800a504:	e721      	b.n	800a34a <_dtoa_r+0x722>
 800a506:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a508:	9e04      	ldr	r6, [sp, #16]
 800a50a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a50c:	e728      	b.n	800a360 <_dtoa_r+0x738>
 800a50e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a512:	e751      	b.n	800a3b8 <_dtoa_r+0x790>
 800a514:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a516:	9903      	ldr	r1, [sp, #12]
 800a518:	e750      	b.n	800a3bc <_dtoa_r+0x794>
 800a51a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a51e:	e751      	b.n	800a3c4 <_dtoa_r+0x79c>
 800a520:	2300      	movs	r3, #0
 800a522:	e779      	b.n	800a418 <_dtoa_r+0x7f0>
 800a524:	9b06      	ldr	r3, [sp, #24]
 800a526:	e777      	b.n	800a418 <_dtoa_r+0x7f0>
 800a528:	2300      	movs	r3, #0
 800a52a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a52c:	e779      	b.n	800a422 <_dtoa_r+0x7fa>
 800a52e:	d093      	beq.n	800a458 <_dtoa_r+0x830>
 800a530:	9a04      	ldr	r2, [sp, #16]
 800a532:	331c      	adds	r3, #28
 800a534:	441a      	add	r2, r3
 800a536:	9204      	str	r2, [sp, #16]
 800a538:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a53a:	441e      	add	r6, r3
 800a53c:	441a      	add	r2, r3
 800a53e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a540:	e78a      	b.n	800a458 <_dtoa_r+0x830>
 800a542:	4603      	mov	r3, r0
 800a544:	e7f4      	b.n	800a530 <_dtoa_r+0x908>
 800a546:	9b08      	ldr	r3, [sp, #32]
 800a548:	46b8      	mov	r8, r7
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	dc20      	bgt.n	800a590 <_dtoa_r+0x968>
 800a54e:	469b      	mov	fp, r3
 800a550:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a552:	2b02      	cmp	r3, #2
 800a554:	dd1e      	ble.n	800a594 <_dtoa_r+0x96c>
 800a556:	f1bb 0f00 	cmp.w	fp, #0
 800a55a:	f47f adb1 	bne.w	800a0c0 <_dtoa_r+0x498>
 800a55e:	4621      	mov	r1, r4
 800a560:	465b      	mov	r3, fp
 800a562:	2205      	movs	r2, #5
 800a564:	4648      	mov	r0, r9
 800a566:	f000 fa93 	bl	800aa90 <__multadd>
 800a56a:	4601      	mov	r1, r0
 800a56c:	4604      	mov	r4, r0
 800a56e:	9803      	ldr	r0, [sp, #12]
 800a570:	f000 fce8 	bl	800af44 <__mcmp>
 800a574:	2800      	cmp	r0, #0
 800a576:	f77f ada3 	ble.w	800a0c0 <_dtoa_r+0x498>
 800a57a:	4656      	mov	r6, sl
 800a57c:	2331      	movs	r3, #49	@ 0x31
 800a57e:	f108 0801 	add.w	r8, r8, #1
 800a582:	f806 3b01 	strb.w	r3, [r6], #1
 800a586:	e59f      	b.n	800a0c8 <_dtoa_r+0x4a0>
 800a588:	46b8      	mov	r8, r7
 800a58a:	9c08      	ldr	r4, [sp, #32]
 800a58c:	4625      	mov	r5, r4
 800a58e:	e7f4      	b.n	800a57a <_dtoa_r+0x952>
 800a590:	f8dd b020 	ldr.w	fp, [sp, #32]
 800a594:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a596:	2b00      	cmp	r3, #0
 800a598:	f000 8101 	beq.w	800a79e <_dtoa_r+0xb76>
 800a59c:	2e00      	cmp	r6, #0
 800a59e:	dd05      	ble.n	800a5ac <_dtoa_r+0x984>
 800a5a0:	4629      	mov	r1, r5
 800a5a2:	4632      	mov	r2, r6
 800a5a4:	4648      	mov	r0, r9
 800a5a6:	f000 fc61 	bl	800ae6c <__lshift>
 800a5aa:	4605      	mov	r5, r0
 800a5ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d05c      	beq.n	800a66c <_dtoa_r+0xa44>
 800a5b2:	4648      	mov	r0, r9
 800a5b4:	6869      	ldr	r1, [r5, #4]
 800a5b6:	f000 fa09 	bl	800a9cc <_Balloc>
 800a5ba:	4606      	mov	r6, r0
 800a5bc:	b928      	cbnz	r0, 800a5ca <_dtoa_r+0x9a2>
 800a5be:	4602      	mov	r2, r0
 800a5c0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a5c4:	4b80      	ldr	r3, [pc, #512]	@ (800a7c8 <_dtoa_r+0xba0>)
 800a5c6:	f7ff bb43 	b.w	8009c50 <_dtoa_r+0x28>
 800a5ca:	692a      	ldr	r2, [r5, #16]
 800a5cc:	f105 010c 	add.w	r1, r5, #12
 800a5d0:	3202      	adds	r2, #2
 800a5d2:	0092      	lsls	r2, r2, #2
 800a5d4:	300c      	adds	r0, #12
 800a5d6:	f7ff fa8a 	bl	8009aee <memcpy>
 800a5da:	2201      	movs	r2, #1
 800a5dc:	4631      	mov	r1, r6
 800a5de:	4648      	mov	r0, r9
 800a5e0:	f000 fc44 	bl	800ae6c <__lshift>
 800a5e4:	462f      	mov	r7, r5
 800a5e6:	4605      	mov	r5, r0
 800a5e8:	f10a 0301 	add.w	r3, sl, #1
 800a5ec:	9304      	str	r3, [sp, #16]
 800a5ee:	eb0a 030b 	add.w	r3, sl, fp
 800a5f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5f4:	9b06      	ldr	r3, [sp, #24]
 800a5f6:	f003 0301 	and.w	r3, r3, #1
 800a5fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800a5fc:	9b04      	ldr	r3, [sp, #16]
 800a5fe:	4621      	mov	r1, r4
 800a600:	9803      	ldr	r0, [sp, #12]
 800a602:	f103 3bff 	add.w	fp, r3, #4294967295
 800a606:	f7ff fa85 	bl	8009b14 <quorem>
 800a60a:	4603      	mov	r3, r0
 800a60c:	4639      	mov	r1, r7
 800a60e:	3330      	adds	r3, #48	@ 0x30
 800a610:	9006      	str	r0, [sp, #24]
 800a612:	9803      	ldr	r0, [sp, #12]
 800a614:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a616:	f000 fc95 	bl	800af44 <__mcmp>
 800a61a:	462a      	mov	r2, r5
 800a61c:	9008      	str	r0, [sp, #32]
 800a61e:	4621      	mov	r1, r4
 800a620:	4648      	mov	r0, r9
 800a622:	f000 fcab 	bl	800af7c <__mdiff>
 800a626:	68c2      	ldr	r2, [r0, #12]
 800a628:	4606      	mov	r6, r0
 800a62a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a62c:	bb02      	cbnz	r2, 800a670 <_dtoa_r+0xa48>
 800a62e:	4601      	mov	r1, r0
 800a630:	9803      	ldr	r0, [sp, #12]
 800a632:	f000 fc87 	bl	800af44 <__mcmp>
 800a636:	4602      	mov	r2, r0
 800a638:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a63a:	4631      	mov	r1, r6
 800a63c:	4648      	mov	r0, r9
 800a63e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800a642:	f000 fa03 	bl	800aa4c <_Bfree>
 800a646:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a648:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a64a:	9e04      	ldr	r6, [sp, #16]
 800a64c:	ea42 0103 	orr.w	r1, r2, r3
 800a650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a652:	4319      	orrs	r1, r3
 800a654:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a656:	d10d      	bne.n	800a674 <_dtoa_r+0xa4c>
 800a658:	2b39      	cmp	r3, #57	@ 0x39
 800a65a:	d027      	beq.n	800a6ac <_dtoa_r+0xa84>
 800a65c:	9a08      	ldr	r2, [sp, #32]
 800a65e:	2a00      	cmp	r2, #0
 800a660:	dd01      	ble.n	800a666 <_dtoa_r+0xa3e>
 800a662:	9b06      	ldr	r3, [sp, #24]
 800a664:	3331      	adds	r3, #49	@ 0x31
 800a666:	f88b 3000 	strb.w	r3, [fp]
 800a66a:	e52e      	b.n	800a0ca <_dtoa_r+0x4a2>
 800a66c:	4628      	mov	r0, r5
 800a66e:	e7b9      	b.n	800a5e4 <_dtoa_r+0x9bc>
 800a670:	2201      	movs	r2, #1
 800a672:	e7e2      	b.n	800a63a <_dtoa_r+0xa12>
 800a674:	9908      	ldr	r1, [sp, #32]
 800a676:	2900      	cmp	r1, #0
 800a678:	db04      	blt.n	800a684 <_dtoa_r+0xa5c>
 800a67a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800a67c:	4301      	orrs	r1, r0
 800a67e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a680:	4301      	orrs	r1, r0
 800a682:	d120      	bne.n	800a6c6 <_dtoa_r+0xa9e>
 800a684:	2a00      	cmp	r2, #0
 800a686:	ddee      	ble.n	800a666 <_dtoa_r+0xa3e>
 800a688:	2201      	movs	r2, #1
 800a68a:	9903      	ldr	r1, [sp, #12]
 800a68c:	4648      	mov	r0, r9
 800a68e:	9304      	str	r3, [sp, #16]
 800a690:	f000 fbec 	bl	800ae6c <__lshift>
 800a694:	4621      	mov	r1, r4
 800a696:	9003      	str	r0, [sp, #12]
 800a698:	f000 fc54 	bl	800af44 <__mcmp>
 800a69c:	2800      	cmp	r0, #0
 800a69e:	9b04      	ldr	r3, [sp, #16]
 800a6a0:	dc02      	bgt.n	800a6a8 <_dtoa_r+0xa80>
 800a6a2:	d1e0      	bne.n	800a666 <_dtoa_r+0xa3e>
 800a6a4:	07da      	lsls	r2, r3, #31
 800a6a6:	d5de      	bpl.n	800a666 <_dtoa_r+0xa3e>
 800a6a8:	2b39      	cmp	r3, #57	@ 0x39
 800a6aa:	d1da      	bne.n	800a662 <_dtoa_r+0xa3a>
 800a6ac:	2339      	movs	r3, #57	@ 0x39
 800a6ae:	f88b 3000 	strb.w	r3, [fp]
 800a6b2:	4633      	mov	r3, r6
 800a6b4:	461e      	mov	r6, r3
 800a6b6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	2a39      	cmp	r2, #57	@ 0x39
 800a6be:	d04e      	beq.n	800a75e <_dtoa_r+0xb36>
 800a6c0:	3201      	adds	r2, #1
 800a6c2:	701a      	strb	r2, [r3, #0]
 800a6c4:	e501      	b.n	800a0ca <_dtoa_r+0x4a2>
 800a6c6:	2a00      	cmp	r2, #0
 800a6c8:	dd03      	ble.n	800a6d2 <_dtoa_r+0xaaa>
 800a6ca:	2b39      	cmp	r3, #57	@ 0x39
 800a6cc:	d0ee      	beq.n	800a6ac <_dtoa_r+0xa84>
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	e7c9      	b.n	800a666 <_dtoa_r+0xa3e>
 800a6d2:	9a04      	ldr	r2, [sp, #16]
 800a6d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a6d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a6da:	428a      	cmp	r2, r1
 800a6dc:	d028      	beq.n	800a730 <_dtoa_r+0xb08>
 800a6de:	2300      	movs	r3, #0
 800a6e0:	220a      	movs	r2, #10
 800a6e2:	9903      	ldr	r1, [sp, #12]
 800a6e4:	4648      	mov	r0, r9
 800a6e6:	f000 f9d3 	bl	800aa90 <__multadd>
 800a6ea:	42af      	cmp	r7, r5
 800a6ec:	9003      	str	r0, [sp, #12]
 800a6ee:	f04f 0300 	mov.w	r3, #0
 800a6f2:	f04f 020a 	mov.w	r2, #10
 800a6f6:	4639      	mov	r1, r7
 800a6f8:	4648      	mov	r0, r9
 800a6fa:	d107      	bne.n	800a70c <_dtoa_r+0xae4>
 800a6fc:	f000 f9c8 	bl	800aa90 <__multadd>
 800a700:	4607      	mov	r7, r0
 800a702:	4605      	mov	r5, r0
 800a704:	9b04      	ldr	r3, [sp, #16]
 800a706:	3301      	adds	r3, #1
 800a708:	9304      	str	r3, [sp, #16]
 800a70a:	e777      	b.n	800a5fc <_dtoa_r+0x9d4>
 800a70c:	f000 f9c0 	bl	800aa90 <__multadd>
 800a710:	4629      	mov	r1, r5
 800a712:	4607      	mov	r7, r0
 800a714:	2300      	movs	r3, #0
 800a716:	220a      	movs	r2, #10
 800a718:	4648      	mov	r0, r9
 800a71a:	f000 f9b9 	bl	800aa90 <__multadd>
 800a71e:	4605      	mov	r5, r0
 800a720:	e7f0      	b.n	800a704 <_dtoa_r+0xadc>
 800a722:	f1bb 0f00 	cmp.w	fp, #0
 800a726:	bfcc      	ite	gt
 800a728:	465e      	movgt	r6, fp
 800a72a:	2601      	movle	r6, #1
 800a72c:	2700      	movs	r7, #0
 800a72e:	4456      	add	r6, sl
 800a730:	2201      	movs	r2, #1
 800a732:	9903      	ldr	r1, [sp, #12]
 800a734:	4648      	mov	r0, r9
 800a736:	9304      	str	r3, [sp, #16]
 800a738:	f000 fb98 	bl	800ae6c <__lshift>
 800a73c:	4621      	mov	r1, r4
 800a73e:	9003      	str	r0, [sp, #12]
 800a740:	f000 fc00 	bl	800af44 <__mcmp>
 800a744:	2800      	cmp	r0, #0
 800a746:	dcb4      	bgt.n	800a6b2 <_dtoa_r+0xa8a>
 800a748:	d102      	bne.n	800a750 <_dtoa_r+0xb28>
 800a74a:	9b04      	ldr	r3, [sp, #16]
 800a74c:	07db      	lsls	r3, r3, #31
 800a74e:	d4b0      	bmi.n	800a6b2 <_dtoa_r+0xa8a>
 800a750:	4633      	mov	r3, r6
 800a752:	461e      	mov	r6, r3
 800a754:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a758:	2a30      	cmp	r2, #48	@ 0x30
 800a75a:	d0fa      	beq.n	800a752 <_dtoa_r+0xb2a>
 800a75c:	e4b5      	b.n	800a0ca <_dtoa_r+0x4a2>
 800a75e:	459a      	cmp	sl, r3
 800a760:	d1a8      	bne.n	800a6b4 <_dtoa_r+0xa8c>
 800a762:	2331      	movs	r3, #49	@ 0x31
 800a764:	f108 0801 	add.w	r8, r8, #1
 800a768:	f88a 3000 	strb.w	r3, [sl]
 800a76c:	e4ad      	b.n	800a0ca <_dtoa_r+0x4a2>
 800a76e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a770:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a7cc <_dtoa_r+0xba4>
 800a774:	b11b      	cbz	r3, 800a77e <_dtoa_r+0xb56>
 800a776:	f10a 0308 	add.w	r3, sl, #8
 800a77a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a77c:	6013      	str	r3, [r2, #0]
 800a77e:	4650      	mov	r0, sl
 800a780:	b017      	add	sp, #92	@ 0x5c
 800a782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a786:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a788:	2b01      	cmp	r3, #1
 800a78a:	f77f ae2e 	ble.w	800a3ea <_dtoa_r+0x7c2>
 800a78e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a790:	930a      	str	r3, [sp, #40]	@ 0x28
 800a792:	2001      	movs	r0, #1
 800a794:	e64d      	b.n	800a432 <_dtoa_r+0x80a>
 800a796:	f1bb 0f00 	cmp.w	fp, #0
 800a79a:	f77f aed9 	ble.w	800a550 <_dtoa_r+0x928>
 800a79e:	4656      	mov	r6, sl
 800a7a0:	4621      	mov	r1, r4
 800a7a2:	9803      	ldr	r0, [sp, #12]
 800a7a4:	f7ff f9b6 	bl	8009b14 <quorem>
 800a7a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a7ac:	f806 3b01 	strb.w	r3, [r6], #1
 800a7b0:	eba6 020a 	sub.w	r2, r6, sl
 800a7b4:	4593      	cmp	fp, r2
 800a7b6:	ddb4      	ble.n	800a722 <_dtoa_r+0xafa>
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	220a      	movs	r2, #10
 800a7bc:	4648      	mov	r0, r9
 800a7be:	9903      	ldr	r1, [sp, #12]
 800a7c0:	f000 f966 	bl	800aa90 <__multadd>
 800a7c4:	9003      	str	r0, [sp, #12]
 800a7c6:	e7eb      	b.n	800a7a0 <_dtoa_r+0xb78>
 800a7c8:	0800d470 	.word	0x0800d470
 800a7cc:	0800d3f4 	.word	0x0800d3f4

0800a7d0 <_free_r>:
 800a7d0:	b538      	push	{r3, r4, r5, lr}
 800a7d2:	4605      	mov	r5, r0
 800a7d4:	2900      	cmp	r1, #0
 800a7d6:	d040      	beq.n	800a85a <_free_r+0x8a>
 800a7d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7dc:	1f0c      	subs	r4, r1, #4
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	bfb8      	it	lt
 800a7e2:	18e4      	addlt	r4, r4, r3
 800a7e4:	f000 f8e6 	bl	800a9b4 <__malloc_lock>
 800a7e8:	4a1c      	ldr	r2, [pc, #112]	@ (800a85c <_free_r+0x8c>)
 800a7ea:	6813      	ldr	r3, [r2, #0]
 800a7ec:	b933      	cbnz	r3, 800a7fc <_free_r+0x2c>
 800a7ee:	6063      	str	r3, [r4, #4]
 800a7f0:	6014      	str	r4, [r2, #0]
 800a7f2:	4628      	mov	r0, r5
 800a7f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7f8:	f000 b8e2 	b.w	800a9c0 <__malloc_unlock>
 800a7fc:	42a3      	cmp	r3, r4
 800a7fe:	d908      	bls.n	800a812 <_free_r+0x42>
 800a800:	6820      	ldr	r0, [r4, #0]
 800a802:	1821      	adds	r1, r4, r0
 800a804:	428b      	cmp	r3, r1
 800a806:	bf01      	itttt	eq
 800a808:	6819      	ldreq	r1, [r3, #0]
 800a80a:	685b      	ldreq	r3, [r3, #4]
 800a80c:	1809      	addeq	r1, r1, r0
 800a80e:	6021      	streq	r1, [r4, #0]
 800a810:	e7ed      	b.n	800a7ee <_free_r+0x1e>
 800a812:	461a      	mov	r2, r3
 800a814:	685b      	ldr	r3, [r3, #4]
 800a816:	b10b      	cbz	r3, 800a81c <_free_r+0x4c>
 800a818:	42a3      	cmp	r3, r4
 800a81a:	d9fa      	bls.n	800a812 <_free_r+0x42>
 800a81c:	6811      	ldr	r1, [r2, #0]
 800a81e:	1850      	adds	r0, r2, r1
 800a820:	42a0      	cmp	r0, r4
 800a822:	d10b      	bne.n	800a83c <_free_r+0x6c>
 800a824:	6820      	ldr	r0, [r4, #0]
 800a826:	4401      	add	r1, r0
 800a828:	1850      	adds	r0, r2, r1
 800a82a:	4283      	cmp	r3, r0
 800a82c:	6011      	str	r1, [r2, #0]
 800a82e:	d1e0      	bne.n	800a7f2 <_free_r+0x22>
 800a830:	6818      	ldr	r0, [r3, #0]
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	4408      	add	r0, r1
 800a836:	6010      	str	r0, [r2, #0]
 800a838:	6053      	str	r3, [r2, #4]
 800a83a:	e7da      	b.n	800a7f2 <_free_r+0x22>
 800a83c:	d902      	bls.n	800a844 <_free_r+0x74>
 800a83e:	230c      	movs	r3, #12
 800a840:	602b      	str	r3, [r5, #0]
 800a842:	e7d6      	b.n	800a7f2 <_free_r+0x22>
 800a844:	6820      	ldr	r0, [r4, #0]
 800a846:	1821      	adds	r1, r4, r0
 800a848:	428b      	cmp	r3, r1
 800a84a:	bf01      	itttt	eq
 800a84c:	6819      	ldreq	r1, [r3, #0]
 800a84e:	685b      	ldreq	r3, [r3, #4]
 800a850:	1809      	addeq	r1, r1, r0
 800a852:	6021      	streq	r1, [r4, #0]
 800a854:	6063      	str	r3, [r4, #4]
 800a856:	6054      	str	r4, [r2, #4]
 800a858:	e7cb      	b.n	800a7f2 <_free_r+0x22>
 800a85a:	bd38      	pop	{r3, r4, r5, pc}
 800a85c:	20002250 	.word	0x20002250

0800a860 <malloc>:
 800a860:	4b02      	ldr	r3, [pc, #8]	@ (800a86c <malloc+0xc>)
 800a862:	4601      	mov	r1, r0
 800a864:	6818      	ldr	r0, [r3, #0]
 800a866:	f000 b825 	b.w	800a8b4 <_malloc_r>
 800a86a:	bf00      	nop
 800a86c:	2000001c 	.word	0x2000001c

0800a870 <sbrk_aligned>:
 800a870:	b570      	push	{r4, r5, r6, lr}
 800a872:	4e0f      	ldr	r6, [pc, #60]	@ (800a8b0 <sbrk_aligned+0x40>)
 800a874:	460c      	mov	r4, r1
 800a876:	6831      	ldr	r1, [r6, #0]
 800a878:	4605      	mov	r5, r0
 800a87a:	b911      	cbnz	r1, 800a882 <sbrk_aligned+0x12>
 800a87c:	f001 fd60 	bl	800c340 <_sbrk_r>
 800a880:	6030      	str	r0, [r6, #0]
 800a882:	4621      	mov	r1, r4
 800a884:	4628      	mov	r0, r5
 800a886:	f001 fd5b 	bl	800c340 <_sbrk_r>
 800a88a:	1c43      	adds	r3, r0, #1
 800a88c:	d103      	bne.n	800a896 <sbrk_aligned+0x26>
 800a88e:	f04f 34ff 	mov.w	r4, #4294967295
 800a892:	4620      	mov	r0, r4
 800a894:	bd70      	pop	{r4, r5, r6, pc}
 800a896:	1cc4      	adds	r4, r0, #3
 800a898:	f024 0403 	bic.w	r4, r4, #3
 800a89c:	42a0      	cmp	r0, r4
 800a89e:	d0f8      	beq.n	800a892 <sbrk_aligned+0x22>
 800a8a0:	1a21      	subs	r1, r4, r0
 800a8a2:	4628      	mov	r0, r5
 800a8a4:	f001 fd4c 	bl	800c340 <_sbrk_r>
 800a8a8:	3001      	adds	r0, #1
 800a8aa:	d1f2      	bne.n	800a892 <sbrk_aligned+0x22>
 800a8ac:	e7ef      	b.n	800a88e <sbrk_aligned+0x1e>
 800a8ae:	bf00      	nop
 800a8b0:	2000224c 	.word	0x2000224c

0800a8b4 <_malloc_r>:
 800a8b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8b8:	1ccd      	adds	r5, r1, #3
 800a8ba:	f025 0503 	bic.w	r5, r5, #3
 800a8be:	3508      	adds	r5, #8
 800a8c0:	2d0c      	cmp	r5, #12
 800a8c2:	bf38      	it	cc
 800a8c4:	250c      	movcc	r5, #12
 800a8c6:	2d00      	cmp	r5, #0
 800a8c8:	4606      	mov	r6, r0
 800a8ca:	db01      	blt.n	800a8d0 <_malloc_r+0x1c>
 800a8cc:	42a9      	cmp	r1, r5
 800a8ce:	d904      	bls.n	800a8da <_malloc_r+0x26>
 800a8d0:	230c      	movs	r3, #12
 800a8d2:	6033      	str	r3, [r6, #0]
 800a8d4:	2000      	movs	r0, #0
 800a8d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a9b0 <_malloc_r+0xfc>
 800a8de:	f000 f869 	bl	800a9b4 <__malloc_lock>
 800a8e2:	f8d8 3000 	ldr.w	r3, [r8]
 800a8e6:	461c      	mov	r4, r3
 800a8e8:	bb44      	cbnz	r4, 800a93c <_malloc_r+0x88>
 800a8ea:	4629      	mov	r1, r5
 800a8ec:	4630      	mov	r0, r6
 800a8ee:	f7ff ffbf 	bl	800a870 <sbrk_aligned>
 800a8f2:	1c43      	adds	r3, r0, #1
 800a8f4:	4604      	mov	r4, r0
 800a8f6:	d158      	bne.n	800a9aa <_malloc_r+0xf6>
 800a8f8:	f8d8 4000 	ldr.w	r4, [r8]
 800a8fc:	4627      	mov	r7, r4
 800a8fe:	2f00      	cmp	r7, #0
 800a900:	d143      	bne.n	800a98a <_malloc_r+0xd6>
 800a902:	2c00      	cmp	r4, #0
 800a904:	d04b      	beq.n	800a99e <_malloc_r+0xea>
 800a906:	6823      	ldr	r3, [r4, #0]
 800a908:	4639      	mov	r1, r7
 800a90a:	4630      	mov	r0, r6
 800a90c:	eb04 0903 	add.w	r9, r4, r3
 800a910:	f001 fd16 	bl	800c340 <_sbrk_r>
 800a914:	4581      	cmp	r9, r0
 800a916:	d142      	bne.n	800a99e <_malloc_r+0xea>
 800a918:	6821      	ldr	r1, [r4, #0]
 800a91a:	4630      	mov	r0, r6
 800a91c:	1a6d      	subs	r5, r5, r1
 800a91e:	4629      	mov	r1, r5
 800a920:	f7ff ffa6 	bl	800a870 <sbrk_aligned>
 800a924:	3001      	adds	r0, #1
 800a926:	d03a      	beq.n	800a99e <_malloc_r+0xea>
 800a928:	6823      	ldr	r3, [r4, #0]
 800a92a:	442b      	add	r3, r5
 800a92c:	6023      	str	r3, [r4, #0]
 800a92e:	f8d8 3000 	ldr.w	r3, [r8]
 800a932:	685a      	ldr	r2, [r3, #4]
 800a934:	bb62      	cbnz	r2, 800a990 <_malloc_r+0xdc>
 800a936:	f8c8 7000 	str.w	r7, [r8]
 800a93a:	e00f      	b.n	800a95c <_malloc_r+0xa8>
 800a93c:	6822      	ldr	r2, [r4, #0]
 800a93e:	1b52      	subs	r2, r2, r5
 800a940:	d420      	bmi.n	800a984 <_malloc_r+0xd0>
 800a942:	2a0b      	cmp	r2, #11
 800a944:	d917      	bls.n	800a976 <_malloc_r+0xc2>
 800a946:	1961      	adds	r1, r4, r5
 800a948:	42a3      	cmp	r3, r4
 800a94a:	6025      	str	r5, [r4, #0]
 800a94c:	bf18      	it	ne
 800a94e:	6059      	strne	r1, [r3, #4]
 800a950:	6863      	ldr	r3, [r4, #4]
 800a952:	bf08      	it	eq
 800a954:	f8c8 1000 	streq.w	r1, [r8]
 800a958:	5162      	str	r2, [r4, r5]
 800a95a:	604b      	str	r3, [r1, #4]
 800a95c:	4630      	mov	r0, r6
 800a95e:	f000 f82f 	bl	800a9c0 <__malloc_unlock>
 800a962:	f104 000b 	add.w	r0, r4, #11
 800a966:	1d23      	adds	r3, r4, #4
 800a968:	f020 0007 	bic.w	r0, r0, #7
 800a96c:	1ac2      	subs	r2, r0, r3
 800a96e:	bf1c      	itt	ne
 800a970:	1a1b      	subne	r3, r3, r0
 800a972:	50a3      	strne	r3, [r4, r2]
 800a974:	e7af      	b.n	800a8d6 <_malloc_r+0x22>
 800a976:	6862      	ldr	r2, [r4, #4]
 800a978:	42a3      	cmp	r3, r4
 800a97a:	bf0c      	ite	eq
 800a97c:	f8c8 2000 	streq.w	r2, [r8]
 800a980:	605a      	strne	r2, [r3, #4]
 800a982:	e7eb      	b.n	800a95c <_malloc_r+0xa8>
 800a984:	4623      	mov	r3, r4
 800a986:	6864      	ldr	r4, [r4, #4]
 800a988:	e7ae      	b.n	800a8e8 <_malloc_r+0x34>
 800a98a:	463c      	mov	r4, r7
 800a98c:	687f      	ldr	r7, [r7, #4]
 800a98e:	e7b6      	b.n	800a8fe <_malloc_r+0x4a>
 800a990:	461a      	mov	r2, r3
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	42a3      	cmp	r3, r4
 800a996:	d1fb      	bne.n	800a990 <_malloc_r+0xdc>
 800a998:	2300      	movs	r3, #0
 800a99a:	6053      	str	r3, [r2, #4]
 800a99c:	e7de      	b.n	800a95c <_malloc_r+0xa8>
 800a99e:	230c      	movs	r3, #12
 800a9a0:	4630      	mov	r0, r6
 800a9a2:	6033      	str	r3, [r6, #0]
 800a9a4:	f000 f80c 	bl	800a9c0 <__malloc_unlock>
 800a9a8:	e794      	b.n	800a8d4 <_malloc_r+0x20>
 800a9aa:	6005      	str	r5, [r0, #0]
 800a9ac:	e7d6      	b.n	800a95c <_malloc_r+0xa8>
 800a9ae:	bf00      	nop
 800a9b0:	20002250 	.word	0x20002250

0800a9b4 <__malloc_lock>:
 800a9b4:	4801      	ldr	r0, [pc, #4]	@ (800a9bc <__malloc_lock+0x8>)
 800a9b6:	f7ff b88a 	b.w	8009ace <__retarget_lock_acquire_recursive>
 800a9ba:	bf00      	nop
 800a9bc:	20002248 	.word	0x20002248

0800a9c0 <__malloc_unlock>:
 800a9c0:	4801      	ldr	r0, [pc, #4]	@ (800a9c8 <__malloc_unlock+0x8>)
 800a9c2:	f7ff b885 	b.w	8009ad0 <__retarget_lock_release_recursive>
 800a9c6:	bf00      	nop
 800a9c8:	20002248 	.word	0x20002248

0800a9cc <_Balloc>:
 800a9cc:	b570      	push	{r4, r5, r6, lr}
 800a9ce:	69c6      	ldr	r6, [r0, #28]
 800a9d0:	4604      	mov	r4, r0
 800a9d2:	460d      	mov	r5, r1
 800a9d4:	b976      	cbnz	r6, 800a9f4 <_Balloc+0x28>
 800a9d6:	2010      	movs	r0, #16
 800a9d8:	f7ff ff42 	bl	800a860 <malloc>
 800a9dc:	4602      	mov	r2, r0
 800a9de:	61e0      	str	r0, [r4, #28]
 800a9e0:	b920      	cbnz	r0, 800a9ec <_Balloc+0x20>
 800a9e2:	216b      	movs	r1, #107	@ 0x6b
 800a9e4:	4b17      	ldr	r3, [pc, #92]	@ (800aa44 <_Balloc+0x78>)
 800a9e6:	4818      	ldr	r0, [pc, #96]	@ (800aa48 <_Balloc+0x7c>)
 800a9e8:	f001 fcc0 	bl	800c36c <__assert_func>
 800a9ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a9f0:	6006      	str	r6, [r0, #0]
 800a9f2:	60c6      	str	r6, [r0, #12]
 800a9f4:	69e6      	ldr	r6, [r4, #28]
 800a9f6:	68f3      	ldr	r3, [r6, #12]
 800a9f8:	b183      	cbz	r3, 800aa1c <_Balloc+0x50>
 800a9fa:	69e3      	ldr	r3, [r4, #28]
 800a9fc:	68db      	ldr	r3, [r3, #12]
 800a9fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aa02:	b9b8      	cbnz	r0, 800aa34 <_Balloc+0x68>
 800aa04:	2101      	movs	r1, #1
 800aa06:	fa01 f605 	lsl.w	r6, r1, r5
 800aa0a:	1d72      	adds	r2, r6, #5
 800aa0c:	4620      	mov	r0, r4
 800aa0e:	0092      	lsls	r2, r2, #2
 800aa10:	f001 fcca 	bl	800c3a8 <_calloc_r>
 800aa14:	b160      	cbz	r0, 800aa30 <_Balloc+0x64>
 800aa16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aa1a:	e00e      	b.n	800aa3a <_Balloc+0x6e>
 800aa1c:	2221      	movs	r2, #33	@ 0x21
 800aa1e:	2104      	movs	r1, #4
 800aa20:	4620      	mov	r0, r4
 800aa22:	f001 fcc1 	bl	800c3a8 <_calloc_r>
 800aa26:	69e3      	ldr	r3, [r4, #28]
 800aa28:	60f0      	str	r0, [r6, #12]
 800aa2a:	68db      	ldr	r3, [r3, #12]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d1e4      	bne.n	800a9fa <_Balloc+0x2e>
 800aa30:	2000      	movs	r0, #0
 800aa32:	bd70      	pop	{r4, r5, r6, pc}
 800aa34:	6802      	ldr	r2, [r0, #0]
 800aa36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aa40:	e7f7      	b.n	800aa32 <_Balloc+0x66>
 800aa42:	bf00      	nop
 800aa44:	0800d401 	.word	0x0800d401
 800aa48:	0800d481 	.word	0x0800d481

0800aa4c <_Bfree>:
 800aa4c:	b570      	push	{r4, r5, r6, lr}
 800aa4e:	69c6      	ldr	r6, [r0, #28]
 800aa50:	4605      	mov	r5, r0
 800aa52:	460c      	mov	r4, r1
 800aa54:	b976      	cbnz	r6, 800aa74 <_Bfree+0x28>
 800aa56:	2010      	movs	r0, #16
 800aa58:	f7ff ff02 	bl	800a860 <malloc>
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	61e8      	str	r0, [r5, #28]
 800aa60:	b920      	cbnz	r0, 800aa6c <_Bfree+0x20>
 800aa62:	218f      	movs	r1, #143	@ 0x8f
 800aa64:	4b08      	ldr	r3, [pc, #32]	@ (800aa88 <_Bfree+0x3c>)
 800aa66:	4809      	ldr	r0, [pc, #36]	@ (800aa8c <_Bfree+0x40>)
 800aa68:	f001 fc80 	bl	800c36c <__assert_func>
 800aa6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa70:	6006      	str	r6, [r0, #0]
 800aa72:	60c6      	str	r6, [r0, #12]
 800aa74:	b13c      	cbz	r4, 800aa86 <_Bfree+0x3a>
 800aa76:	69eb      	ldr	r3, [r5, #28]
 800aa78:	6862      	ldr	r2, [r4, #4]
 800aa7a:	68db      	ldr	r3, [r3, #12]
 800aa7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aa80:	6021      	str	r1, [r4, #0]
 800aa82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aa86:	bd70      	pop	{r4, r5, r6, pc}
 800aa88:	0800d401 	.word	0x0800d401
 800aa8c:	0800d481 	.word	0x0800d481

0800aa90 <__multadd>:
 800aa90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa94:	4607      	mov	r7, r0
 800aa96:	460c      	mov	r4, r1
 800aa98:	461e      	mov	r6, r3
 800aa9a:	2000      	movs	r0, #0
 800aa9c:	690d      	ldr	r5, [r1, #16]
 800aa9e:	f101 0c14 	add.w	ip, r1, #20
 800aaa2:	f8dc 3000 	ldr.w	r3, [ip]
 800aaa6:	3001      	adds	r0, #1
 800aaa8:	b299      	uxth	r1, r3
 800aaaa:	fb02 6101 	mla	r1, r2, r1, r6
 800aaae:	0c1e      	lsrs	r6, r3, #16
 800aab0:	0c0b      	lsrs	r3, r1, #16
 800aab2:	fb02 3306 	mla	r3, r2, r6, r3
 800aab6:	b289      	uxth	r1, r1
 800aab8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800aabc:	4285      	cmp	r5, r0
 800aabe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aac2:	f84c 1b04 	str.w	r1, [ip], #4
 800aac6:	dcec      	bgt.n	800aaa2 <__multadd+0x12>
 800aac8:	b30e      	cbz	r6, 800ab0e <__multadd+0x7e>
 800aaca:	68a3      	ldr	r3, [r4, #8]
 800aacc:	42ab      	cmp	r3, r5
 800aace:	dc19      	bgt.n	800ab04 <__multadd+0x74>
 800aad0:	6861      	ldr	r1, [r4, #4]
 800aad2:	4638      	mov	r0, r7
 800aad4:	3101      	adds	r1, #1
 800aad6:	f7ff ff79 	bl	800a9cc <_Balloc>
 800aada:	4680      	mov	r8, r0
 800aadc:	b928      	cbnz	r0, 800aaea <__multadd+0x5a>
 800aade:	4602      	mov	r2, r0
 800aae0:	21ba      	movs	r1, #186	@ 0xba
 800aae2:	4b0c      	ldr	r3, [pc, #48]	@ (800ab14 <__multadd+0x84>)
 800aae4:	480c      	ldr	r0, [pc, #48]	@ (800ab18 <__multadd+0x88>)
 800aae6:	f001 fc41 	bl	800c36c <__assert_func>
 800aaea:	6922      	ldr	r2, [r4, #16]
 800aaec:	f104 010c 	add.w	r1, r4, #12
 800aaf0:	3202      	adds	r2, #2
 800aaf2:	0092      	lsls	r2, r2, #2
 800aaf4:	300c      	adds	r0, #12
 800aaf6:	f7fe fffa 	bl	8009aee <memcpy>
 800aafa:	4621      	mov	r1, r4
 800aafc:	4638      	mov	r0, r7
 800aafe:	f7ff ffa5 	bl	800aa4c <_Bfree>
 800ab02:	4644      	mov	r4, r8
 800ab04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab08:	3501      	adds	r5, #1
 800ab0a:	615e      	str	r6, [r3, #20]
 800ab0c:	6125      	str	r5, [r4, #16]
 800ab0e:	4620      	mov	r0, r4
 800ab10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab14:	0800d470 	.word	0x0800d470
 800ab18:	0800d481 	.word	0x0800d481

0800ab1c <__s2b>:
 800ab1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab20:	4615      	mov	r5, r2
 800ab22:	2209      	movs	r2, #9
 800ab24:	461f      	mov	r7, r3
 800ab26:	3308      	adds	r3, #8
 800ab28:	460c      	mov	r4, r1
 800ab2a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ab2e:	4606      	mov	r6, r0
 800ab30:	2201      	movs	r2, #1
 800ab32:	2100      	movs	r1, #0
 800ab34:	429a      	cmp	r2, r3
 800ab36:	db09      	blt.n	800ab4c <__s2b+0x30>
 800ab38:	4630      	mov	r0, r6
 800ab3a:	f7ff ff47 	bl	800a9cc <_Balloc>
 800ab3e:	b940      	cbnz	r0, 800ab52 <__s2b+0x36>
 800ab40:	4602      	mov	r2, r0
 800ab42:	21d3      	movs	r1, #211	@ 0xd3
 800ab44:	4b18      	ldr	r3, [pc, #96]	@ (800aba8 <__s2b+0x8c>)
 800ab46:	4819      	ldr	r0, [pc, #100]	@ (800abac <__s2b+0x90>)
 800ab48:	f001 fc10 	bl	800c36c <__assert_func>
 800ab4c:	0052      	lsls	r2, r2, #1
 800ab4e:	3101      	adds	r1, #1
 800ab50:	e7f0      	b.n	800ab34 <__s2b+0x18>
 800ab52:	9b08      	ldr	r3, [sp, #32]
 800ab54:	2d09      	cmp	r5, #9
 800ab56:	6143      	str	r3, [r0, #20]
 800ab58:	f04f 0301 	mov.w	r3, #1
 800ab5c:	6103      	str	r3, [r0, #16]
 800ab5e:	dd16      	ble.n	800ab8e <__s2b+0x72>
 800ab60:	f104 0909 	add.w	r9, r4, #9
 800ab64:	46c8      	mov	r8, r9
 800ab66:	442c      	add	r4, r5
 800ab68:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ab6c:	4601      	mov	r1, r0
 800ab6e:	220a      	movs	r2, #10
 800ab70:	4630      	mov	r0, r6
 800ab72:	3b30      	subs	r3, #48	@ 0x30
 800ab74:	f7ff ff8c 	bl	800aa90 <__multadd>
 800ab78:	45a0      	cmp	r8, r4
 800ab7a:	d1f5      	bne.n	800ab68 <__s2b+0x4c>
 800ab7c:	f1a5 0408 	sub.w	r4, r5, #8
 800ab80:	444c      	add	r4, r9
 800ab82:	1b2d      	subs	r5, r5, r4
 800ab84:	1963      	adds	r3, r4, r5
 800ab86:	42bb      	cmp	r3, r7
 800ab88:	db04      	blt.n	800ab94 <__s2b+0x78>
 800ab8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab8e:	2509      	movs	r5, #9
 800ab90:	340a      	adds	r4, #10
 800ab92:	e7f6      	b.n	800ab82 <__s2b+0x66>
 800ab94:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ab98:	4601      	mov	r1, r0
 800ab9a:	220a      	movs	r2, #10
 800ab9c:	4630      	mov	r0, r6
 800ab9e:	3b30      	subs	r3, #48	@ 0x30
 800aba0:	f7ff ff76 	bl	800aa90 <__multadd>
 800aba4:	e7ee      	b.n	800ab84 <__s2b+0x68>
 800aba6:	bf00      	nop
 800aba8:	0800d470 	.word	0x0800d470
 800abac:	0800d481 	.word	0x0800d481

0800abb0 <__hi0bits>:
 800abb0:	4603      	mov	r3, r0
 800abb2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800abb6:	bf3a      	itte	cc
 800abb8:	0403      	lslcc	r3, r0, #16
 800abba:	2010      	movcc	r0, #16
 800abbc:	2000      	movcs	r0, #0
 800abbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800abc2:	bf3c      	itt	cc
 800abc4:	021b      	lslcc	r3, r3, #8
 800abc6:	3008      	addcc	r0, #8
 800abc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800abcc:	bf3c      	itt	cc
 800abce:	011b      	lslcc	r3, r3, #4
 800abd0:	3004      	addcc	r0, #4
 800abd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abd6:	bf3c      	itt	cc
 800abd8:	009b      	lslcc	r3, r3, #2
 800abda:	3002      	addcc	r0, #2
 800abdc:	2b00      	cmp	r3, #0
 800abde:	db05      	blt.n	800abec <__hi0bits+0x3c>
 800abe0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800abe4:	f100 0001 	add.w	r0, r0, #1
 800abe8:	bf08      	it	eq
 800abea:	2020      	moveq	r0, #32
 800abec:	4770      	bx	lr

0800abee <__lo0bits>:
 800abee:	6803      	ldr	r3, [r0, #0]
 800abf0:	4602      	mov	r2, r0
 800abf2:	f013 0007 	ands.w	r0, r3, #7
 800abf6:	d00b      	beq.n	800ac10 <__lo0bits+0x22>
 800abf8:	07d9      	lsls	r1, r3, #31
 800abfa:	d421      	bmi.n	800ac40 <__lo0bits+0x52>
 800abfc:	0798      	lsls	r0, r3, #30
 800abfe:	bf49      	itett	mi
 800ac00:	085b      	lsrmi	r3, r3, #1
 800ac02:	089b      	lsrpl	r3, r3, #2
 800ac04:	2001      	movmi	r0, #1
 800ac06:	6013      	strmi	r3, [r2, #0]
 800ac08:	bf5c      	itt	pl
 800ac0a:	2002      	movpl	r0, #2
 800ac0c:	6013      	strpl	r3, [r2, #0]
 800ac0e:	4770      	bx	lr
 800ac10:	b299      	uxth	r1, r3
 800ac12:	b909      	cbnz	r1, 800ac18 <__lo0bits+0x2a>
 800ac14:	2010      	movs	r0, #16
 800ac16:	0c1b      	lsrs	r3, r3, #16
 800ac18:	b2d9      	uxtb	r1, r3
 800ac1a:	b909      	cbnz	r1, 800ac20 <__lo0bits+0x32>
 800ac1c:	3008      	adds	r0, #8
 800ac1e:	0a1b      	lsrs	r3, r3, #8
 800ac20:	0719      	lsls	r1, r3, #28
 800ac22:	bf04      	itt	eq
 800ac24:	091b      	lsreq	r3, r3, #4
 800ac26:	3004      	addeq	r0, #4
 800ac28:	0799      	lsls	r1, r3, #30
 800ac2a:	bf04      	itt	eq
 800ac2c:	089b      	lsreq	r3, r3, #2
 800ac2e:	3002      	addeq	r0, #2
 800ac30:	07d9      	lsls	r1, r3, #31
 800ac32:	d403      	bmi.n	800ac3c <__lo0bits+0x4e>
 800ac34:	085b      	lsrs	r3, r3, #1
 800ac36:	f100 0001 	add.w	r0, r0, #1
 800ac3a:	d003      	beq.n	800ac44 <__lo0bits+0x56>
 800ac3c:	6013      	str	r3, [r2, #0]
 800ac3e:	4770      	bx	lr
 800ac40:	2000      	movs	r0, #0
 800ac42:	4770      	bx	lr
 800ac44:	2020      	movs	r0, #32
 800ac46:	4770      	bx	lr

0800ac48 <__i2b>:
 800ac48:	b510      	push	{r4, lr}
 800ac4a:	460c      	mov	r4, r1
 800ac4c:	2101      	movs	r1, #1
 800ac4e:	f7ff febd 	bl	800a9cc <_Balloc>
 800ac52:	4602      	mov	r2, r0
 800ac54:	b928      	cbnz	r0, 800ac62 <__i2b+0x1a>
 800ac56:	f240 1145 	movw	r1, #325	@ 0x145
 800ac5a:	4b04      	ldr	r3, [pc, #16]	@ (800ac6c <__i2b+0x24>)
 800ac5c:	4804      	ldr	r0, [pc, #16]	@ (800ac70 <__i2b+0x28>)
 800ac5e:	f001 fb85 	bl	800c36c <__assert_func>
 800ac62:	2301      	movs	r3, #1
 800ac64:	6144      	str	r4, [r0, #20]
 800ac66:	6103      	str	r3, [r0, #16]
 800ac68:	bd10      	pop	{r4, pc}
 800ac6a:	bf00      	nop
 800ac6c:	0800d470 	.word	0x0800d470
 800ac70:	0800d481 	.word	0x0800d481

0800ac74 <__multiply>:
 800ac74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac78:	4617      	mov	r7, r2
 800ac7a:	690a      	ldr	r2, [r1, #16]
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	4689      	mov	r9, r1
 800ac80:	429a      	cmp	r2, r3
 800ac82:	bfa2      	ittt	ge
 800ac84:	463b      	movge	r3, r7
 800ac86:	460f      	movge	r7, r1
 800ac88:	4699      	movge	r9, r3
 800ac8a:	693d      	ldr	r5, [r7, #16]
 800ac8c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	6879      	ldr	r1, [r7, #4]
 800ac94:	eb05 060a 	add.w	r6, r5, sl
 800ac98:	42b3      	cmp	r3, r6
 800ac9a:	b085      	sub	sp, #20
 800ac9c:	bfb8      	it	lt
 800ac9e:	3101      	addlt	r1, #1
 800aca0:	f7ff fe94 	bl	800a9cc <_Balloc>
 800aca4:	b930      	cbnz	r0, 800acb4 <__multiply+0x40>
 800aca6:	4602      	mov	r2, r0
 800aca8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800acac:	4b40      	ldr	r3, [pc, #256]	@ (800adb0 <__multiply+0x13c>)
 800acae:	4841      	ldr	r0, [pc, #260]	@ (800adb4 <__multiply+0x140>)
 800acb0:	f001 fb5c 	bl	800c36c <__assert_func>
 800acb4:	f100 0414 	add.w	r4, r0, #20
 800acb8:	4623      	mov	r3, r4
 800acba:	2200      	movs	r2, #0
 800acbc:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800acc0:	4573      	cmp	r3, lr
 800acc2:	d320      	bcc.n	800ad06 <__multiply+0x92>
 800acc4:	f107 0814 	add.w	r8, r7, #20
 800acc8:	f109 0114 	add.w	r1, r9, #20
 800accc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800acd0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800acd4:	9302      	str	r3, [sp, #8]
 800acd6:	1beb      	subs	r3, r5, r7
 800acd8:	3b15      	subs	r3, #21
 800acda:	f023 0303 	bic.w	r3, r3, #3
 800acde:	3304      	adds	r3, #4
 800ace0:	3715      	adds	r7, #21
 800ace2:	42bd      	cmp	r5, r7
 800ace4:	bf38      	it	cc
 800ace6:	2304      	movcc	r3, #4
 800ace8:	9301      	str	r3, [sp, #4]
 800acea:	9b02      	ldr	r3, [sp, #8]
 800acec:	9103      	str	r1, [sp, #12]
 800acee:	428b      	cmp	r3, r1
 800acf0:	d80c      	bhi.n	800ad0c <__multiply+0x98>
 800acf2:	2e00      	cmp	r6, #0
 800acf4:	dd03      	ble.n	800acfe <__multiply+0x8a>
 800acf6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d055      	beq.n	800adaa <__multiply+0x136>
 800acfe:	6106      	str	r6, [r0, #16]
 800ad00:	b005      	add	sp, #20
 800ad02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad06:	f843 2b04 	str.w	r2, [r3], #4
 800ad0a:	e7d9      	b.n	800acc0 <__multiply+0x4c>
 800ad0c:	f8b1 a000 	ldrh.w	sl, [r1]
 800ad10:	f1ba 0f00 	cmp.w	sl, #0
 800ad14:	d01f      	beq.n	800ad56 <__multiply+0xe2>
 800ad16:	46c4      	mov	ip, r8
 800ad18:	46a1      	mov	r9, r4
 800ad1a:	2700      	movs	r7, #0
 800ad1c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ad20:	f8d9 3000 	ldr.w	r3, [r9]
 800ad24:	fa1f fb82 	uxth.w	fp, r2
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	fb0a 330b 	mla	r3, sl, fp, r3
 800ad2e:	443b      	add	r3, r7
 800ad30:	f8d9 7000 	ldr.w	r7, [r9]
 800ad34:	0c12      	lsrs	r2, r2, #16
 800ad36:	0c3f      	lsrs	r7, r7, #16
 800ad38:	fb0a 7202 	mla	r2, sl, r2, r7
 800ad3c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ad40:	b29b      	uxth	r3, r3
 800ad42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad46:	4565      	cmp	r5, ip
 800ad48:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ad4c:	f849 3b04 	str.w	r3, [r9], #4
 800ad50:	d8e4      	bhi.n	800ad1c <__multiply+0xa8>
 800ad52:	9b01      	ldr	r3, [sp, #4]
 800ad54:	50e7      	str	r7, [r4, r3]
 800ad56:	9b03      	ldr	r3, [sp, #12]
 800ad58:	3104      	adds	r1, #4
 800ad5a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ad5e:	f1b9 0f00 	cmp.w	r9, #0
 800ad62:	d020      	beq.n	800ada6 <__multiply+0x132>
 800ad64:	4647      	mov	r7, r8
 800ad66:	46a4      	mov	ip, r4
 800ad68:	f04f 0a00 	mov.w	sl, #0
 800ad6c:	6823      	ldr	r3, [r4, #0]
 800ad6e:	f8b7 b000 	ldrh.w	fp, [r7]
 800ad72:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	fb09 220b 	mla	r2, r9, fp, r2
 800ad7c:	4452      	add	r2, sl
 800ad7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad82:	f84c 3b04 	str.w	r3, [ip], #4
 800ad86:	f857 3b04 	ldr.w	r3, [r7], #4
 800ad8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad8e:	f8bc 3000 	ldrh.w	r3, [ip]
 800ad92:	42bd      	cmp	r5, r7
 800ad94:	fb09 330a 	mla	r3, r9, sl, r3
 800ad98:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ad9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ada0:	d8e5      	bhi.n	800ad6e <__multiply+0xfa>
 800ada2:	9a01      	ldr	r2, [sp, #4]
 800ada4:	50a3      	str	r3, [r4, r2]
 800ada6:	3404      	adds	r4, #4
 800ada8:	e79f      	b.n	800acea <__multiply+0x76>
 800adaa:	3e01      	subs	r6, #1
 800adac:	e7a1      	b.n	800acf2 <__multiply+0x7e>
 800adae:	bf00      	nop
 800adb0:	0800d470 	.word	0x0800d470
 800adb4:	0800d481 	.word	0x0800d481

0800adb8 <__pow5mult>:
 800adb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adbc:	4615      	mov	r5, r2
 800adbe:	f012 0203 	ands.w	r2, r2, #3
 800adc2:	4607      	mov	r7, r0
 800adc4:	460e      	mov	r6, r1
 800adc6:	d007      	beq.n	800add8 <__pow5mult+0x20>
 800adc8:	4c25      	ldr	r4, [pc, #148]	@ (800ae60 <__pow5mult+0xa8>)
 800adca:	3a01      	subs	r2, #1
 800adcc:	2300      	movs	r3, #0
 800adce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800add2:	f7ff fe5d 	bl	800aa90 <__multadd>
 800add6:	4606      	mov	r6, r0
 800add8:	10ad      	asrs	r5, r5, #2
 800adda:	d03d      	beq.n	800ae58 <__pow5mult+0xa0>
 800addc:	69fc      	ldr	r4, [r7, #28]
 800adde:	b97c      	cbnz	r4, 800ae00 <__pow5mult+0x48>
 800ade0:	2010      	movs	r0, #16
 800ade2:	f7ff fd3d 	bl	800a860 <malloc>
 800ade6:	4602      	mov	r2, r0
 800ade8:	61f8      	str	r0, [r7, #28]
 800adea:	b928      	cbnz	r0, 800adf8 <__pow5mult+0x40>
 800adec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800adf0:	4b1c      	ldr	r3, [pc, #112]	@ (800ae64 <__pow5mult+0xac>)
 800adf2:	481d      	ldr	r0, [pc, #116]	@ (800ae68 <__pow5mult+0xb0>)
 800adf4:	f001 faba 	bl	800c36c <__assert_func>
 800adf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800adfc:	6004      	str	r4, [r0, #0]
 800adfe:	60c4      	str	r4, [r0, #12]
 800ae00:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ae04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae08:	b94c      	cbnz	r4, 800ae1e <__pow5mult+0x66>
 800ae0a:	f240 2171 	movw	r1, #625	@ 0x271
 800ae0e:	4638      	mov	r0, r7
 800ae10:	f7ff ff1a 	bl	800ac48 <__i2b>
 800ae14:	2300      	movs	r3, #0
 800ae16:	4604      	mov	r4, r0
 800ae18:	f8c8 0008 	str.w	r0, [r8, #8]
 800ae1c:	6003      	str	r3, [r0, #0]
 800ae1e:	f04f 0900 	mov.w	r9, #0
 800ae22:	07eb      	lsls	r3, r5, #31
 800ae24:	d50a      	bpl.n	800ae3c <__pow5mult+0x84>
 800ae26:	4631      	mov	r1, r6
 800ae28:	4622      	mov	r2, r4
 800ae2a:	4638      	mov	r0, r7
 800ae2c:	f7ff ff22 	bl	800ac74 <__multiply>
 800ae30:	4680      	mov	r8, r0
 800ae32:	4631      	mov	r1, r6
 800ae34:	4638      	mov	r0, r7
 800ae36:	f7ff fe09 	bl	800aa4c <_Bfree>
 800ae3a:	4646      	mov	r6, r8
 800ae3c:	106d      	asrs	r5, r5, #1
 800ae3e:	d00b      	beq.n	800ae58 <__pow5mult+0xa0>
 800ae40:	6820      	ldr	r0, [r4, #0]
 800ae42:	b938      	cbnz	r0, 800ae54 <__pow5mult+0x9c>
 800ae44:	4622      	mov	r2, r4
 800ae46:	4621      	mov	r1, r4
 800ae48:	4638      	mov	r0, r7
 800ae4a:	f7ff ff13 	bl	800ac74 <__multiply>
 800ae4e:	6020      	str	r0, [r4, #0]
 800ae50:	f8c0 9000 	str.w	r9, [r0]
 800ae54:	4604      	mov	r4, r0
 800ae56:	e7e4      	b.n	800ae22 <__pow5mult+0x6a>
 800ae58:	4630      	mov	r0, r6
 800ae5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae5e:	bf00      	nop
 800ae60:	0800d594 	.word	0x0800d594
 800ae64:	0800d401 	.word	0x0800d401
 800ae68:	0800d481 	.word	0x0800d481

0800ae6c <__lshift>:
 800ae6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae70:	460c      	mov	r4, r1
 800ae72:	4607      	mov	r7, r0
 800ae74:	4691      	mov	r9, r2
 800ae76:	6923      	ldr	r3, [r4, #16]
 800ae78:	6849      	ldr	r1, [r1, #4]
 800ae7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ae7e:	68a3      	ldr	r3, [r4, #8]
 800ae80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ae84:	f108 0601 	add.w	r6, r8, #1
 800ae88:	42b3      	cmp	r3, r6
 800ae8a:	db0b      	blt.n	800aea4 <__lshift+0x38>
 800ae8c:	4638      	mov	r0, r7
 800ae8e:	f7ff fd9d 	bl	800a9cc <_Balloc>
 800ae92:	4605      	mov	r5, r0
 800ae94:	b948      	cbnz	r0, 800aeaa <__lshift+0x3e>
 800ae96:	4602      	mov	r2, r0
 800ae98:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ae9c:	4b27      	ldr	r3, [pc, #156]	@ (800af3c <__lshift+0xd0>)
 800ae9e:	4828      	ldr	r0, [pc, #160]	@ (800af40 <__lshift+0xd4>)
 800aea0:	f001 fa64 	bl	800c36c <__assert_func>
 800aea4:	3101      	adds	r1, #1
 800aea6:	005b      	lsls	r3, r3, #1
 800aea8:	e7ee      	b.n	800ae88 <__lshift+0x1c>
 800aeaa:	2300      	movs	r3, #0
 800aeac:	f100 0114 	add.w	r1, r0, #20
 800aeb0:	f100 0210 	add.w	r2, r0, #16
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	4553      	cmp	r3, sl
 800aeb8:	db33      	blt.n	800af22 <__lshift+0xb6>
 800aeba:	6920      	ldr	r0, [r4, #16]
 800aebc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aec0:	f104 0314 	add.w	r3, r4, #20
 800aec4:	f019 091f 	ands.w	r9, r9, #31
 800aec8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aecc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aed0:	d02b      	beq.n	800af2a <__lshift+0xbe>
 800aed2:	468a      	mov	sl, r1
 800aed4:	2200      	movs	r2, #0
 800aed6:	f1c9 0e20 	rsb	lr, r9, #32
 800aeda:	6818      	ldr	r0, [r3, #0]
 800aedc:	fa00 f009 	lsl.w	r0, r0, r9
 800aee0:	4310      	orrs	r0, r2
 800aee2:	f84a 0b04 	str.w	r0, [sl], #4
 800aee6:	f853 2b04 	ldr.w	r2, [r3], #4
 800aeea:	459c      	cmp	ip, r3
 800aeec:	fa22 f20e 	lsr.w	r2, r2, lr
 800aef0:	d8f3      	bhi.n	800aeda <__lshift+0x6e>
 800aef2:	ebac 0304 	sub.w	r3, ip, r4
 800aef6:	3b15      	subs	r3, #21
 800aef8:	f023 0303 	bic.w	r3, r3, #3
 800aefc:	3304      	adds	r3, #4
 800aefe:	f104 0015 	add.w	r0, r4, #21
 800af02:	4560      	cmp	r0, ip
 800af04:	bf88      	it	hi
 800af06:	2304      	movhi	r3, #4
 800af08:	50ca      	str	r2, [r1, r3]
 800af0a:	b10a      	cbz	r2, 800af10 <__lshift+0xa4>
 800af0c:	f108 0602 	add.w	r6, r8, #2
 800af10:	3e01      	subs	r6, #1
 800af12:	4638      	mov	r0, r7
 800af14:	4621      	mov	r1, r4
 800af16:	612e      	str	r6, [r5, #16]
 800af18:	f7ff fd98 	bl	800aa4c <_Bfree>
 800af1c:	4628      	mov	r0, r5
 800af1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af22:	f842 0f04 	str.w	r0, [r2, #4]!
 800af26:	3301      	adds	r3, #1
 800af28:	e7c5      	b.n	800aeb6 <__lshift+0x4a>
 800af2a:	3904      	subs	r1, #4
 800af2c:	f853 2b04 	ldr.w	r2, [r3], #4
 800af30:	459c      	cmp	ip, r3
 800af32:	f841 2f04 	str.w	r2, [r1, #4]!
 800af36:	d8f9      	bhi.n	800af2c <__lshift+0xc0>
 800af38:	e7ea      	b.n	800af10 <__lshift+0xa4>
 800af3a:	bf00      	nop
 800af3c:	0800d470 	.word	0x0800d470
 800af40:	0800d481 	.word	0x0800d481

0800af44 <__mcmp>:
 800af44:	4603      	mov	r3, r0
 800af46:	690a      	ldr	r2, [r1, #16]
 800af48:	6900      	ldr	r0, [r0, #16]
 800af4a:	b530      	push	{r4, r5, lr}
 800af4c:	1a80      	subs	r0, r0, r2
 800af4e:	d10e      	bne.n	800af6e <__mcmp+0x2a>
 800af50:	3314      	adds	r3, #20
 800af52:	3114      	adds	r1, #20
 800af54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800af58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800af5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800af60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800af64:	4295      	cmp	r5, r2
 800af66:	d003      	beq.n	800af70 <__mcmp+0x2c>
 800af68:	d205      	bcs.n	800af76 <__mcmp+0x32>
 800af6a:	f04f 30ff 	mov.w	r0, #4294967295
 800af6e:	bd30      	pop	{r4, r5, pc}
 800af70:	42a3      	cmp	r3, r4
 800af72:	d3f3      	bcc.n	800af5c <__mcmp+0x18>
 800af74:	e7fb      	b.n	800af6e <__mcmp+0x2a>
 800af76:	2001      	movs	r0, #1
 800af78:	e7f9      	b.n	800af6e <__mcmp+0x2a>
	...

0800af7c <__mdiff>:
 800af7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af80:	4689      	mov	r9, r1
 800af82:	4606      	mov	r6, r0
 800af84:	4611      	mov	r1, r2
 800af86:	4648      	mov	r0, r9
 800af88:	4614      	mov	r4, r2
 800af8a:	f7ff ffdb 	bl	800af44 <__mcmp>
 800af8e:	1e05      	subs	r5, r0, #0
 800af90:	d112      	bne.n	800afb8 <__mdiff+0x3c>
 800af92:	4629      	mov	r1, r5
 800af94:	4630      	mov	r0, r6
 800af96:	f7ff fd19 	bl	800a9cc <_Balloc>
 800af9a:	4602      	mov	r2, r0
 800af9c:	b928      	cbnz	r0, 800afaa <__mdiff+0x2e>
 800af9e:	f240 2137 	movw	r1, #567	@ 0x237
 800afa2:	4b3e      	ldr	r3, [pc, #248]	@ (800b09c <__mdiff+0x120>)
 800afa4:	483e      	ldr	r0, [pc, #248]	@ (800b0a0 <__mdiff+0x124>)
 800afa6:	f001 f9e1 	bl	800c36c <__assert_func>
 800afaa:	2301      	movs	r3, #1
 800afac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800afb0:	4610      	mov	r0, r2
 800afb2:	b003      	add	sp, #12
 800afb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afb8:	bfbc      	itt	lt
 800afba:	464b      	movlt	r3, r9
 800afbc:	46a1      	movlt	r9, r4
 800afbe:	4630      	mov	r0, r6
 800afc0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800afc4:	bfba      	itte	lt
 800afc6:	461c      	movlt	r4, r3
 800afc8:	2501      	movlt	r5, #1
 800afca:	2500      	movge	r5, #0
 800afcc:	f7ff fcfe 	bl	800a9cc <_Balloc>
 800afd0:	4602      	mov	r2, r0
 800afd2:	b918      	cbnz	r0, 800afdc <__mdiff+0x60>
 800afd4:	f240 2145 	movw	r1, #581	@ 0x245
 800afd8:	4b30      	ldr	r3, [pc, #192]	@ (800b09c <__mdiff+0x120>)
 800afda:	e7e3      	b.n	800afa4 <__mdiff+0x28>
 800afdc:	f100 0b14 	add.w	fp, r0, #20
 800afe0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800afe4:	f109 0310 	add.w	r3, r9, #16
 800afe8:	60c5      	str	r5, [r0, #12]
 800afea:	f04f 0c00 	mov.w	ip, #0
 800afee:	f109 0514 	add.w	r5, r9, #20
 800aff2:	46d9      	mov	r9, fp
 800aff4:	6926      	ldr	r6, [r4, #16]
 800aff6:	f104 0e14 	add.w	lr, r4, #20
 800affa:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800affe:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b002:	9301      	str	r3, [sp, #4]
 800b004:	9b01      	ldr	r3, [sp, #4]
 800b006:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b00a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b00e:	b281      	uxth	r1, r0
 800b010:	9301      	str	r3, [sp, #4]
 800b012:	fa1f f38a 	uxth.w	r3, sl
 800b016:	1a5b      	subs	r3, r3, r1
 800b018:	0c00      	lsrs	r0, r0, #16
 800b01a:	4463      	add	r3, ip
 800b01c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b020:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b024:	b29b      	uxth	r3, r3
 800b026:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b02a:	4576      	cmp	r6, lr
 800b02c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b030:	f849 3b04 	str.w	r3, [r9], #4
 800b034:	d8e6      	bhi.n	800b004 <__mdiff+0x88>
 800b036:	1b33      	subs	r3, r6, r4
 800b038:	3b15      	subs	r3, #21
 800b03a:	f023 0303 	bic.w	r3, r3, #3
 800b03e:	3415      	adds	r4, #21
 800b040:	3304      	adds	r3, #4
 800b042:	42a6      	cmp	r6, r4
 800b044:	bf38      	it	cc
 800b046:	2304      	movcc	r3, #4
 800b048:	441d      	add	r5, r3
 800b04a:	445b      	add	r3, fp
 800b04c:	461e      	mov	r6, r3
 800b04e:	462c      	mov	r4, r5
 800b050:	4544      	cmp	r4, r8
 800b052:	d30e      	bcc.n	800b072 <__mdiff+0xf6>
 800b054:	f108 0103 	add.w	r1, r8, #3
 800b058:	1b49      	subs	r1, r1, r5
 800b05a:	f021 0103 	bic.w	r1, r1, #3
 800b05e:	3d03      	subs	r5, #3
 800b060:	45a8      	cmp	r8, r5
 800b062:	bf38      	it	cc
 800b064:	2100      	movcc	r1, #0
 800b066:	440b      	add	r3, r1
 800b068:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b06c:	b199      	cbz	r1, 800b096 <__mdiff+0x11a>
 800b06e:	6117      	str	r7, [r2, #16]
 800b070:	e79e      	b.n	800afb0 <__mdiff+0x34>
 800b072:	46e6      	mov	lr, ip
 800b074:	f854 1b04 	ldr.w	r1, [r4], #4
 800b078:	fa1f fc81 	uxth.w	ip, r1
 800b07c:	44f4      	add	ip, lr
 800b07e:	0c08      	lsrs	r0, r1, #16
 800b080:	4471      	add	r1, lr
 800b082:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b086:	b289      	uxth	r1, r1
 800b088:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b08c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b090:	f846 1b04 	str.w	r1, [r6], #4
 800b094:	e7dc      	b.n	800b050 <__mdiff+0xd4>
 800b096:	3f01      	subs	r7, #1
 800b098:	e7e6      	b.n	800b068 <__mdiff+0xec>
 800b09a:	bf00      	nop
 800b09c:	0800d470 	.word	0x0800d470
 800b0a0:	0800d481 	.word	0x0800d481

0800b0a4 <__ulp>:
 800b0a4:	4b0e      	ldr	r3, [pc, #56]	@ (800b0e0 <__ulp+0x3c>)
 800b0a6:	400b      	ands	r3, r1
 800b0a8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	dc08      	bgt.n	800b0c2 <__ulp+0x1e>
 800b0b0:	425b      	negs	r3, r3
 800b0b2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b0b6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b0ba:	da04      	bge.n	800b0c6 <__ulp+0x22>
 800b0bc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b0c0:	4113      	asrs	r3, r2
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	e008      	b.n	800b0d8 <__ulp+0x34>
 800b0c6:	f1a2 0314 	sub.w	r3, r2, #20
 800b0ca:	2b1e      	cmp	r3, #30
 800b0cc:	bfd6      	itet	le
 800b0ce:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b0d2:	2201      	movgt	r2, #1
 800b0d4:	40da      	lsrle	r2, r3
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	4619      	mov	r1, r3
 800b0da:	4610      	mov	r0, r2
 800b0dc:	4770      	bx	lr
 800b0de:	bf00      	nop
 800b0e0:	7ff00000 	.word	0x7ff00000

0800b0e4 <__b2d>:
 800b0e4:	6902      	ldr	r2, [r0, #16]
 800b0e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0e8:	f100 0614 	add.w	r6, r0, #20
 800b0ec:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800b0f0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800b0f4:	4f1e      	ldr	r7, [pc, #120]	@ (800b170 <__b2d+0x8c>)
 800b0f6:	4620      	mov	r0, r4
 800b0f8:	f7ff fd5a 	bl	800abb0 <__hi0bits>
 800b0fc:	4603      	mov	r3, r0
 800b0fe:	f1c0 0020 	rsb	r0, r0, #32
 800b102:	2b0a      	cmp	r3, #10
 800b104:	f1a2 0504 	sub.w	r5, r2, #4
 800b108:	6008      	str	r0, [r1, #0]
 800b10a:	dc12      	bgt.n	800b132 <__b2d+0x4e>
 800b10c:	42ae      	cmp	r6, r5
 800b10e:	bf2c      	ite	cs
 800b110:	2200      	movcs	r2, #0
 800b112:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800b116:	f1c3 0c0b 	rsb	ip, r3, #11
 800b11a:	3315      	adds	r3, #21
 800b11c:	fa24 fe0c 	lsr.w	lr, r4, ip
 800b120:	fa04 f303 	lsl.w	r3, r4, r3
 800b124:	fa22 f20c 	lsr.w	r2, r2, ip
 800b128:	ea4e 0107 	orr.w	r1, lr, r7
 800b12c:	431a      	orrs	r2, r3
 800b12e:	4610      	mov	r0, r2
 800b130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b132:	42ae      	cmp	r6, r5
 800b134:	bf36      	itet	cc
 800b136:	f1a2 0508 	subcc.w	r5, r2, #8
 800b13a:	2200      	movcs	r2, #0
 800b13c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800b140:	3b0b      	subs	r3, #11
 800b142:	d012      	beq.n	800b16a <__b2d+0x86>
 800b144:	f1c3 0720 	rsb	r7, r3, #32
 800b148:	fa22 f107 	lsr.w	r1, r2, r7
 800b14c:	409c      	lsls	r4, r3
 800b14e:	430c      	orrs	r4, r1
 800b150:	42b5      	cmp	r5, r6
 800b152:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800b156:	bf94      	ite	ls
 800b158:	2400      	movls	r4, #0
 800b15a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800b15e:	409a      	lsls	r2, r3
 800b160:	40fc      	lsrs	r4, r7
 800b162:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b166:	4322      	orrs	r2, r4
 800b168:	e7e1      	b.n	800b12e <__b2d+0x4a>
 800b16a:	ea44 0107 	orr.w	r1, r4, r7
 800b16e:	e7de      	b.n	800b12e <__b2d+0x4a>
 800b170:	3ff00000 	.word	0x3ff00000

0800b174 <__d2b>:
 800b174:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800b178:	2101      	movs	r1, #1
 800b17a:	4690      	mov	r8, r2
 800b17c:	4699      	mov	r9, r3
 800b17e:	9e08      	ldr	r6, [sp, #32]
 800b180:	f7ff fc24 	bl	800a9cc <_Balloc>
 800b184:	4604      	mov	r4, r0
 800b186:	b930      	cbnz	r0, 800b196 <__d2b+0x22>
 800b188:	4602      	mov	r2, r0
 800b18a:	f240 310f 	movw	r1, #783	@ 0x30f
 800b18e:	4b23      	ldr	r3, [pc, #140]	@ (800b21c <__d2b+0xa8>)
 800b190:	4823      	ldr	r0, [pc, #140]	@ (800b220 <__d2b+0xac>)
 800b192:	f001 f8eb 	bl	800c36c <__assert_func>
 800b196:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b19a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b19e:	b10d      	cbz	r5, 800b1a4 <__d2b+0x30>
 800b1a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b1a4:	9301      	str	r3, [sp, #4]
 800b1a6:	f1b8 0300 	subs.w	r3, r8, #0
 800b1aa:	d024      	beq.n	800b1f6 <__d2b+0x82>
 800b1ac:	4668      	mov	r0, sp
 800b1ae:	9300      	str	r3, [sp, #0]
 800b1b0:	f7ff fd1d 	bl	800abee <__lo0bits>
 800b1b4:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b1b8:	b1d8      	cbz	r0, 800b1f2 <__d2b+0x7e>
 800b1ba:	f1c0 0320 	rsb	r3, r0, #32
 800b1be:	fa02 f303 	lsl.w	r3, r2, r3
 800b1c2:	430b      	orrs	r3, r1
 800b1c4:	40c2      	lsrs	r2, r0
 800b1c6:	6163      	str	r3, [r4, #20]
 800b1c8:	9201      	str	r2, [sp, #4]
 800b1ca:	9b01      	ldr	r3, [sp, #4]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	bf0c      	ite	eq
 800b1d0:	2201      	moveq	r2, #1
 800b1d2:	2202      	movne	r2, #2
 800b1d4:	61a3      	str	r3, [r4, #24]
 800b1d6:	6122      	str	r2, [r4, #16]
 800b1d8:	b1ad      	cbz	r5, 800b206 <__d2b+0x92>
 800b1da:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b1de:	4405      	add	r5, r0
 800b1e0:	6035      	str	r5, [r6, #0]
 800b1e2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b1e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1e8:	6018      	str	r0, [r3, #0]
 800b1ea:	4620      	mov	r0, r4
 800b1ec:	b002      	add	sp, #8
 800b1ee:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800b1f2:	6161      	str	r1, [r4, #20]
 800b1f4:	e7e9      	b.n	800b1ca <__d2b+0x56>
 800b1f6:	a801      	add	r0, sp, #4
 800b1f8:	f7ff fcf9 	bl	800abee <__lo0bits>
 800b1fc:	9b01      	ldr	r3, [sp, #4]
 800b1fe:	2201      	movs	r2, #1
 800b200:	6163      	str	r3, [r4, #20]
 800b202:	3020      	adds	r0, #32
 800b204:	e7e7      	b.n	800b1d6 <__d2b+0x62>
 800b206:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b20a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b20e:	6030      	str	r0, [r6, #0]
 800b210:	6918      	ldr	r0, [r3, #16]
 800b212:	f7ff fccd 	bl	800abb0 <__hi0bits>
 800b216:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b21a:	e7e4      	b.n	800b1e6 <__d2b+0x72>
 800b21c:	0800d470 	.word	0x0800d470
 800b220:	0800d481 	.word	0x0800d481

0800b224 <__ratio>:
 800b224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b228:	b085      	sub	sp, #20
 800b22a:	e9cd 1000 	strd	r1, r0, [sp]
 800b22e:	a902      	add	r1, sp, #8
 800b230:	f7ff ff58 	bl	800b0e4 <__b2d>
 800b234:	468b      	mov	fp, r1
 800b236:	4606      	mov	r6, r0
 800b238:	460f      	mov	r7, r1
 800b23a:	9800      	ldr	r0, [sp, #0]
 800b23c:	a903      	add	r1, sp, #12
 800b23e:	f7ff ff51 	bl	800b0e4 <__b2d>
 800b242:	460d      	mov	r5, r1
 800b244:	9b01      	ldr	r3, [sp, #4]
 800b246:	4689      	mov	r9, r1
 800b248:	6919      	ldr	r1, [r3, #16]
 800b24a:	9b00      	ldr	r3, [sp, #0]
 800b24c:	4604      	mov	r4, r0
 800b24e:	691b      	ldr	r3, [r3, #16]
 800b250:	4630      	mov	r0, r6
 800b252:	1ac9      	subs	r1, r1, r3
 800b254:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b258:	1a9b      	subs	r3, r3, r2
 800b25a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b25e:	2b00      	cmp	r3, #0
 800b260:	bfcd      	iteet	gt
 800b262:	463a      	movgt	r2, r7
 800b264:	462a      	movle	r2, r5
 800b266:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b26a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800b26e:	bfd8      	it	le
 800b270:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b274:	464b      	mov	r3, r9
 800b276:	4622      	mov	r2, r4
 800b278:	4659      	mov	r1, fp
 800b27a:	f7f5 fb0b 	bl	8000894 <__aeabi_ddiv>
 800b27e:	b005      	add	sp, #20
 800b280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b284 <__copybits>:
 800b284:	3901      	subs	r1, #1
 800b286:	b570      	push	{r4, r5, r6, lr}
 800b288:	1149      	asrs	r1, r1, #5
 800b28a:	6914      	ldr	r4, [r2, #16]
 800b28c:	3101      	adds	r1, #1
 800b28e:	f102 0314 	add.w	r3, r2, #20
 800b292:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b296:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b29a:	1f05      	subs	r5, r0, #4
 800b29c:	42a3      	cmp	r3, r4
 800b29e:	d30c      	bcc.n	800b2ba <__copybits+0x36>
 800b2a0:	1aa3      	subs	r3, r4, r2
 800b2a2:	3b11      	subs	r3, #17
 800b2a4:	f023 0303 	bic.w	r3, r3, #3
 800b2a8:	3211      	adds	r2, #17
 800b2aa:	42a2      	cmp	r2, r4
 800b2ac:	bf88      	it	hi
 800b2ae:	2300      	movhi	r3, #0
 800b2b0:	4418      	add	r0, r3
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	4288      	cmp	r0, r1
 800b2b6:	d305      	bcc.n	800b2c4 <__copybits+0x40>
 800b2b8:	bd70      	pop	{r4, r5, r6, pc}
 800b2ba:	f853 6b04 	ldr.w	r6, [r3], #4
 800b2be:	f845 6f04 	str.w	r6, [r5, #4]!
 800b2c2:	e7eb      	b.n	800b29c <__copybits+0x18>
 800b2c4:	f840 3b04 	str.w	r3, [r0], #4
 800b2c8:	e7f4      	b.n	800b2b4 <__copybits+0x30>

0800b2ca <__any_on>:
 800b2ca:	f100 0214 	add.w	r2, r0, #20
 800b2ce:	6900      	ldr	r0, [r0, #16]
 800b2d0:	114b      	asrs	r3, r1, #5
 800b2d2:	4298      	cmp	r0, r3
 800b2d4:	b510      	push	{r4, lr}
 800b2d6:	db11      	blt.n	800b2fc <__any_on+0x32>
 800b2d8:	dd0a      	ble.n	800b2f0 <__any_on+0x26>
 800b2da:	f011 011f 	ands.w	r1, r1, #31
 800b2de:	d007      	beq.n	800b2f0 <__any_on+0x26>
 800b2e0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b2e4:	fa24 f001 	lsr.w	r0, r4, r1
 800b2e8:	fa00 f101 	lsl.w	r1, r0, r1
 800b2ec:	428c      	cmp	r4, r1
 800b2ee:	d10b      	bne.n	800b308 <__any_on+0x3e>
 800b2f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d803      	bhi.n	800b300 <__any_on+0x36>
 800b2f8:	2000      	movs	r0, #0
 800b2fa:	bd10      	pop	{r4, pc}
 800b2fc:	4603      	mov	r3, r0
 800b2fe:	e7f7      	b.n	800b2f0 <__any_on+0x26>
 800b300:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b304:	2900      	cmp	r1, #0
 800b306:	d0f5      	beq.n	800b2f4 <__any_on+0x2a>
 800b308:	2001      	movs	r0, #1
 800b30a:	e7f6      	b.n	800b2fa <__any_on+0x30>

0800b30c <sulp>:
 800b30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b310:	460f      	mov	r7, r1
 800b312:	4690      	mov	r8, r2
 800b314:	f7ff fec6 	bl	800b0a4 <__ulp>
 800b318:	4604      	mov	r4, r0
 800b31a:	460d      	mov	r5, r1
 800b31c:	f1b8 0f00 	cmp.w	r8, #0
 800b320:	d011      	beq.n	800b346 <sulp+0x3a>
 800b322:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800b326:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	dd0b      	ble.n	800b346 <sulp+0x3a>
 800b32e:	2400      	movs	r4, #0
 800b330:	051b      	lsls	r3, r3, #20
 800b332:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b336:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b33a:	4622      	mov	r2, r4
 800b33c:	462b      	mov	r3, r5
 800b33e:	f7f5 f97f 	bl	8000640 <__aeabi_dmul>
 800b342:	4604      	mov	r4, r0
 800b344:	460d      	mov	r5, r1
 800b346:	4620      	mov	r0, r4
 800b348:	4629      	mov	r1, r5
 800b34a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800b350 <_strtod_l>:
 800b350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b354:	b09f      	sub	sp, #124	@ 0x7c
 800b356:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b358:	2200      	movs	r2, #0
 800b35a:	460c      	mov	r4, r1
 800b35c:	921a      	str	r2, [sp, #104]	@ 0x68
 800b35e:	f04f 0a00 	mov.w	sl, #0
 800b362:	f04f 0b00 	mov.w	fp, #0
 800b366:	460a      	mov	r2, r1
 800b368:	9005      	str	r0, [sp, #20]
 800b36a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b36c:	7811      	ldrb	r1, [r2, #0]
 800b36e:	292b      	cmp	r1, #43	@ 0x2b
 800b370:	d048      	beq.n	800b404 <_strtod_l+0xb4>
 800b372:	d836      	bhi.n	800b3e2 <_strtod_l+0x92>
 800b374:	290d      	cmp	r1, #13
 800b376:	d830      	bhi.n	800b3da <_strtod_l+0x8a>
 800b378:	2908      	cmp	r1, #8
 800b37a:	d830      	bhi.n	800b3de <_strtod_l+0x8e>
 800b37c:	2900      	cmp	r1, #0
 800b37e:	d039      	beq.n	800b3f4 <_strtod_l+0xa4>
 800b380:	2200      	movs	r2, #0
 800b382:	920e      	str	r2, [sp, #56]	@ 0x38
 800b384:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b386:	782a      	ldrb	r2, [r5, #0]
 800b388:	2a30      	cmp	r2, #48	@ 0x30
 800b38a:	f040 80b0 	bne.w	800b4ee <_strtod_l+0x19e>
 800b38e:	786a      	ldrb	r2, [r5, #1]
 800b390:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b394:	2a58      	cmp	r2, #88	@ 0x58
 800b396:	d16c      	bne.n	800b472 <_strtod_l+0x122>
 800b398:	9302      	str	r3, [sp, #8]
 800b39a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b39c:	4a8f      	ldr	r2, [pc, #572]	@ (800b5dc <_strtod_l+0x28c>)
 800b39e:	9301      	str	r3, [sp, #4]
 800b3a0:	ab1a      	add	r3, sp, #104	@ 0x68
 800b3a2:	9300      	str	r3, [sp, #0]
 800b3a4:	9805      	ldr	r0, [sp, #20]
 800b3a6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b3a8:	a919      	add	r1, sp, #100	@ 0x64
 800b3aa:	f001 f879 	bl	800c4a0 <__gethex>
 800b3ae:	f010 060f 	ands.w	r6, r0, #15
 800b3b2:	4604      	mov	r4, r0
 800b3b4:	d005      	beq.n	800b3c2 <_strtod_l+0x72>
 800b3b6:	2e06      	cmp	r6, #6
 800b3b8:	d126      	bne.n	800b408 <_strtod_l+0xb8>
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	3501      	adds	r5, #1
 800b3be:	9519      	str	r5, [sp, #100]	@ 0x64
 800b3c0:	930e      	str	r3, [sp, #56]	@ 0x38
 800b3c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	f040 8582 	bne.w	800bece <_strtod_l+0xb7e>
 800b3ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3cc:	b1bb      	cbz	r3, 800b3fe <_strtod_l+0xae>
 800b3ce:	4650      	mov	r0, sl
 800b3d0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800b3d4:	b01f      	add	sp, #124	@ 0x7c
 800b3d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3da:	2920      	cmp	r1, #32
 800b3dc:	d1d0      	bne.n	800b380 <_strtod_l+0x30>
 800b3de:	3201      	adds	r2, #1
 800b3e0:	e7c3      	b.n	800b36a <_strtod_l+0x1a>
 800b3e2:	292d      	cmp	r1, #45	@ 0x2d
 800b3e4:	d1cc      	bne.n	800b380 <_strtod_l+0x30>
 800b3e6:	2101      	movs	r1, #1
 800b3e8:	910e      	str	r1, [sp, #56]	@ 0x38
 800b3ea:	1c51      	adds	r1, r2, #1
 800b3ec:	9119      	str	r1, [sp, #100]	@ 0x64
 800b3ee:	7852      	ldrb	r2, [r2, #1]
 800b3f0:	2a00      	cmp	r2, #0
 800b3f2:	d1c7      	bne.n	800b384 <_strtod_l+0x34>
 800b3f4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b3f6:	9419      	str	r4, [sp, #100]	@ 0x64
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	f040 8566 	bne.w	800beca <_strtod_l+0xb7a>
 800b3fe:	4650      	mov	r0, sl
 800b400:	4659      	mov	r1, fp
 800b402:	e7e7      	b.n	800b3d4 <_strtod_l+0x84>
 800b404:	2100      	movs	r1, #0
 800b406:	e7ef      	b.n	800b3e8 <_strtod_l+0x98>
 800b408:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b40a:	b13a      	cbz	r2, 800b41c <_strtod_l+0xcc>
 800b40c:	2135      	movs	r1, #53	@ 0x35
 800b40e:	a81c      	add	r0, sp, #112	@ 0x70
 800b410:	f7ff ff38 	bl	800b284 <__copybits>
 800b414:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b416:	9805      	ldr	r0, [sp, #20]
 800b418:	f7ff fb18 	bl	800aa4c <_Bfree>
 800b41c:	3e01      	subs	r6, #1
 800b41e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b420:	2e04      	cmp	r6, #4
 800b422:	d806      	bhi.n	800b432 <_strtod_l+0xe2>
 800b424:	e8df f006 	tbb	[pc, r6]
 800b428:	201d0314 	.word	0x201d0314
 800b42c:	14          	.byte	0x14
 800b42d:	00          	.byte	0x00
 800b42e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b432:	05e1      	lsls	r1, r4, #23
 800b434:	bf48      	it	mi
 800b436:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b43a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b43e:	0d1b      	lsrs	r3, r3, #20
 800b440:	051b      	lsls	r3, r3, #20
 800b442:	2b00      	cmp	r3, #0
 800b444:	d1bd      	bne.n	800b3c2 <_strtod_l+0x72>
 800b446:	f7fe fb17 	bl	8009a78 <__errno>
 800b44a:	2322      	movs	r3, #34	@ 0x22
 800b44c:	6003      	str	r3, [r0, #0]
 800b44e:	e7b8      	b.n	800b3c2 <_strtod_l+0x72>
 800b450:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b454:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b458:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b45c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b460:	e7e7      	b.n	800b432 <_strtod_l+0xe2>
 800b462:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b5e0 <_strtod_l+0x290>
 800b466:	e7e4      	b.n	800b432 <_strtod_l+0xe2>
 800b468:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b46c:	f04f 3aff 	mov.w	sl, #4294967295
 800b470:	e7df      	b.n	800b432 <_strtod_l+0xe2>
 800b472:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b474:	1c5a      	adds	r2, r3, #1
 800b476:	9219      	str	r2, [sp, #100]	@ 0x64
 800b478:	785b      	ldrb	r3, [r3, #1]
 800b47a:	2b30      	cmp	r3, #48	@ 0x30
 800b47c:	d0f9      	beq.n	800b472 <_strtod_l+0x122>
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d09f      	beq.n	800b3c2 <_strtod_l+0x72>
 800b482:	2301      	movs	r3, #1
 800b484:	2700      	movs	r7, #0
 800b486:	220a      	movs	r2, #10
 800b488:	46b9      	mov	r9, r7
 800b48a:	9308      	str	r3, [sp, #32]
 800b48c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b48e:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b490:	930c      	str	r3, [sp, #48]	@ 0x30
 800b492:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b494:	7805      	ldrb	r5, [r0, #0]
 800b496:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b49a:	b2d9      	uxtb	r1, r3
 800b49c:	2909      	cmp	r1, #9
 800b49e:	d928      	bls.n	800b4f2 <_strtod_l+0x1a2>
 800b4a0:	2201      	movs	r2, #1
 800b4a2:	4950      	ldr	r1, [pc, #320]	@ (800b5e4 <_strtod_l+0x294>)
 800b4a4:	f7fe fa75 	bl	8009992 <strncmp>
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	d032      	beq.n	800b512 <_strtod_l+0x1c2>
 800b4ac:	2000      	movs	r0, #0
 800b4ae:	462a      	mov	r2, r5
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	464d      	mov	r5, r9
 800b4b4:	900a      	str	r0, [sp, #40]	@ 0x28
 800b4b6:	2a65      	cmp	r2, #101	@ 0x65
 800b4b8:	d001      	beq.n	800b4be <_strtod_l+0x16e>
 800b4ba:	2a45      	cmp	r2, #69	@ 0x45
 800b4bc:	d114      	bne.n	800b4e8 <_strtod_l+0x198>
 800b4be:	b91d      	cbnz	r5, 800b4c8 <_strtod_l+0x178>
 800b4c0:	9a08      	ldr	r2, [sp, #32]
 800b4c2:	4302      	orrs	r2, r0
 800b4c4:	d096      	beq.n	800b3f4 <_strtod_l+0xa4>
 800b4c6:	2500      	movs	r5, #0
 800b4c8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b4ca:	1c62      	adds	r2, r4, #1
 800b4cc:	9219      	str	r2, [sp, #100]	@ 0x64
 800b4ce:	7862      	ldrb	r2, [r4, #1]
 800b4d0:	2a2b      	cmp	r2, #43	@ 0x2b
 800b4d2:	d07a      	beq.n	800b5ca <_strtod_l+0x27a>
 800b4d4:	2a2d      	cmp	r2, #45	@ 0x2d
 800b4d6:	d07e      	beq.n	800b5d6 <_strtod_l+0x286>
 800b4d8:	f04f 0c00 	mov.w	ip, #0
 800b4dc:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b4e0:	2909      	cmp	r1, #9
 800b4e2:	f240 8085 	bls.w	800b5f0 <_strtod_l+0x2a0>
 800b4e6:	9419      	str	r4, [sp, #100]	@ 0x64
 800b4e8:	f04f 0800 	mov.w	r8, #0
 800b4ec:	e0a5      	b.n	800b63a <_strtod_l+0x2ea>
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	e7c8      	b.n	800b484 <_strtod_l+0x134>
 800b4f2:	f1b9 0f08 	cmp.w	r9, #8
 800b4f6:	bfd8      	it	le
 800b4f8:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b4fa:	f100 0001 	add.w	r0, r0, #1
 800b4fe:	bfd6      	itet	le
 800b500:	fb02 3301 	mlale	r3, r2, r1, r3
 800b504:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b508:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b50a:	f109 0901 	add.w	r9, r9, #1
 800b50e:	9019      	str	r0, [sp, #100]	@ 0x64
 800b510:	e7bf      	b.n	800b492 <_strtod_l+0x142>
 800b512:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b514:	1c5a      	adds	r2, r3, #1
 800b516:	9219      	str	r2, [sp, #100]	@ 0x64
 800b518:	785a      	ldrb	r2, [r3, #1]
 800b51a:	f1b9 0f00 	cmp.w	r9, #0
 800b51e:	d03b      	beq.n	800b598 <_strtod_l+0x248>
 800b520:	464d      	mov	r5, r9
 800b522:	900a      	str	r0, [sp, #40]	@ 0x28
 800b524:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b528:	2b09      	cmp	r3, #9
 800b52a:	d912      	bls.n	800b552 <_strtod_l+0x202>
 800b52c:	2301      	movs	r3, #1
 800b52e:	e7c2      	b.n	800b4b6 <_strtod_l+0x166>
 800b530:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b532:	3001      	adds	r0, #1
 800b534:	1c5a      	adds	r2, r3, #1
 800b536:	9219      	str	r2, [sp, #100]	@ 0x64
 800b538:	785a      	ldrb	r2, [r3, #1]
 800b53a:	2a30      	cmp	r2, #48	@ 0x30
 800b53c:	d0f8      	beq.n	800b530 <_strtod_l+0x1e0>
 800b53e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b542:	2b08      	cmp	r3, #8
 800b544:	f200 84c8 	bhi.w	800bed8 <_strtod_l+0xb88>
 800b548:	900a      	str	r0, [sp, #40]	@ 0x28
 800b54a:	2000      	movs	r0, #0
 800b54c:	4605      	mov	r5, r0
 800b54e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b550:	930c      	str	r3, [sp, #48]	@ 0x30
 800b552:	3a30      	subs	r2, #48	@ 0x30
 800b554:	f100 0301 	add.w	r3, r0, #1
 800b558:	d018      	beq.n	800b58c <_strtod_l+0x23c>
 800b55a:	462e      	mov	r6, r5
 800b55c:	f04f 0e0a 	mov.w	lr, #10
 800b560:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b562:	4419      	add	r1, r3
 800b564:	910a      	str	r1, [sp, #40]	@ 0x28
 800b566:	1c71      	adds	r1, r6, #1
 800b568:	eba1 0c05 	sub.w	ip, r1, r5
 800b56c:	4563      	cmp	r3, ip
 800b56e:	dc15      	bgt.n	800b59c <_strtod_l+0x24c>
 800b570:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b574:	182b      	adds	r3, r5, r0
 800b576:	2b08      	cmp	r3, #8
 800b578:	f105 0501 	add.w	r5, r5, #1
 800b57c:	4405      	add	r5, r0
 800b57e:	dc1a      	bgt.n	800b5b6 <_strtod_l+0x266>
 800b580:	230a      	movs	r3, #10
 800b582:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b584:	fb03 2301 	mla	r3, r3, r1, r2
 800b588:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b58a:	2300      	movs	r3, #0
 800b58c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b58e:	4618      	mov	r0, r3
 800b590:	1c51      	adds	r1, r2, #1
 800b592:	9119      	str	r1, [sp, #100]	@ 0x64
 800b594:	7852      	ldrb	r2, [r2, #1]
 800b596:	e7c5      	b.n	800b524 <_strtod_l+0x1d4>
 800b598:	4648      	mov	r0, r9
 800b59a:	e7ce      	b.n	800b53a <_strtod_l+0x1ea>
 800b59c:	2e08      	cmp	r6, #8
 800b59e:	dc05      	bgt.n	800b5ac <_strtod_l+0x25c>
 800b5a0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b5a2:	fb0e f606 	mul.w	r6, lr, r6
 800b5a6:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b5a8:	460e      	mov	r6, r1
 800b5aa:	e7dc      	b.n	800b566 <_strtod_l+0x216>
 800b5ac:	2910      	cmp	r1, #16
 800b5ae:	bfd8      	it	le
 800b5b0:	fb0e f707 	mulle.w	r7, lr, r7
 800b5b4:	e7f8      	b.n	800b5a8 <_strtod_l+0x258>
 800b5b6:	2b0f      	cmp	r3, #15
 800b5b8:	bfdc      	itt	le
 800b5ba:	230a      	movle	r3, #10
 800b5bc:	fb03 2707 	mlale	r7, r3, r7, r2
 800b5c0:	e7e3      	b.n	800b58a <_strtod_l+0x23a>
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	e77a      	b.n	800b4c0 <_strtod_l+0x170>
 800b5ca:	f04f 0c00 	mov.w	ip, #0
 800b5ce:	1ca2      	adds	r2, r4, #2
 800b5d0:	9219      	str	r2, [sp, #100]	@ 0x64
 800b5d2:	78a2      	ldrb	r2, [r4, #2]
 800b5d4:	e782      	b.n	800b4dc <_strtod_l+0x18c>
 800b5d6:	f04f 0c01 	mov.w	ip, #1
 800b5da:	e7f8      	b.n	800b5ce <_strtod_l+0x27e>
 800b5dc:	0800d6a4 	.word	0x0800d6a4
 800b5e0:	7ff00000 	.word	0x7ff00000
 800b5e4:	0800d4da 	.word	0x0800d4da
 800b5e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b5ea:	1c51      	adds	r1, r2, #1
 800b5ec:	9119      	str	r1, [sp, #100]	@ 0x64
 800b5ee:	7852      	ldrb	r2, [r2, #1]
 800b5f0:	2a30      	cmp	r2, #48	@ 0x30
 800b5f2:	d0f9      	beq.n	800b5e8 <_strtod_l+0x298>
 800b5f4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b5f8:	2908      	cmp	r1, #8
 800b5fa:	f63f af75 	bhi.w	800b4e8 <_strtod_l+0x198>
 800b5fe:	f04f 080a 	mov.w	r8, #10
 800b602:	3a30      	subs	r2, #48	@ 0x30
 800b604:	9209      	str	r2, [sp, #36]	@ 0x24
 800b606:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b608:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b60a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b60c:	1c56      	adds	r6, r2, #1
 800b60e:	9619      	str	r6, [sp, #100]	@ 0x64
 800b610:	7852      	ldrb	r2, [r2, #1]
 800b612:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b616:	f1be 0f09 	cmp.w	lr, #9
 800b61a:	d939      	bls.n	800b690 <_strtod_l+0x340>
 800b61c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b61e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b622:	1a76      	subs	r6, r6, r1
 800b624:	2e08      	cmp	r6, #8
 800b626:	dc03      	bgt.n	800b630 <_strtod_l+0x2e0>
 800b628:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b62a:	4588      	cmp	r8, r1
 800b62c:	bfa8      	it	ge
 800b62e:	4688      	movge	r8, r1
 800b630:	f1bc 0f00 	cmp.w	ip, #0
 800b634:	d001      	beq.n	800b63a <_strtod_l+0x2ea>
 800b636:	f1c8 0800 	rsb	r8, r8, #0
 800b63a:	2d00      	cmp	r5, #0
 800b63c:	d14e      	bne.n	800b6dc <_strtod_l+0x38c>
 800b63e:	9908      	ldr	r1, [sp, #32]
 800b640:	4308      	orrs	r0, r1
 800b642:	f47f aebe 	bne.w	800b3c2 <_strtod_l+0x72>
 800b646:	2b00      	cmp	r3, #0
 800b648:	f47f aed4 	bne.w	800b3f4 <_strtod_l+0xa4>
 800b64c:	2a69      	cmp	r2, #105	@ 0x69
 800b64e:	d028      	beq.n	800b6a2 <_strtod_l+0x352>
 800b650:	dc25      	bgt.n	800b69e <_strtod_l+0x34e>
 800b652:	2a49      	cmp	r2, #73	@ 0x49
 800b654:	d025      	beq.n	800b6a2 <_strtod_l+0x352>
 800b656:	2a4e      	cmp	r2, #78	@ 0x4e
 800b658:	f47f aecc 	bne.w	800b3f4 <_strtod_l+0xa4>
 800b65c:	4999      	ldr	r1, [pc, #612]	@ (800b8c4 <_strtod_l+0x574>)
 800b65e:	a819      	add	r0, sp, #100	@ 0x64
 800b660:	f001 f940 	bl	800c8e4 <__match>
 800b664:	2800      	cmp	r0, #0
 800b666:	f43f aec5 	beq.w	800b3f4 <_strtod_l+0xa4>
 800b66a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	2b28      	cmp	r3, #40	@ 0x28
 800b670:	d12e      	bne.n	800b6d0 <_strtod_l+0x380>
 800b672:	4995      	ldr	r1, [pc, #596]	@ (800b8c8 <_strtod_l+0x578>)
 800b674:	aa1c      	add	r2, sp, #112	@ 0x70
 800b676:	a819      	add	r0, sp, #100	@ 0x64
 800b678:	f001 f948 	bl	800c90c <__hexnan>
 800b67c:	2805      	cmp	r0, #5
 800b67e:	d127      	bne.n	800b6d0 <_strtod_l+0x380>
 800b680:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b682:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b686:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b68a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b68e:	e698      	b.n	800b3c2 <_strtod_l+0x72>
 800b690:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b692:	fb08 2101 	mla	r1, r8, r1, r2
 800b696:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b69a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b69c:	e7b5      	b.n	800b60a <_strtod_l+0x2ba>
 800b69e:	2a6e      	cmp	r2, #110	@ 0x6e
 800b6a0:	e7da      	b.n	800b658 <_strtod_l+0x308>
 800b6a2:	498a      	ldr	r1, [pc, #552]	@ (800b8cc <_strtod_l+0x57c>)
 800b6a4:	a819      	add	r0, sp, #100	@ 0x64
 800b6a6:	f001 f91d 	bl	800c8e4 <__match>
 800b6aa:	2800      	cmp	r0, #0
 800b6ac:	f43f aea2 	beq.w	800b3f4 <_strtod_l+0xa4>
 800b6b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6b2:	4987      	ldr	r1, [pc, #540]	@ (800b8d0 <_strtod_l+0x580>)
 800b6b4:	3b01      	subs	r3, #1
 800b6b6:	a819      	add	r0, sp, #100	@ 0x64
 800b6b8:	9319      	str	r3, [sp, #100]	@ 0x64
 800b6ba:	f001 f913 	bl	800c8e4 <__match>
 800b6be:	b910      	cbnz	r0, 800b6c6 <_strtod_l+0x376>
 800b6c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b6c2:	3301      	adds	r3, #1
 800b6c4:	9319      	str	r3, [sp, #100]	@ 0x64
 800b6c6:	f04f 0a00 	mov.w	sl, #0
 800b6ca:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800b8d4 <_strtod_l+0x584>
 800b6ce:	e678      	b.n	800b3c2 <_strtod_l+0x72>
 800b6d0:	4881      	ldr	r0, [pc, #516]	@ (800b8d8 <_strtod_l+0x588>)
 800b6d2:	f000 fe45 	bl	800c360 <nan>
 800b6d6:	4682      	mov	sl, r0
 800b6d8:	468b      	mov	fp, r1
 800b6da:	e672      	b.n	800b3c2 <_strtod_l+0x72>
 800b6dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6de:	f1b9 0f00 	cmp.w	r9, #0
 800b6e2:	bf08      	it	eq
 800b6e4:	46a9      	moveq	r9, r5
 800b6e6:	eba8 0303 	sub.w	r3, r8, r3
 800b6ea:	2d10      	cmp	r5, #16
 800b6ec:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b6ee:	462c      	mov	r4, r5
 800b6f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6f2:	bfa8      	it	ge
 800b6f4:	2410      	movge	r4, #16
 800b6f6:	f7f4 ff29 	bl	800054c <__aeabi_ui2d>
 800b6fa:	2d09      	cmp	r5, #9
 800b6fc:	4682      	mov	sl, r0
 800b6fe:	468b      	mov	fp, r1
 800b700:	dc11      	bgt.n	800b726 <_strtod_l+0x3d6>
 800b702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b704:	2b00      	cmp	r3, #0
 800b706:	f43f ae5c 	beq.w	800b3c2 <_strtod_l+0x72>
 800b70a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b70c:	dd76      	ble.n	800b7fc <_strtod_l+0x4ac>
 800b70e:	2b16      	cmp	r3, #22
 800b710:	dc5d      	bgt.n	800b7ce <_strtod_l+0x47e>
 800b712:	4972      	ldr	r1, [pc, #456]	@ (800b8dc <_strtod_l+0x58c>)
 800b714:	4652      	mov	r2, sl
 800b716:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b71a:	465b      	mov	r3, fp
 800b71c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b720:	f7f4 ff8e 	bl	8000640 <__aeabi_dmul>
 800b724:	e7d7      	b.n	800b6d6 <_strtod_l+0x386>
 800b726:	4b6d      	ldr	r3, [pc, #436]	@ (800b8dc <_strtod_l+0x58c>)
 800b728:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b72c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b730:	f7f4 ff86 	bl	8000640 <__aeabi_dmul>
 800b734:	4682      	mov	sl, r0
 800b736:	4638      	mov	r0, r7
 800b738:	468b      	mov	fp, r1
 800b73a:	f7f4 ff07 	bl	800054c <__aeabi_ui2d>
 800b73e:	4602      	mov	r2, r0
 800b740:	460b      	mov	r3, r1
 800b742:	4650      	mov	r0, sl
 800b744:	4659      	mov	r1, fp
 800b746:	f7f4 fdc5 	bl	80002d4 <__adddf3>
 800b74a:	2d0f      	cmp	r5, #15
 800b74c:	4682      	mov	sl, r0
 800b74e:	468b      	mov	fp, r1
 800b750:	ddd7      	ble.n	800b702 <_strtod_l+0x3b2>
 800b752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b754:	1b2c      	subs	r4, r5, r4
 800b756:	441c      	add	r4, r3
 800b758:	2c00      	cmp	r4, #0
 800b75a:	f340 8093 	ble.w	800b884 <_strtod_l+0x534>
 800b75e:	f014 030f 	ands.w	r3, r4, #15
 800b762:	d00a      	beq.n	800b77a <_strtod_l+0x42a>
 800b764:	495d      	ldr	r1, [pc, #372]	@ (800b8dc <_strtod_l+0x58c>)
 800b766:	4652      	mov	r2, sl
 800b768:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b76c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b770:	465b      	mov	r3, fp
 800b772:	f7f4 ff65 	bl	8000640 <__aeabi_dmul>
 800b776:	4682      	mov	sl, r0
 800b778:	468b      	mov	fp, r1
 800b77a:	f034 040f 	bics.w	r4, r4, #15
 800b77e:	d073      	beq.n	800b868 <_strtod_l+0x518>
 800b780:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b784:	dd49      	ble.n	800b81a <_strtod_l+0x4ca>
 800b786:	2400      	movs	r4, #0
 800b788:	46a0      	mov	r8, r4
 800b78a:	46a1      	mov	r9, r4
 800b78c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b78e:	2322      	movs	r3, #34	@ 0x22
 800b790:	f04f 0a00 	mov.w	sl, #0
 800b794:	9a05      	ldr	r2, [sp, #20]
 800b796:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800b8d4 <_strtod_l+0x584>
 800b79a:	6013      	str	r3, [r2, #0]
 800b79c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	f43f ae0f 	beq.w	800b3c2 <_strtod_l+0x72>
 800b7a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b7a6:	9805      	ldr	r0, [sp, #20]
 800b7a8:	f7ff f950 	bl	800aa4c <_Bfree>
 800b7ac:	4649      	mov	r1, r9
 800b7ae:	9805      	ldr	r0, [sp, #20]
 800b7b0:	f7ff f94c 	bl	800aa4c <_Bfree>
 800b7b4:	4641      	mov	r1, r8
 800b7b6:	9805      	ldr	r0, [sp, #20]
 800b7b8:	f7ff f948 	bl	800aa4c <_Bfree>
 800b7bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b7be:	9805      	ldr	r0, [sp, #20]
 800b7c0:	f7ff f944 	bl	800aa4c <_Bfree>
 800b7c4:	4621      	mov	r1, r4
 800b7c6:	9805      	ldr	r0, [sp, #20]
 800b7c8:	f7ff f940 	bl	800aa4c <_Bfree>
 800b7cc:	e5f9      	b.n	800b3c2 <_strtod_l+0x72>
 800b7ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b7d0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b7d4:	4293      	cmp	r3, r2
 800b7d6:	dbbc      	blt.n	800b752 <_strtod_l+0x402>
 800b7d8:	4c40      	ldr	r4, [pc, #256]	@ (800b8dc <_strtod_l+0x58c>)
 800b7da:	f1c5 050f 	rsb	r5, r5, #15
 800b7de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b7e2:	4652      	mov	r2, sl
 800b7e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7e8:	465b      	mov	r3, fp
 800b7ea:	f7f4 ff29 	bl	8000640 <__aeabi_dmul>
 800b7ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7f0:	1b5d      	subs	r5, r3, r5
 800b7f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b7f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b7fa:	e791      	b.n	800b720 <_strtod_l+0x3d0>
 800b7fc:	3316      	adds	r3, #22
 800b7fe:	dba8      	blt.n	800b752 <_strtod_l+0x402>
 800b800:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b802:	4650      	mov	r0, sl
 800b804:	eba3 0808 	sub.w	r8, r3, r8
 800b808:	4b34      	ldr	r3, [pc, #208]	@ (800b8dc <_strtod_l+0x58c>)
 800b80a:	4659      	mov	r1, fp
 800b80c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b810:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b814:	f7f5 f83e 	bl	8000894 <__aeabi_ddiv>
 800b818:	e75d      	b.n	800b6d6 <_strtod_l+0x386>
 800b81a:	2300      	movs	r3, #0
 800b81c:	4650      	mov	r0, sl
 800b81e:	4659      	mov	r1, fp
 800b820:	461e      	mov	r6, r3
 800b822:	4f2f      	ldr	r7, [pc, #188]	@ (800b8e0 <_strtod_l+0x590>)
 800b824:	1124      	asrs	r4, r4, #4
 800b826:	2c01      	cmp	r4, #1
 800b828:	dc21      	bgt.n	800b86e <_strtod_l+0x51e>
 800b82a:	b10b      	cbz	r3, 800b830 <_strtod_l+0x4e0>
 800b82c:	4682      	mov	sl, r0
 800b82e:	468b      	mov	fp, r1
 800b830:	492b      	ldr	r1, [pc, #172]	@ (800b8e0 <_strtod_l+0x590>)
 800b832:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b836:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b83a:	4652      	mov	r2, sl
 800b83c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b840:	465b      	mov	r3, fp
 800b842:	f7f4 fefd 	bl	8000640 <__aeabi_dmul>
 800b846:	4b23      	ldr	r3, [pc, #140]	@ (800b8d4 <_strtod_l+0x584>)
 800b848:	460a      	mov	r2, r1
 800b84a:	400b      	ands	r3, r1
 800b84c:	4925      	ldr	r1, [pc, #148]	@ (800b8e4 <_strtod_l+0x594>)
 800b84e:	4682      	mov	sl, r0
 800b850:	428b      	cmp	r3, r1
 800b852:	d898      	bhi.n	800b786 <_strtod_l+0x436>
 800b854:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b858:	428b      	cmp	r3, r1
 800b85a:	bf86      	itte	hi
 800b85c:	f04f 3aff 	movhi.w	sl, #4294967295
 800b860:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800b8e8 <_strtod_l+0x598>
 800b864:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b868:	2300      	movs	r3, #0
 800b86a:	9308      	str	r3, [sp, #32]
 800b86c:	e076      	b.n	800b95c <_strtod_l+0x60c>
 800b86e:	07e2      	lsls	r2, r4, #31
 800b870:	d504      	bpl.n	800b87c <_strtod_l+0x52c>
 800b872:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b876:	f7f4 fee3 	bl	8000640 <__aeabi_dmul>
 800b87a:	2301      	movs	r3, #1
 800b87c:	3601      	adds	r6, #1
 800b87e:	1064      	asrs	r4, r4, #1
 800b880:	3708      	adds	r7, #8
 800b882:	e7d0      	b.n	800b826 <_strtod_l+0x4d6>
 800b884:	d0f0      	beq.n	800b868 <_strtod_l+0x518>
 800b886:	4264      	negs	r4, r4
 800b888:	f014 020f 	ands.w	r2, r4, #15
 800b88c:	d00a      	beq.n	800b8a4 <_strtod_l+0x554>
 800b88e:	4b13      	ldr	r3, [pc, #76]	@ (800b8dc <_strtod_l+0x58c>)
 800b890:	4650      	mov	r0, sl
 800b892:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b896:	4659      	mov	r1, fp
 800b898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89c:	f7f4 fffa 	bl	8000894 <__aeabi_ddiv>
 800b8a0:	4682      	mov	sl, r0
 800b8a2:	468b      	mov	fp, r1
 800b8a4:	1124      	asrs	r4, r4, #4
 800b8a6:	d0df      	beq.n	800b868 <_strtod_l+0x518>
 800b8a8:	2c1f      	cmp	r4, #31
 800b8aa:	dd1f      	ble.n	800b8ec <_strtod_l+0x59c>
 800b8ac:	2400      	movs	r4, #0
 800b8ae:	46a0      	mov	r8, r4
 800b8b0:	46a1      	mov	r9, r4
 800b8b2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b8b4:	2322      	movs	r3, #34	@ 0x22
 800b8b6:	9a05      	ldr	r2, [sp, #20]
 800b8b8:	f04f 0a00 	mov.w	sl, #0
 800b8bc:	f04f 0b00 	mov.w	fp, #0
 800b8c0:	6013      	str	r3, [r2, #0]
 800b8c2:	e76b      	b.n	800b79c <_strtod_l+0x44c>
 800b8c4:	0800d3c8 	.word	0x0800d3c8
 800b8c8:	0800d690 	.word	0x0800d690
 800b8cc:	0800d3c0 	.word	0x0800d3c0
 800b8d0:	0800d3f7 	.word	0x0800d3f7
 800b8d4:	7ff00000 	.word	0x7ff00000
 800b8d8:	0800d530 	.word	0x0800d530
 800b8dc:	0800d5c8 	.word	0x0800d5c8
 800b8e0:	0800d5a0 	.word	0x0800d5a0
 800b8e4:	7ca00000 	.word	0x7ca00000
 800b8e8:	7fefffff 	.word	0x7fefffff
 800b8ec:	f014 0310 	ands.w	r3, r4, #16
 800b8f0:	bf18      	it	ne
 800b8f2:	236a      	movne	r3, #106	@ 0x6a
 800b8f4:	4650      	mov	r0, sl
 800b8f6:	9308      	str	r3, [sp, #32]
 800b8f8:	4659      	mov	r1, fp
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	4e77      	ldr	r6, [pc, #476]	@ (800badc <_strtod_l+0x78c>)
 800b8fe:	07e7      	lsls	r7, r4, #31
 800b900:	d504      	bpl.n	800b90c <_strtod_l+0x5bc>
 800b902:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b906:	f7f4 fe9b 	bl	8000640 <__aeabi_dmul>
 800b90a:	2301      	movs	r3, #1
 800b90c:	1064      	asrs	r4, r4, #1
 800b90e:	f106 0608 	add.w	r6, r6, #8
 800b912:	d1f4      	bne.n	800b8fe <_strtod_l+0x5ae>
 800b914:	b10b      	cbz	r3, 800b91a <_strtod_l+0x5ca>
 800b916:	4682      	mov	sl, r0
 800b918:	468b      	mov	fp, r1
 800b91a:	9b08      	ldr	r3, [sp, #32]
 800b91c:	b1b3      	cbz	r3, 800b94c <_strtod_l+0x5fc>
 800b91e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b922:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b926:	2b00      	cmp	r3, #0
 800b928:	4659      	mov	r1, fp
 800b92a:	dd0f      	ble.n	800b94c <_strtod_l+0x5fc>
 800b92c:	2b1f      	cmp	r3, #31
 800b92e:	dd58      	ble.n	800b9e2 <_strtod_l+0x692>
 800b930:	2b34      	cmp	r3, #52	@ 0x34
 800b932:	bfd8      	it	le
 800b934:	f04f 33ff 	movle.w	r3, #4294967295
 800b938:	f04f 0a00 	mov.w	sl, #0
 800b93c:	bfcf      	iteee	gt
 800b93e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b942:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b946:	4093      	lslle	r3, r2
 800b948:	ea03 0b01 	andle.w	fp, r3, r1
 800b94c:	2200      	movs	r2, #0
 800b94e:	2300      	movs	r3, #0
 800b950:	4650      	mov	r0, sl
 800b952:	4659      	mov	r1, fp
 800b954:	f7f5 f8dc 	bl	8000b10 <__aeabi_dcmpeq>
 800b958:	2800      	cmp	r0, #0
 800b95a:	d1a7      	bne.n	800b8ac <_strtod_l+0x55c>
 800b95c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b95e:	464a      	mov	r2, r9
 800b960:	9300      	str	r3, [sp, #0]
 800b962:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b964:	462b      	mov	r3, r5
 800b966:	9805      	ldr	r0, [sp, #20]
 800b968:	f7ff f8d8 	bl	800ab1c <__s2b>
 800b96c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b96e:	2800      	cmp	r0, #0
 800b970:	f43f af09 	beq.w	800b786 <_strtod_l+0x436>
 800b974:	2400      	movs	r4, #0
 800b976:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b978:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b97a:	2a00      	cmp	r2, #0
 800b97c:	eba3 0308 	sub.w	r3, r3, r8
 800b980:	bfa8      	it	ge
 800b982:	2300      	movge	r3, #0
 800b984:	46a0      	mov	r8, r4
 800b986:	9312      	str	r3, [sp, #72]	@ 0x48
 800b988:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b98c:	9316      	str	r3, [sp, #88]	@ 0x58
 800b98e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b990:	9805      	ldr	r0, [sp, #20]
 800b992:	6859      	ldr	r1, [r3, #4]
 800b994:	f7ff f81a 	bl	800a9cc <_Balloc>
 800b998:	4681      	mov	r9, r0
 800b99a:	2800      	cmp	r0, #0
 800b99c:	f43f aef7 	beq.w	800b78e <_strtod_l+0x43e>
 800b9a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9a2:	300c      	adds	r0, #12
 800b9a4:	691a      	ldr	r2, [r3, #16]
 800b9a6:	f103 010c 	add.w	r1, r3, #12
 800b9aa:	3202      	adds	r2, #2
 800b9ac:	0092      	lsls	r2, r2, #2
 800b9ae:	f7fe f89e 	bl	8009aee <memcpy>
 800b9b2:	ab1c      	add	r3, sp, #112	@ 0x70
 800b9b4:	9301      	str	r3, [sp, #4]
 800b9b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b9b8:	9300      	str	r3, [sp, #0]
 800b9ba:	4652      	mov	r2, sl
 800b9bc:	465b      	mov	r3, fp
 800b9be:	9805      	ldr	r0, [sp, #20]
 800b9c0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b9c4:	f7ff fbd6 	bl	800b174 <__d2b>
 800b9c8:	901a      	str	r0, [sp, #104]	@ 0x68
 800b9ca:	2800      	cmp	r0, #0
 800b9cc:	f43f aedf 	beq.w	800b78e <_strtod_l+0x43e>
 800b9d0:	2101      	movs	r1, #1
 800b9d2:	9805      	ldr	r0, [sp, #20]
 800b9d4:	f7ff f938 	bl	800ac48 <__i2b>
 800b9d8:	4680      	mov	r8, r0
 800b9da:	b948      	cbnz	r0, 800b9f0 <_strtod_l+0x6a0>
 800b9dc:	f04f 0800 	mov.w	r8, #0
 800b9e0:	e6d5      	b.n	800b78e <_strtod_l+0x43e>
 800b9e2:	f04f 32ff 	mov.w	r2, #4294967295
 800b9e6:	fa02 f303 	lsl.w	r3, r2, r3
 800b9ea:	ea03 0a0a 	and.w	sl, r3, sl
 800b9ee:	e7ad      	b.n	800b94c <_strtod_l+0x5fc>
 800b9f0:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b9f2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b9f4:	2d00      	cmp	r5, #0
 800b9f6:	bfab      	itete	ge
 800b9f8:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b9fa:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b9fc:	18ef      	addge	r7, r5, r3
 800b9fe:	1b5e      	sublt	r6, r3, r5
 800ba00:	9b08      	ldr	r3, [sp, #32]
 800ba02:	bfa8      	it	ge
 800ba04:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ba06:	eba5 0503 	sub.w	r5, r5, r3
 800ba0a:	4415      	add	r5, r2
 800ba0c:	4b34      	ldr	r3, [pc, #208]	@ (800bae0 <_strtod_l+0x790>)
 800ba0e:	f105 35ff 	add.w	r5, r5, #4294967295
 800ba12:	bfb8      	it	lt
 800ba14:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ba16:	429d      	cmp	r5, r3
 800ba18:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ba1c:	da50      	bge.n	800bac0 <_strtod_l+0x770>
 800ba1e:	1b5b      	subs	r3, r3, r5
 800ba20:	2b1f      	cmp	r3, #31
 800ba22:	f04f 0101 	mov.w	r1, #1
 800ba26:	eba2 0203 	sub.w	r2, r2, r3
 800ba2a:	dc3d      	bgt.n	800baa8 <_strtod_l+0x758>
 800ba2c:	fa01 f303 	lsl.w	r3, r1, r3
 800ba30:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ba32:	2300      	movs	r3, #0
 800ba34:	9310      	str	r3, [sp, #64]	@ 0x40
 800ba36:	18bd      	adds	r5, r7, r2
 800ba38:	9b08      	ldr	r3, [sp, #32]
 800ba3a:	42af      	cmp	r7, r5
 800ba3c:	4416      	add	r6, r2
 800ba3e:	441e      	add	r6, r3
 800ba40:	463b      	mov	r3, r7
 800ba42:	bfa8      	it	ge
 800ba44:	462b      	movge	r3, r5
 800ba46:	42b3      	cmp	r3, r6
 800ba48:	bfa8      	it	ge
 800ba4a:	4633      	movge	r3, r6
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	bfc2      	ittt	gt
 800ba50:	1aed      	subgt	r5, r5, r3
 800ba52:	1af6      	subgt	r6, r6, r3
 800ba54:	1aff      	subgt	r7, r7, r3
 800ba56:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	dd16      	ble.n	800ba8a <_strtod_l+0x73a>
 800ba5c:	4641      	mov	r1, r8
 800ba5e:	461a      	mov	r2, r3
 800ba60:	9805      	ldr	r0, [sp, #20]
 800ba62:	f7ff f9a9 	bl	800adb8 <__pow5mult>
 800ba66:	4680      	mov	r8, r0
 800ba68:	2800      	cmp	r0, #0
 800ba6a:	d0b7      	beq.n	800b9dc <_strtod_l+0x68c>
 800ba6c:	4601      	mov	r1, r0
 800ba6e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ba70:	9805      	ldr	r0, [sp, #20]
 800ba72:	f7ff f8ff 	bl	800ac74 <__multiply>
 800ba76:	900a      	str	r0, [sp, #40]	@ 0x28
 800ba78:	2800      	cmp	r0, #0
 800ba7a:	f43f ae88 	beq.w	800b78e <_strtod_l+0x43e>
 800ba7e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ba80:	9805      	ldr	r0, [sp, #20]
 800ba82:	f7fe ffe3 	bl	800aa4c <_Bfree>
 800ba86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba88:	931a      	str	r3, [sp, #104]	@ 0x68
 800ba8a:	2d00      	cmp	r5, #0
 800ba8c:	dc1d      	bgt.n	800baca <_strtod_l+0x77a>
 800ba8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	dd27      	ble.n	800bae4 <_strtod_l+0x794>
 800ba94:	4649      	mov	r1, r9
 800ba96:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ba98:	9805      	ldr	r0, [sp, #20]
 800ba9a:	f7ff f98d 	bl	800adb8 <__pow5mult>
 800ba9e:	4681      	mov	r9, r0
 800baa0:	bb00      	cbnz	r0, 800bae4 <_strtod_l+0x794>
 800baa2:	f04f 0900 	mov.w	r9, #0
 800baa6:	e672      	b.n	800b78e <_strtod_l+0x43e>
 800baa8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800baac:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bab0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bab4:	35e2      	adds	r5, #226	@ 0xe2
 800bab6:	fa01 f305 	lsl.w	r3, r1, r5
 800baba:	9310      	str	r3, [sp, #64]	@ 0x40
 800babc:	9113      	str	r1, [sp, #76]	@ 0x4c
 800babe:	e7ba      	b.n	800ba36 <_strtod_l+0x6e6>
 800bac0:	2300      	movs	r3, #0
 800bac2:	9310      	str	r3, [sp, #64]	@ 0x40
 800bac4:	2301      	movs	r3, #1
 800bac6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bac8:	e7b5      	b.n	800ba36 <_strtod_l+0x6e6>
 800baca:	462a      	mov	r2, r5
 800bacc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bace:	9805      	ldr	r0, [sp, #20]
 800bad0:	f7ff f9cc 	bl	800ae6c <__lshift>
 800bad4:	901a      	str	r0, [sp, #104]	@ 0x68
 800bad6:	2800      	cmp	r0, #0
 800bad8:	d1d9      	bne.n	800ba8e <_strtod_l+0x73e>
 800bada:	e658      	b.n	800b78e <_strtod_l+0x43e>
 800badc:	0800d6b8 	.word	0x0800d6b8
 800bae0:	fffffc02 	.word	0xfffffc02
 800bae4:	2e00      	cmp	r6, #0
 800bae6:	dd07      	ble.n	800baf8 <_strtod_l+0x7a8>
 800bae8:	4649      	mov	r1, r9
 800baea:	4632      	mov	r2, r6
 800baec:	9805      	ldr	r0, [sp, #20]
 800baee:	f7ff f9bd 	bl	800ae6c <__lshift>
 800baf2:	4681      	mov	r9, r0
 800baf4:	2800      	cmp	r0, #0
 800baf6:	d0d4      	beq.n	800baa2 <_strtod_l+0x752>
 800baf8:	2f00      	cmp	r7, #0
 800bafa:	dd08      	ble.n	800bb0e <_strtod_l+0x7be>
 800bafc:	4641      	mov	r1, r8
 800bafe:	463a      	mov	r2, r7
 800bb00:	9805      	ldr	r0, [sp, #20]
 800bb02:	f7ff f9b3 	bl	800ae6c <__lshift>
 800bb06:	4680      	mov	r8, r0
 800bb08:	2800      	cmp	r0, #0
 800bb0a:	f43f ae40 	beq.w	800b78e <_strtod_l+0x43e>
 800bb0e:	464a      	mov	r2, r9
 800bb10:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb12:	9805      	ldr	r0, [sp, #20]
 800bb14:	f7ff fa32 	bl	800af7c <__mdiff>
 800bb18:	4604      	mov	r4, r0
 800bb1a:	2800      	cmp	r0, #0
 800bb1c:	f43f ae37 	beq.w	800b78e <_strtod_l+0x43e>
 800bb20:	68c3      	ldr	r3, [r0, #12]
 800bb22:	4641      	mov	r1, r8
 800bb24:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bb26:	2300      	movs	r3, #0
 800bb28:	60c3      	str	r3, [r0, #12]
 800bb2a:	f7ff fa0b 	bl	800af44 <__mcmp>
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	da3d      	bge.n	800bbae <_strtod_l+0x85e>
 800bb32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb34:	ea53 030a 	orrs.w	r3, r3, sl
 800bb38:	d163      	bne.n	800bc02 <_strtod_l+0x8b2>
 800bb3a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d15f      	bne.n	800bc02 <_strtod_l+0x8b2>
 800bb42:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bb46:	0d1b      	lsrs	r3, r3, #20
 800bb48:	051b      	lsls	r3, r3, #20
 800bb4a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bb4e:	d958      	bls.n	800bc02 <_strtod_l+0x8b2>
 800bb50:	6963      	ldr	r3, [r4, #20]
 800bb52:	b913      	cbnz	r3, 800bb5a <_strtod_l+0x80a>
 800bb54:	6923      	ldr	r3, [r4, #16]
 800bb56:	2b01      	cmp	r3, #1
 800bb58:	dd53      	ble.n	800bc02 <_strtod_l+0x8b2>
 800bb5a:	4621      	mov	r1, r4
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	9805      	ldr	r0, [sp, #20]
 800bb60:	f7ff f984 	bl	800ae6c <__lshift>
 800bb64:	4641      	mov	r1, r8
 800bb66:	4604      	mov	r4, r0
 800bb68:	f7ff f9ec 	bl	800af44 <__mcmp>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	dd48      	ble.n	800bc02 <_strtod_l+0x8b2>
 800bb70:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bb74:	9a08      	ldr	r2, [sp, #32]
 800bb76:	0d1b      	lsrs	r3, r3, #20
 800bb78:	051b      	lsls	r3, r3, #20
 800bb7a:	2a00      	cmp	r2, #0
 800bb7c:	d062      	beq.n	800bc44 <_strtod_l+0x8f4>
 800bb7e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bb82:	d85f      	bhi.n	800bc44 <_strtod_l+0x8f4>
 800bb84:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bb88:	f67f ae94 	bls.w	800b8b4 <_strtod_l+0x564>
 800bb8c:	4650      	mov	r0, sl
 800bb8e:	4659      	mov	r1, fp
 800bb90:	4ba3      	ldr	r3, [pc, #652]	@ (800be20 <_strtod_l+0xad0>)
 800bb92:	2200      	movs	r2, #0
 800bb94:	f7f4 fd54 	bl	8000640 <__aeabi_dmul>
 800bb98:	4ba2      	ldr	r3, [pc, #648]	@ (800be24 <_strtod_l+0xad4>)
 800bb9a:	4682      	mov	sl, r0
 800bb9c:	400b      	ands	r3, r1
 800bb9e:	468b      	mov	fp, r1
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	f47f adff 	bne.w	800b7a4 <_strtod_l+0x454>
 800bba6:	2322      	movs	r3, #34	@ 0x22
 800bba8:	9a05      	ldr	r2, [sp, #20]
 800bbaa:	6013      	str	r3, [r2, #0]
 800bbac:	e5fa      	b.n	800b7a4 <_strtod_l+0x454>
 800bbae:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800bbb2:	d165      	bne.n	800bc80 <_strtod_l+0x930>
 800bbb4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bbb6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bbba:	b35a      	cbz	r2, 800bc14 <_strtod_l+0x8c4>
 800bbbc:	4a9a      	ldr	r2, [pc, #616]	@ (800be28 <_strtod_l+0xad8>)
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d12b      	bne.n	800bc1a <_strtod_l+0x8ca>
 800bbc2:	9b08      	ldr	r3, [sp, #32]
 800bbc4:	4651      	mov	r1, sl
 800bbc6:	b303      	cbz	r3, 800bc0a <_strtod_l+0x8ba>
 800bbc8:	465a      	mov	r2, fp
 800bbca:	4b96      	ldr	r3, [pc, #600]	@ (800be24 <_strtod_l+0xad4>)
 800bbcc:	4013      	ands	r3, r2
 800bbce:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800bbd2:	f04f 32ff 	mov.w	r2, #4294967295
 800bbd6:	d81b      	bhi.n	800bc10 <_strtod_l+0x8c0>
 800bbd8:	0d1b      	lsrs	r3, r3, #20
 800bbda:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bbde:	fa02 f303 	lsl.w	r3, r2, r3
 800bbe2:	4299      	cmp	r1, r3
 800bbe4:	d119      	bne.n	800bc1a <_strtod_l+0x8ca>
 800bbe6:	4b91      	ldr	r3, [pc, #580]	@ (800be2c <_strtod_l+0xadc>)
 800bbe8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bbea:	429a      	cmp	r2, r3
 800bbec:	d102      	bne.n	800bbf4 <_strtod_l+0x8a4>
 800bbee:	3101      	adds	r1, #1
 800bbf0:	f43f adcd 	beq.w	800b78e <_strtod_l+0x43e>
 800bbf4:	f04f 0a00 	mov.w	sl, #0
 800bbf8:	4b8a      	ldr	r3, [pc, #552]	@ (800be24 <_strtod_l+0xad4>)
 800bbfa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bbfc:	401a      	ands	r2, r3
 800bbfe:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800bc02:	9b08      	ldr	r3, [sp, #32]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d1c1      	bne.n	800bb8c <_strtod_l+0x83c>
 800bc08:	e5cc      	b.n	800b7a4 <_strtod_l+0x454>
 800bc0a:	f04f 33ff 	mov.w	r3, #4294967295
 800bc0e:	e7e8      	b.n	800bbe2 <_strtod_l+0x892>
 800bc10:	4613      	mov	r3, r2
 800bc12:	e7e6      	b.n	800bbe2 <_strtod_l+0x892>
 800bc14:	ea53 030a 	orrs.w	r3, r3, sl
 800bc18:	d0aa      	beq.n	800bb70 <_strtod_l+0x820>
 800bc1a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc1c:	b1db      	cbz	r3, 800bc56 <_strtod_l+0x906>
 800bc1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc20:	4213      	tst	r3, r2
 800bc22:	d0ee      	beq.n	800bc02 <_strtod_l+0x8b2>
 800bc24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc26:	4650      	mov	r0, sl
 800bc28:	4659      	mov	r1, fp
 800bc2a:	9a08      	ldr	r2, [sp, #32]
 800bc2c:	b1bb      	cbz	r3, 800bc5e <_strtod_l+0x90e>
 800bc2e:	f7ff fb6d 	bl	800b30c <sulp>
 800bc32:	4602      	mov	r2, r0
 800bc34:	460b      	mov	r3, r1
 800bc36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc3a:	f7f4 fb4b 	bl	80002d4 <__adddf3>
 800bc3e:	4682      	mov	sl, r0
 800bc40:	468b      	mov	fp, r1
 800bc42:	e7de      	b.n	800bc02 <_strtod_l+0x8b2>
 800bc44:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800bc48:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bc4c:	f04f 3aff 	mov.w	sl, #4294967295
 800bc50:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bc54:	e7d5      	b.n	800bc02 <_strtod_l+0x8b2>
 800bc56:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bc58:	ea13 0f0a 	tst.w	r3, sl
 800bc5c:	e7e1      	b.n	800bc22 <_strtod_l+0x8d2>
 800bc5e:	f7ff fb55 	bl	800b30c <sulp>
 800bc62:	4602      	mov	r2, r0
 800bc64:	460b      	mov	r3, r1
 800bc66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc6a:	f7f4 fb31 	bl	80002d0 <__aeabi_dsub>
 800bc6e:	2200      	movs	r2, #0
 800bc70:	2300      	movs	r3, #0
 800bc72:	4682      	mov	sl, r0
 800bc74:	468b      	mov	fp, r1
 800bc76:	f7f4 ff4b 	bl	8000b10 <__aeabi_dcmpeq>
 800bc7a:	2800      	cmp	r0, #0
 800bc7c:	d0c1      	beq.n	800bc02 <_strtod_l+0x8b2>
 800bc7e:	e619      	b.n	800b8b4 <_strtod_l+0x564>
 800bc80:	4641      	mov	r1, r8
 800bc82:	4620      	mov	r0, r4
 800bc84:	f7ff face 	bl	800b224 <__ratio>
 800bc88:	2200      	movs	r2, #0
 800bc8a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bc8e:	4606      	mov	r6, r0
 800bc90:	460f      	mov	r7, r1
 800bc92:	f7f4 ff51 	bl	8000b38 <__aeabi_dcmple>
 800bc96:	2800      	cmp	r0, #0
 800bc98:	d06d      	beq.n	800bd76 <_strtod_l+0xa26>
 800bc9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d178      	bne.n	800bd92 <_strtod_l+0xa42>
 800bca0:	f1ba 0f00 	cmp.w	sl, #0
 800bca4:	d156      	bne.n	800bd54 <_strtod_l+0xa04>
 800bca6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bca8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d158      	bne.n	800bd62 <_strtod_l+0xa12>
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	4630      	mov	r0, r6
 800bcb4:	4639      	mov	r1, r7
 800bcb6:	4b5e      	ldr	r3, [pc, #376]	@ (800be30 <_strtod_l+0xae0>)
 800bcb8:	f7f4 ff34 	bl	8000b24 <__aeabi_dcmplt>
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	d157      	bne.n	800bd70 <_strtod_l+0xa20>
 800bcc0:	4630      	mov	r0, r6
 800bcc2:	4639      	mov	r1, r7
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	4b5b      	ldr	r3, [pc, #364]	@ (800be34 <_strtod_l+0xae4>)
 800bcc8:	f7f4 fcba 	bl	8000640 <__aeabi_dmul>
 800bccc:	4606      	mov	r6, r0
 800bcce:	460f      	mov	r7, r1
 800bcd0:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bcd4:	9606      	str	r6, [sp, #24]
 800bcd6:	9307      	str	r3, [sp, #28]
 800bcd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bcdc:	4d51      	ldr	r5, [pc, #324]	@ (800be24 <_strtod_l+0xad4>)
 800bcde:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bce2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bce4:	401d      	ands	r5, r3
 800bce6:	4b54      	ldr	r3, [pc, #336]	@ (800be38 <_strtod_l+0xae8>)
 800bce8:	429d      	cmp	r5, r3
 800bcea:	f040 80ab 	bne.w	800be44 <_strtod_l+0xaf4>
 800bcee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcf0:	4650      	mov	r0, sl
 800bcf2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bcf6:	4659      	mov	r1, fp
 800bcf8:	f7ff f9d4 	bl	800b0a4 <__ulp>
 800bcfc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bd00:	f7f4 fc9e 	bl	8000640 <__aeabi_dmul>
 800bd04:	4652      	mov	r2, sl
 800bd06:	465b      	mov	r3, fp
 800bd08:	f7f4 fae4 	bl	80002d4 <__adddf3>
 800bd0c:	460b      	mov	r3, r1
 800bd0e:	4945      	ldr	r1, [pc, #276]	@ (800be24 <_strtod_l+0xad4>)
 800bd10:	4a4a      	ldr	r2, [pc, #296]	@ (800be3c <_strtod_l+0xaec>)
 800bd12:	4019      	ands	r1, r3
 800bd14:	4291      	cmp	r1, r2
 800bd16:	4682      	mov	sl, r0
 800bd18:	d942      	bls.n	800bda0 <_strtod_l+0xa50>
 800bd1a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd1c:	4b43      	ldr	r3, [pc, #268]	@ (800be2c <_strtod_l+0xadc>)
 800bd1e:	429a      	cmp	r2, r3
 800bd20:	d103      	bne.n	800bd2a <_strtod_l+0x9da>
 800bd22:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd24:	3301      	adds	r3, #1
 800bd26:	f43f ad32 	beq.w	800b78e <_strtod_l+0x43e>
 800bd2a:	f04f 3aff 	mov.w	sl, #4294967295
 800bd2e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800be2c <_strtod_l+0xadc>
 800bd32:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bd34:	9805      	ldr	r0, [sp, #20]
 800bd36:	f7fe fe89 	bl	800aa4c <_Bfree>
 800bd3a:	4649      	mov	r1, r9
 800bd3c:	9805      	ldr	r0, [sp, #20]
 800bd3e:	f7fe fe85 	bl	800aa4c <_Bfree>
 800bd42:	4641      	mov	r1, r8
 800bd44:	9805      	ldr	r0, [sp, #20]
 800bd46:	f7fe fe81 	bl	800aa4c <_Bfree>
 800bd4a:	4621      	mov	r1, r4
 800bd4c:	9805      	ldr	r0, [sp, #20]
 800bd4e:	f7fe fe7d 	bl	800aa4c <_Bfree>
 800bd52:	e61c      	b.n	800b98e <_strtod_l+0x63e>
 800bd54:	f1ba 0f01 	cmp.w	sl, #1
 800bd58:	d103      	bne.n	800bd62 <_strtod_l+0xa12>
 800bd5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	f43f ada9 	beq.w	800b8b4 <_strtod_l+0x564>
 800bd62:	2200      	movs	r2, #0
 800bd64:	4b36      	ldr	r3, [pc, #216]	@ (800be40 <_strtod_l+0xaf0>)
 800bd66:	2600      	movs	r6, #0
 800bd68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bd6c:	4f30      	ldr	r7, [pc, #192]	@ (800be30 <_strtod_l+0xae0>)
 800bd6e:	e7b3      	b.n	800bcd8 <_strtod_l+0x988>
 800bd70:	2600      	movs	r6, #0
 800bd72:	4f30      	ldr	r7, [pc, #192]	@ (800be34 <_strtod_l+0xae4>)
 800bd74:	e7ac      	b.n	800bcd0 <_strtod_l+0x980>
 800bd76:	4630      	mov	r0, r6
 800bd78:	4639      	mov	r1, r7
 800bd7a:	4b2e      	ldr	r3, [pc, #184]	@ (800be34 <_strtod_l+0xae4>)
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	f7f4 fc5f 	bl	8000640 <__aeabi_dmul>
 800bd82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd84:	4606      	mov	r6, r0
 800bd86:	460f      	mov	r7, r1
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d0a1      	beq.n	800bcd0 <_strtod_l+0x980>
 800bd8c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bd90:	e7a2      	b.n	800bcd8 <_strtod_l+0x988>
 800bd92:	2200      	movs	r2, #0
 800bd94:	4b26      	ldr	r3, [pc, #152]	@ (800be30 <_strtod_l+0xae0>)
 800bd96:	4616      	mov	r6, r2
 800bd98:	461f      	mov	r7, r3
 800bd9a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bd9e:	e79b      	b.n	800bcd8 <_strtod_l+0x988>
 800bda0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800bda4:	9b08      	ldr	r3, [sp, #32]
 800bda6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d1c1      	bne.n	800bd32 <_strtod_l+0x9e2>
 800bdae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bdb2:	0d1b      	lsrs	r3, r3, #20
 800bdb4:	051b      	lsls	r3, r3, #20
 800bdb6:	429d      	cmp	r5, r3
 800bdb8:	d1bb      	bne.n	800bd32 <_strtod_l+0x9e2>
 800bdba:	4630      	mov	r0, r6
 800bdbc:	4639      	mov	r1, r7
 800bdbe:	f7f5 f8bb 	bl	8000f38 <__aeabi_d2lz>
 800bdc2:	f7f4 fc0f 	bl	80005e4 <__aeabi_l2d>
 800bdc6:	4602      	mov	r2, r0
 800bdc8:	460b      	mov	r3, r1
 800bdca:	4630      	mov	r0, r6
 800bdcc:	4639      	mov	r1, r7
 800bdce:	f7f4 fa7f 	bl	80002d0 <__aeabi_dsub>
 800bdd2:	460b      	mov	r3, r1
 800bdd4:	4602      	mov	r2, r0
 800bdd6:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800bdda:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bdde:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bde0:	ea46 060a 	orr.w	r6, r6, sl
 800bde4:	431e      	orrs	r6, r3
 800bde6:	d06a      	beq.n	800bebe <_strtod_l+0xb6e>
 800bde8:	a309      	add	r3, pc, #36	@ (adr r3, 800be10 <_strtod_l+0xac0>)
 800bdea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdee:	f7f4 fe99 	bl	8000b24 <__aeabi_dcmplt>
 800bdf2:	2800      	cmp	r0, #0
 800bdf4:	f47f acd6 	bne.w	800b7a4 <_strtod_l+0x454>
 800bdf8:	a307      	add	r3, pc, #28	@ (adr r3, 800be18 <_strtod_l+0xac8>)
 800bdfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be02:	f7f4 fead 	bl	8000b60 <__aeabi_dcmpgt>
 800be06:	2800      	cmp	r0, #0
 800be08:	d093      	beq.n	800bd32 <_strtod_l+0x9e2>
 800be0a:	e4cb      	b.n	800b7a4 <_strtod_l+0x454>
 800be0c:	f3af 8000 	nop.w
 800be10:	94a03595 	.word	0x94a03595
 800be14:	3fdfffff 	.word	0x3fdfffff
 800be18:	35afe535 	.word	0x35afe535
 800be1c:	3fe00000 	.word	0x3fe00000
 800be20:	39500000 	.word	0x39500000
 800be24:	7ff00000 	.word	0x7ff00000
 800be28:	000fffff 	.word	0x000fffff
 800be2c:	7fefffff 	.word	0x7fefffff
 800be30:	3ff00000 	.word	0x3ff00000
 800be34:	3fe00000 	.word	0x3fe00000
 800be38:	7fe00000 	.word	0x7fe00000
 800be3c:	7c9fffff 	.word	0x7c9fffff
 800be40:	bff00000 	.word	0xbff00000
 800be44:	9b08      	ldr	r3, [sp, #32]
 800be46:	b323      	cbz	r3, 800be92 <_strtod_l+0xb42>
 800be48:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800be4c:	d821      	bhi.n	800be92 <_strtod_l+0xb42>
 800be4e:	a328      	add	r3, pc, #160	@ (adr r3, 800bef0 <_strtod_l+0xba0>)
 800be50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be54:	4630      	mov	r0, r6
 800be56:	4639      	mov	r1, r7
 800be58:	f7f4 fe6e 	bl	8000b38 <__aeabi_dcmple>
 800be5c:	b1a0      	cbz	r0, 800be88 <_strtod_l+0xb38>
 800be5e:	4639      	mov	r1, r7
 800be60:	4630      	mov	r0, r6
 800be62:	f7f4 fec5 	bl	8000bf0 <__aeabi_d2uiz>
 800be66:	2801      	cmp	r0, #1
 800be68:	bf38      	it	cc
 800be6a:	2001      	movcc	r0, #1
 800be6c:	f7f4 fb6e 	bl	800054c <__aeabi_ui2d>
 800be70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be72:	4606      	mov	r6, r0
 800be74:	460f      	mov	r7, r1
 800be76:	b9fb      	cbnz	r3, 800beb8 <_strtod_l+0xb68>
 800be78:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800be7c:	9014      	str	r0, [sp, #80]	@ 0x50
 800be7e:	9315      	str	r3, [sp, #84]	@ 0x54
 800be80:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800be84:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800be88:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800be8a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800be8e:	1b5b      	subs	r3, r3, r5
 800be90:	9311      	str	r3, [sp, #68]	@ 0x44
 800be92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be96:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800be9a:	f7ff f903 	bl	800b0a4 <__ulp>
 800be9e:	4602      	mov	r2, r0
 800bea0:	460b      	mov	r3, r1
 800bea2:	4650      	mov	r0, sl
 800bea4:	4659      	mov	r1, fp
 800bea6:	f7f4 fbcb 	bl	8000640 <__aeabi_dmul>
 800beaa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800beae:	f7f4 fa11 	bl	80002d4 <__adddf3>
 800beb2:	4682      	mov	sl, r0
 800beb4:	468b      	mov	fp, r1
 800beb6:	e775      	b.n	800bda4 <_strtod_l+0xa54>
 800beb8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800bebc:	e7e0      	b.n	800be80 <_strtod_l+0xb30>
 800bebe:	a30e      	add	r3, pc, #56	@ (adr r3, 800bef8 <_strtod_l+0xba8>)
 800bec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec4:	f7f4 fe2e 	bl	8000b24 <__aeabi_dcmplt>
 800bec8:	e79d      	b.n	800be06 <_strtod_l+0xab6>
 800beca:	2300      	movs	r3, #0
 800becc:	930e      	str	r3, [sp, #56]	@ 0x38
 800bece:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bed0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bed2:	6013      	str	r3, [r2, #0]
 800bed4:	f7ff ba79 	b.w	800b3ca <_strtod_l+0x7a>
 800bed8:	2a65      	cmp	r2, #101	@ 0x65
 800beda:	f43f ab72 	beq.w	800b5c2 <_strtod_l+0x272>
 800bede:	2a45      	cmp	r2, #69	@ 0x45
 800bee0:	f43f ab6f 	beq.w	800b5c2 <_strtod_l+0x272>
 800bee4:	2301      	movs	r3, #1
 800bee6:	f7ff bbaa 	b.w	800b63e <_strtod_l+0x2ee>
 800beea:	bf00      	nop
 800beec:	f3af 8000 	nop.w
 800bef0:	ffc00000 	.word	0xffc00000
 800bef4:	41dfffff 	.word	0x41dfffff
 800bef8:	94a03595 	.word	0x94a03595
 800befc:	3fcfffff 	.word	0x3fcfffff

0800bf00 <_strtod_r>:
 800bf00:	4b01      	ldr	r3, [pc, #4]	@ (800bf08 <_strtod_r+0x8>)
 800bf02:	f7ff ba25 	b.w	800b350 <_strtod_l>
 800bf06:	bf00      	nop
 800bf08:	2000006c 	.word	0x2000006c

0800bf0c <__ssputs_r>:
 800bf0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf10:	461f      	mov	r7, r3
 800bf12:	688e      	ldr	r6, [r1, #8]
 800bf14:	4682      	mov	sl, r0
 800bf16:	42be      	cmp	r6, r7
 800bf18:	460c      	mov	r4, r1
 800bf1a:	4690      	mov	r8, r2
 800bf1c:	680b      	ldr	r3, [r1, #0]
 800bf1e:	d82d      	bhi.n	800bf7c <__ssputs_r+0x70>
 800bf20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bf28:	d026      	beq.n	800bf78 <__ssputs_r+0x6c>
 800bf2a:	6965      	ldr	r5, [r4, #20]
 800bf2c:	6909      	ldr	r1, [r1, #16]
 800bf2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf32:	eba3 0901 	sub.w	r9, r3, r1
 800bf36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf3a:	1c7b      	adds	r3, r7, #1
 800bf3c:	444b      	add	r3, r9
 800bf3e:	106d      	asrs	r5, r5, #1
 800bf40:	429d      	cmp	r5, r3
 800bf42:	bf38      	it	cc
 800bf44:	461d      	movcc	r5, r3
 800bf46:	0553      	lsls	r3, r2, #21
 800bf48:	d527      	bpl.n	800bf9a <__ssputs_r+0x8e>
 800bf4a:	4629      	mov	r1, r5
 800bf4c:	f7fe fcb2 	bl	800a8b4 <_malloc_r>
 800bf50:	4606      	mov	r6, r0
 800bf52:	b360      	cbz	r0, 800bfae <__ssputs_r+0xa2>
 800bf54:	464a      	mov	r2, r9
 800bf56:	6921      	ldr	r1, [r4, #16]
 800bf58:	f7fd fdc9 	bl	8009aee <memcpy>
 800bf5c:	89a3      	ldrh	r3, [r4, #12]
 800bf5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bf62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf66:	81a3      	strh	r3, [r4, #12]
 800bf68:	6126      	str	r6, [r4, #16]
 800bf6a:	444e      	add	r6, r9
 800bf6c:	6026      	str	r6, [r4, #0]
 800bf6e:	463e      	mov	r6, r7
 800bf70:	6165      	str	r5, [r4, #20]
 800bf72:	eba5 0509 	sub.w	r5, r5, r9
 800bf76:	60a5      	str	r5, [r4, #8]
 800bf78:	42be      	cmp	r6, r7
 800bf7a:	d900      	bls.n	800bf7e <__ssputs_r+0x72>
 800bf7c:	463e      	mov	r6, r7
 800bf7e:	4632      	mov	r2, r6
 800bf80:	4641      	mov	r1, r8
 800bf82:	6820      	ldr	r0, [r4, #0]
 800bf84:	f000 f9c2 	bl	800c30c <memmove>
 800bf88:	2000      	movs	r0, #0
 800bf8a:	68a3      	ldr	r3, [r4, #8]
 800bf8c:	1b9b      	subs	r3, r3, r6
 800bf8e:	60a3      	str	r3, [r4, #8]
 800bf90:	6823      	ldr	r3, [r4, #0]
 800bf92:	4433      	add	r3, r6
 800bf94:	6023      	str	r3, [r4, #0]
 800bf96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf9a:	462a      	mov	r2, r5
 800bf9c:	f000 fd63 	bl	800ca66 <_realloc_r>
 800bfa0:	4606      	mov	r6, r0
 800bfa2:	2800      	cmp	r0, #0
 800bfa4:	d1e0      	bne.n	800bf68 <__ssputs_r+0x5c>
 800bfa6:	4650      	mov	r0, sl
 800bfa8:	6921      	ldr	r1, [r4, #16]
 800bfaa:	f7fe fc11 	bl	800a7d0 <_free_r>
 800bfae:	230c      	movs	r3, #12
 800bfb0:	f8ca 3000 	str.w	r3, [sl]
 800bfb4:	89a3      	ldrh	r3, [r4, #12]
 800bfb6:	f04f 30ff 	mov.w	r0, #4294967295
 800bfba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfbe:	81a3      	strh	r3, [r4, #12]
 800bfc0:	e7e9      	b.n	800bf96 <__ssputs_r+0x8a>
	...

0800bfc4 <_svfiprintf_r>:
 800bfc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc8:	4698      	mov	r8, r3
 800bfca:	898b      	ldrh	r3, [r1, #12]
 800bfcc:	4607      	mov	r7, r0
 800bfce:	061b      	lsls	r3, r3, #24
 800bfd0:	460d      	mov	r5, r1
 800bfd2:	4614      	mov	r4, r2
 800bfd4:	b09d      	sub	sp, #116	@ 0x74
 800bfd6:	d510      	bpl.n	800bffa <_svfiprintf_r+0x36>
 800bfd8:	690b      	ldr	r3, [r1, #16]
 800bfda:	b973      	cbnz	r3, 800bffa <_svfiprintf_r+0x36>
 800bfdc:	2140      	movs	r1, #64	@ 0x40
 800bfde:	f7fe fc69 	bl	800a8b4 <_malloc_r>
 800bfe2:	6028      	str	r0, [r5, #0]
 800bfe4:	6128      	str	r0, [r5, #16]
 800bfe6:	b930      	cbnz	r0, 800bff6 <_svfiprintf_r+0x32>
 800bfe8:	230c      	movs	r3, #12
 800bfea:	603b      	str	r3, [r7, #0]
 800bfec:	f04f 30ff 	mov.w	r0, #4294967295
 800bff0:	b01d      	add	sp, #116	@ 0x74
 800bff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bff6:	2340      	movs	r3, #64	@ 0x40
 800bff8:	616b      	str	r3, [r5, #20]
 800bffa:	2300      	movs	r3, #0
 800bffc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bffe:	2320      	movs	r3, #32
 800c000:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c004:	2330      	movs	r3, #48	@ 0x30
 800c006:	f04f 0901 	mov.w	r9, #1
 800c00a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c00e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800c1a8 <_svfiprintf_r+0x1e4>
 800c012:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c016:	4623      	mov	r3, r4
 800c018:	469a      	mov	sl, r3
 800c01a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c01e:	b10a      	cbz	r2, 800c024 <_svfiprintf_r+0x60>
 800c020:	2a25      	cmp	r2, #37	@ 0x25
 800c022:	d1f9      	bne.n	800c018 <_svfiprintf_r+0x54>
 800c024:	ebba 0b04 	subs.w	fp, sl, r4
 800c028:	d00b      	beq.n	800c042 <_svfiprintf_r+0x7e>
 800c02a:	465b      	mov	r3, fp
 800c02c:	4622      	mov	r2, r4
 800c02e:	4629      	mov	r1, r5
 800c030:	4638      	mov	r0, r7
 800c032:	f7ff ff6b 	bl	800bf0c <__ssputs_r>
 800c036:	3001      	adds	r0, #1
 800c038:	f000 80a7 	beq.w	800c18a <_svfiprintf_r+0x1c6>
 800c03c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c03e:	445a      	add	r2, fp
 800c040:	9209      	str	r2, [sp, #36]	@ 0x24
 800c042:	f89a 3000 	ldrb.w	r3, [sl]
 800c046:	2b00      	cmp	r3, #0
 800c048:	f000 809f 	beq.w	800c18a <_svfiprintf_r+0x1c6>
 800c04c:	2300      	movs	r3, #0
 800c04e:	f04f 32ff 	mov.w	r2, #4294967295
 800c052:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c056:	f10a 0a01 	add.w	sl, sl, #1
 800c05a:	9304      	str	r3, [sp, #16]
 800c05c:	9307      	str	r3, [sp, #28]
 800c05e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c062:	931a      	str	r3, [sp, #104]	@ 0x68
 800c064:	4654      	mov	r4, sl
 800c066:	2205      	movs	r2, #5
 800c068:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c06c:	484e      	ldr	r0, [pc, #312]	@ (800c1a8 <_svfiprintf_r+0x1e4>)
 800c06e:	f7fd fd30 	bl	8009ad2 <memchr>
 800c072:	9a04      	ldr	r2, [sp, #16]
 800c074:	b9d8      	cbnz	r0, 800c0ae <_svfiprintf_r+0xea>
 800c076:	06d0      	lsls	r0, r2, #27
 800c078:	bf44      	itt	mi
 800c07a:	2320      	movmi	r3, #32
 800c07c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c080:	0711      	lsls	r1, r2, #28
 800c082:	bf44      	itt	mi
 800c084:	232b      	movmi	r3, #43	@ 0x2b
 800c086:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c08a:	f89a 3000 	ldrb.w	r3, [sl]
 800c08e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c090:	d015      	beq.n	800c0be <_svfiprintf_r+0xfa>
 800c092:	4654      	mov	r4, sl
 800c094:	2000      	movs	r0, #0
 800c096:	f04f 0c0a 	mov.w	ip, #10
 800c09a:	9a07      	ldr	r2, [sp, #28]
 800c09c:	4621      	mov	r1, r4
 800c09e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0a2:	3b30      	subs	r3, #48	@ 0x30
 800c0a4:	2b09      	cmp	r3, #9
 800c0a6:	d94b      	bls.n	800c140 <_svfiprintf_r+0x17c>
 800c0a8:	b1b0      	cbz	r0, 800c0d8 <_svfiprintf_r+0x114>
 800c0aa:	9207      	str	r2, [sp, #28]
 800c0ac:	e014      	b.n	800c0d8 <_svfiprintf_r+0x114>
 800c0ae:	eba0 0308 	sub.w	r3, r0, r8
 800c0b2:	fa09 f303 	lsl.w	r3, r9, r3
 800c0b6:	4313      	orrs	r3, r2
 800c0b8:	46a2      	mov	sl, r4
 800c0ba:	9304      	str	r3, [sp, #16]
 800c0bc:	e7d2      	b.n	800c064 <_svfiprintf_r+0xa0>
 800c0be:	9b03      	ldr	r3, [sp, #12]
 800c0c0:	1d19      	adds	r1, r3, #4
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	9103      	str	r1, [sp, #12]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	bfbb      	ittet	lt
 800c0ca:	425b      	neglt	r3, r3
 800c0cc:	f042 0202 	orrlt.w	r2, r2, #2
 800c0d0:	9307      	strge	r3, [sp, #28]
 800c0d2:	9307      	strlt	r3, [sp, #28]
 800c0d4:	bfb8      	it	lt
 800c0d6:	9204      	strlt	r2, [sp, #16]
 800c0d8:	7823      	ldrb	r3, [r4, #0]
 800c0da:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0dc:	d10a      	bne.n	800c0f4 <_svfiprintf_r+0x130>
 800c0de:	7863      	ldrb	r3, [r4, #1]
 800c0e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0e2:	d132      	bne.n	800c14a <_svfiprintf_r+0x186>
 800c0e4:	9b03      	ldr	r3, [sp, #12]
 800c0e6:	3402      	adds	r4, #2
 800c0e8:	1d1a      	adds	r2, r3, #4
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	9203      	str	r2, [sp, #12]
 800c0ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c0f2:	9305      	str	r3, [sp, #20]
 800c0f4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800c1ac <_svfiprintf_r+0x1e8>
 800c0f8:	2203      	movs	r2, #3
 800c0fa:	4650      	mov	r0, sl
 800c0fc:	7821      	ldrb	r1, [r4, #0]
 800c0fe:	f7fd fce8 	bl	8009ad2 <memchr>
 800c102:	b138      	cbz	r0, 800c114 <_svfiprintf_r+0x150>
 800c104:	2240      	movs	r2, #64	@ 0x40
 800c106:	9b04      	ldr	r3, [sp, #16]
 800c108:	eba0 000a 	sub.w	r0, r0, sl
 800c10c:	4082      	lsls	r2, r0
 800c10e:	4313      	orrs	r3, r2
 800c110:	3401      	adds	r4, #1
 800c112:	9304      	str	r3, [sp, #16]
 800c114:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c118:	2206      	movs	r2, #6
 800c11a:	4825      	ldr	r0, [pc, #148]	@ (800c1b0 <_svfiprintf_r+0x1ec>)
 800c11c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c120:	f7fd fcd7 	bl	8009ad2 <memchr>
 800c124:	2800      	cmp	r0, #0
 800c126:	d036      	beq.n	800c196 <_svfiprintf_r+0x1d2>
 800c128:	4b22      	ldr	r3, [pc, #136]	@ (800c1b4 <_svfiprintf_r+0x1f0>)
 800c12a:	bb1b      	cbnz	r3, 800c174 <_svfiprintf_r+0x1b0>
 800c12c:	9b03      	ldr	r3, [sp, #12]
 800c12e:	3307      	adds	r3, #7
 800c130:	f023 0307 	bic.w	r3, r3, #7
 800c134:	3308      	adds	r3, #8
 800c136:	9303      	str	r3, [sp, #12]
 800c138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c13a:	4433      	add	r3, r6
 800c13c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c13e:	e76a      	b.n	800c016 <_svfiprintf_r+0x52>
 800c140:	460c      	mov	r4, r1
 800c142:	2001      	movs	r0, #1
 800c144:	fb0c 3202 	mla	r2, ip, r2, r3
 800c148:	e7a8      	b.n	800c09c <_svfiprintf_r+0xd8>
 800c14a:	2300      	movs	r3, #0
 800c14c:	f04f 0c0a 	mov.w	ip, #10
 800c150:	4619      	mov	r1, r3
 800c152:	3401      	adds	r4, #1
 800c154:	9305      	str	r3, [sp, #20]
 800c156:	4620      	mov	r0, r4
 800c158:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c15c:	3a30      	subs	r2, #48	@ 0x30
 800c15e:	2a09      	cmp	r2, #9
 800c160:	d903      	bls.n	800c16a <_svfiprintf_r+0x1a6>
 800c162:	2b00      	cmp	r3, #0
 800c164:	d0c6      	beq.n	800c0f4 <_svfiprintf_r+0x130>
 800c166:	9105      	str	r1, [sp, #20]
 800c168:	e7c4      	b.n	800c0f4 <_svfiprintf_r+0x130>
 800c16a:	4604      	mov	r4, r0
 800c16c:	2301      	movs	r3, #1
 800c16e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c172:	e7f0      	b.n	800c156 <_svfiprintf_r+0x192>
 800c174:	ab03      	add	r3, sp, #12
 800c176:	9300      	str	r3, [sp, #0]
 800c178:	462a      	mov	r2, r5
 800c17a:	4638      	mov	r0, r7
 800c17c:	4b0e      	ldr	r3, [pc, #56]	@ (800c1b8 <_svfiprintf_r+0x1f4>)
 800c17e:	a904      	add	r1, sp, #16
 800c180:	f7fc fd12 	bl	8008ba8 <_printf_float>
 800c184:	1c42      	adds	r2, r0, #1
 800c186:	4606      	mov	r6, r0
 800c188:	d1d6      	bne.n	800c138 <_svfiprintf_r+0x174>
 800c18a:	89ab      	ldrh	r3, [r5, #12]
 800c18c:	065b      	lsls	r3, r3, #25
 800c18e:	f53f af2d 	bmi.w	800bfec <_svfiprintf_r+0x28>
 800c192:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c194:	e72c      	b.n	800bff0 <_svfiprintf_r+0x2c>
 800c196:	ab03      	add	r3, sp, #12
 800c198:	9300      	str	r3, [sp, #0]
 800c19a:	462a      	mov	r2, r5
 800c19c:	4638      	mov	r0, r7
 800c19e:	4b06      	ldr	r3, [pc, #24]	@ (800c1b8 <_svfiprintf_r+0x1f4>)
 800c1a0:	a904      	add	r1, sp, #16
 800c1a2:	f7fc ff9f 	bl	80090e4 <_printf_i>
 800c1a6:	e7ed      	b.n	800c184 <_svfiprintf_r+0x1c0>
 800c1a8:	0800d4dc 	.word	0x0800d4dc
 800c1ac:	0800d4e2 	.word	0x0800d4e2
 800c1b0:	0800d4e6 	.word	0x0800d4e6
 800c1b4:	08008ba9 	.word	0x08008ba9
 800c1b8:	0800bf0d 	.word	0x0800bf0d

0800c1bc <__sflush_r>:
 800c1bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1c2:	0716      	lsls	r6, r2, #28
 800c1c4:	4605      	mov	r5, r0
 800c1c6:	460c      	mov	r4, r1
 800c1c8:	d454      	bmi.n	800c274 <__sflush_r+0xb8>
 800c1ca:	684b      	ldr	r3, [r1, #4]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	dc02      	bgt.n	800c1d6 <__sflush_r+0x1a>
 800c1d0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	dd48      	ble.n	800c268 <__sflush_r+0xac>
 800c1d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c1d8:	2e00      	cmp	r6, #0
 800c1da:	d045      	beq.n	800c268 <__sflush_r+0xac>
 800c1dc:	2300      	movs	r3, #0
 800c1de:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c1e2:	682f      	ldr	r7, [r5, #0]
 800c1e4:	6a21      	ldr	r1, [r4, #32]
 800c1e6:	602b      	str	r3, [r5, #0]
 800c1e8:	d030      	beq.n	800c24c <__sflush_r+0x90>
 800c1ea:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c1ec:	89a3      	ldrh	r3, [r4, #12]
 800c1ee:	0759      	lsls	r1, r3, #29
 800c1f0:	d505      	bpl.n	800c1fe <__sflush_r+0x42>
 800c1f2:	6863      	ldr	r3, [r4, #4]
 800c1f4:	1ad2      	subs	r2, r2, r3
 800c1f6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c1f8:	b10b      	cbz	r3, 800c1fe <__sflush_r+0x42>
 800c1fa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c1fc:	1ad2      	subs	r2, r2, r3
 800c1fe:	2300      	movs	r3, #0
 800c200:	4628      	mov	r0, r5
 800c202:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c204:	6a21      	ldr	r1, [r4, #32]
 800c206:	47b0      	blx	r6
 800c208:	1c43      	adds	r3, r0, #1
 800c20a:	89a3      	ldrh	r3, [r4, #12]
 800c20c:	d106      	bne.n	800c21c <__sflush_r+0x60>
 800c20e:	6829      	ldr	r1, [r5, #0]
 800c210:	291d      	cmp	r1, #29
 800c212:	d82b      	bhi.n	800c26c <__sflush_r+0xb0>
 800c214:	4a28      	ldr	r2, [pc, #160]	@ (800c2b8 <__sflush_r+0xfc>)
 800c216:	40ca      	lsrs	r2, r1
 800c218:	07d6      	lsls	r6, r2, #31
 800c21a:	d527      	bpl.n	800c26c <__sflush_r+0xb0>
 800c21c:	2200      	movs	r2, #0
 800c21e:	6062      	str	r2, [r4, #4]
 800c220:	6922      	ldr	r2, [r4, #16]
 800c222:	04d9      	lsls	r1, r3, #19
 800c224:	6022      	str	r2, [r4, #0]
 800c226:	d504      	bpl.n	800c232 <__sflush_r+0x76>
 800c228:	1c42      	adds	r2, r0, #1
 800c22a:	d101      	bne.n	800c230 <__sflush_r+0x74>
 800c22c:	682b      	ldr	r3, [r5, #0]
 800c22e:	b903      	cbnz	r3, 800c232 <__sflush_r+0x76>
 800c230:	6560      	str	r0, [r4, #84]	@ 0x54
 800c232:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c234:	602f      	str	r7, [r5, #0]
 800c236:	b1b9      	cbz	r1, 800c268 <__sflush_r+0xac>
 800c238:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c23c:	4299      	cmp	r1, r3
 800c23e:	d002      	beq.n	800c246 <__sflush_r+0x8a>
 800c240:	4628      	mov	r0, r5
 800c242:	f7fe fac5 	bl	800a7d0 <_free_r>
 800c246:	2300      	movs	r3, #0
 800c248:	6363      	str	r3, [r4, #52]	@ 0x34
 800c24a:	e00d      	b.n	800c268 <__sflush_r+0xac>
 800c24c:	2301      	movs	r3, #1
 800c24e:	4628      	mov	r0, r5
 800c250:	47b0      	blx	r6
 800c252:	4602      	mov	r2, r0
 800c254:	1c50      	adds	r0, r2, #1
 800c256:	d1c9      	bne.n	800c1ec <__sflush_r+0x30>
 800c258:	682b      	ldr	r3, [r5, #0]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d0c6      	beq.n	800c1ec <__sflush_r+0x30>
 800c25e:	2b1d      	cmp	r3, #29
 800c260:	d001      	beq.n	800c266 <__sflush_r+0xaa>
 800c262:	2b16      	cmp	r3, #22
 800c264:	d11d      	bne.n	800c2a2 <__sflush_r+0xe6>
 800c266:	602f      	str	r7, [r5, #0]
 800c268:	2000      	movs	r0, #0
 800c26a:	e021      	b.n	800c2b0 <__sflush_r+0xf4>
 800c26c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c270:	b21b      	sxth	r3, r3
 800c272:	e01a      	b.n	800c2aa <__sflush_r+0xee>
 800c274:	690f      	ldr	r7, [r1, #16]
 800c276:	2f00      	cmp	r7, #0
 800c278:	d0f6      	beq.n	800c268 <__sflush_r+0xac>
 800c27a:	0793      	lsls	r3, r2, #30
 800c27c:	bf18      	it	ne
 800c27e:	2300      	movne	r3, #0
 800c280:	680e      	ldr	r6, [r1, #0]
 800c282:	bf08      	it	eq
 800c284:	694b      	ldreq	r3, [r1, #20]
 800c286:	1bf6      	subs	r6, r6, r7
 800c288:	600f      	str	r7, [r1, #0]
 800c28a:	608b      	str	r3, [r1, #8]
 800c28c:	2e00      	cmp	r6, #0
 800c28e:	ddeb      	ble.n	800c268 <__sflush_r+0xac>
 800c290:	4633      	mov	r3, r6
 800c292:	463a      	mov	r2, r7
 800c294:	4628      	mov	r0, r5
 800c296:	6a21      	ldr	r1, [r4, #32]
 800c298:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800c29c:	47e0      	blx	ip
 800c29e:	2800      	cmp	r0, #0
 800c2a0:	dc07      	bgt.n	800c2b2 <__sflush_r+0xf6>
 800c2a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2aa:	f04f 30ff 	mov.w	r0, #4294967295
 800c2ae:	81a3      	strh	r3, [r4, #12]
 800c2b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2b2:	4407      	add	r7, r0
 800c2b4:	1a36      	subs	r6, r6, r0
 800c2b6:	e7e9      	b.n	800c28c <__sflush_r+0xd0>
 800c2b8:	20400001 	.word	0x20400001

0800c2bc <_fflush_r>:
 800c2bc:	b538      	push	{r3, r4, r5, lr}
 800c2be:	690b      	ldr	r3, [r1, #16]
 800c2c0:	4605      	mov	r5, r0
 800c2c2:	460c      	mov	r4, r1
 800c2c4:	b913      	cbnz	r3, 800c2cc <_fflush_r+0x10>
 800c2c6:	2500      	movs	r5, #0
 800c2c8:	4628      	mov	r0, r5
 800c2ca:	bd38      	pop	{r3, r4, r5, pc}
 800c2cc:	b118      	cbz	r0, 800c2d6 <_fflush_r+0x1a>
 800c2ce:	6a03      	ldr	r3, [r0, #32]
 800c2d0:	b90b      	cbnz	r3, 800c2d6 <_fflush_r+0x1a>
 800c2d2:	f7fd fabb 	bl	800984c <__sinit>
 800c2d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d0f3      	beq.n	800c2c6 <_fflush_r+0xa>
 800c2de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c2e0:	07d0      	lsls	r0, r2, #31
 800c2e2:	d404      	bmi.n	800c2ee <_fflush_r+0x32>
 800c2e4:	0599      	lsls	r1, r3, #22
 800c2e6:	d402      	bmi.n	800c2ee <_fflush_r+0x32>
 800c2e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c2ea:	f7fd fbf0 	bl	8009ace <__retarget_lock_acquire_recursive>
 800c2ee:	4628      	mov	r0, r5
 800c2f0:	4621      	mov	r1, r4
 800c2f2:	f7ff ff63 	bl	800c1bc <__sflush_r>
 800c2f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c2f8:	4605      	mov	r5, r0
 800c2fa:	07da      	lsls	r2, r3, #31
 800c2fc:	d4e4      	bmi.n	800c2c8 <_fflush_r+0xc>
 800c2fe:	89a3      	ldrh	r3, [r4, #12]
 800c300:	059b      	lsls	r3, r3, #22
 800c302:	d4e1      	bmi.n	800c2c8 <_fflush_r+0xc>
 800c304:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c306:	f7fd fbe3 	bl	8009ad0 <__retarget_lock_release_recursive>
 800c30a:	e7dd      	b.n	800c2c8 <_fflush_r+0xc>

0800c30c <memmove>:
 800c30c:	4288      	cmp	r0, r1
 800c30e:	b510      	push	{r4, lr}
 800c310:	eb01 0402 	add.w	r4, r1, r2
 800c314:	d902      	bls.n	800c31c <memmove+0x10>
 800c316:	4284      	cmp	r4, r0
 800c318:	4623      	mov	r3, r4
 800c31a:	d807      	bhi.n	800c32c <memmove+0x20>
 800c31c:	1e43      	subs	r3, r0, #1
 800c31e:	42a1      	cmp	r1, r4
 800c320:	d008      	beq.n	800c334 <memmove+0x28>
 800c322:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c326:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c32a:	e7f8      	b.n	800c31e <memmove+0x12>
 800c32c:	4601      	mov	r1, r0
 800c32e:	4402      	add	r2, r0
 800c330:	428a      	cmp	r2, r1
 800c332:	d100      	bne.n	800c336 <memmove+0x2a>
 800c334:	bd10      	pop	{r4, pc}
 800c336:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c33a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c33e:	e7f7      	b.n	800c330 <memmove+0x24>

0800c340 <_sbrk_r>:
 800c340:	b538      	push	{r3, r4, r5, lr}
 800c342:	2300      	movs	r3, #0
 800c344:	4d05      	ldr	r5, [pc, #20]	@ (800c35c <_sbrk_r+0x1c>)
 800c346:	4604      	mov	r4, r0
 800c348:	4608      	mov	r0, r1
 800c34a:	602b      	str	r3, [r5, #0]
 800c34c:	f7f5 fee8 	bl	8002120 <_sbrk>
 800c350:	1c43      	adds	r3, r0, #1
 800c352:	d102      	bne.n	800c35a <_sbrk_r+0x1a>
 800c354:	682b      	ldr	r3, [r5, #0]
 800c356:	b103      	cbz	r3, 800c35a <_sbrk_r+0x1a>
 800c358:	6023      	str	r3, [r4, #0]
 800c35a:	bd38      	pop	{r3, r4, r5, pc}
 800c35c:	20002244 	.word	0x20002244

0800c360 <nan>:
 800c360:	2000      	movs	r0, #0
 800c362:	4901      	ldr	r1, [pc, #4]	@ (800c368 <nan+0x8>)
 800c364:	4770      	bx	lr
 800c366:	bf00      	nop
 800c368:	7ff80000 	.word	0x7ff80000

0800c36c <__assert_func>:
 800c36c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c36e:	4614      	mov	r4, r2
 800c370:	461a      	mov	r2, r3
 800c372:	4b09      	ldr	r3, [pc, #36]	@ (800c398 <__assert_func+0x2c>)
 800c374:	4605      	mov	r5, r0
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	68d8      	ldr	r0, [r3, #12]
 800c37a:	b14c      	cbz	r4, 800c390 <__assert_func+0x24>
 800c37c:	4b07      	ldr	r3, [pc, #28]	@ (800c39c <__assert_func+0x30>)
 800c37e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c382:	9100      	str	r1, [sp, #0]
 800c384:	462b      	mov	r3, r5
 800c386:	4906      	ldr	r1, [pc, #24]	@ (800c3a0 <__assert_func+0x34>)
 800c388:	f000 fba8 	bl	800cadc <fiprintf>
 800c38c:	f000 fbb8 	bl	800cb00 <abort>
 800c390:	4b04      	ldr	r3, [pc, #16]	@ (800c3a4 <__assert_func+0x38>)
 800c392:	461c      	mov	r4, r3
 800c394:	e7f3      	b.n	800c37e <__assert_func+0x12>
 800c396:	bf00      	nop
 800c398:	2000001c 	.word	0x2000001c
 800c39c:	0800d4f5 	.word	0x0800d4f5
 800c3a0:	0800d502 	.word	0x0800d502
 800c3a4:	0800d530 	.word	0x0800d530

0800c3a8 <_calloc_r>:
 800c3a8:	b570      	push	{r4, r5, r6, lr}
 800c3aa:	fba1 5402 	umull	r5, r4, r1, r2
 800c3ae:	b934      	cbnz	r4, 800c3be <_calloc_r+0x16>
 800c3b0:	4629      	mov	r1, r5
 800c3b2:	f7fe fa7f 	bl	800a8b4 <_malloc_r>
 800c3b6:	4606      	mov	r6, r0
 800c3b8:	b928      	cbnz	r0, 800c3c6 <_calloc_r+0x1e>
 800c3ba:	4630      	mov	r0, r6
 800c3bc:	bd70      	pop	{r4, r5, r6, pc}
 800c3be:	220c      	movs	r2, #12
 800c3c0:	2600      	movs	r6, #0
 800c3c2:	6002      	str	r2, [r0, #0]
 800c3c4:	e7f9      	b.n	800c3ba <_calloc_r+0x12>
 800c3c6:	462a      	mov	r2, r5
 800c3c8:	4621      	mov	r1, r4
 800c3ca:	f7fd fada 	bl	8009982 <memset>
 800c3ce:	e7f4      	b.n	800c3ba <_calloc_r+0x12>

0800c3d0 <rshift>:
 800c3d0:	6903      	ldr	r3, [r0, #16]
 800c3d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c3d6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c3da:	f100 0414 	add.w	r4, r0, #20
 800c3de:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c3e2:	dd46      	ble.n	800c472 <rshift+0xa2>
 800c3e4:	f011 011f 	ands.w	r1, r1, #31
 800c3e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c3ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c3f0:	d10c      	bne.n	800c40c <rshift+0x3c>
 800c3f2:	4629      	mov	r1, r5
 800c3f4:	f100 0710 	add.w	r7, r0, #16
 800c3f8:	42b1      	cmp	r1, r6
 800c3fa:	d335      	bcc.n	800c468 <rshift+0x98>
 800c3fc:	1a9b      	subs	r3, r3, r2
 800c3fe:	009b      	lsls	r3, r3, #2
 800c400:	1eea      	subs	r2, r5, #3
 800c402:	4296      	cmp	r6, r2
 800c404:	bf38      	it	cc
 800c406:	2300      	movcc	r3, #0
 800c408:	4423      	add	r3, r4
 800c40a:	e015      	b.n	800c438 <rshift+0x68>
 800c40c:	46a1      	mov	r9, r4
 800c40e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c412:	f1c1 0820 	rsb	r8, r1, #32
 800c416:	40cf      	lsrs	r7, r1
 800c418:	f105 0e04 	add.w	lr, r5, #4
 800c41c:	4576      	cmp	r6, lr
 800c41e:	46f4      	mov	ip, lr
 800c420:	d816      	bhi.n	800c450 <rshift+0x80>
 800c422:	1a9a      	subs	r2, r3, r2
 800c424:	0092      	lsls	r2, r2, #2
 800c426:	3a04      	subs	r2, #4
 800c428:	3501      	adds	r5, #1
 800c42a:	42ae      	cmp	r6, r5
 800c42c:	bf38      	it	cc
 800c42e:	2200      	movcc	r2, #0
 800c430:	18a3      	adds	r3, r4, r2
 800c432:	50a7      	str	r7, [r4, r2]
 800c434:	b107      	cbz	r7, 800c438 <rshift+0x68>
 800c436:	3304      	adds	r3, #4
 800c438:	42a3      	cmp	r3, r4
 800c43a:	eba3 0204 	sub.w	r2, r3, r4
 800c43e:	bf08      	it	eq
 800c440:	2300      	moveq	r3, #0
 800c442:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c446:	6102      	str	r2, [r0, #16]
 800c448:	bf08      	it	eq
 800c44a:	6143      	streq	r3, [r0, #20]
 800c44c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c450:	f8dc c000 	ldr.w	ip, [ip]
 800c454:	fa0c fc08 	lsl.w	ip, ip, r8
 800c458:	ea4c 0707 	orr.w	r7, ip, r7
 800c45c:	f849 7b04 	str.w	r7, [r9], #4
 800c460:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c464:	40cf      	lsrs	r7, r1
 800c466:	e7d9      	b.n	800c41c <rshift+0x4c>
 800c468:	f851 cb04 	ldr.w	ip, [r1], #4
 800c46c:	f847 cf04 	str.w	ip, [r7, #4]!
 800c470:	e7c2      	b.n	800c3f8 <rshift+0x28>
 800c472:	4623      	mov	r3, r4
 800c474:	e7e0      	b.n	800c438 <rshift+0x68>

0800c476 <__hexdig_fun>:
 800c476:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c47a:	2b09      	cmp	r3, #9
 800c47c:	d802      	bhi.n	800c484 <__hexdig_fun+0xe>
 800c47e:	3820      	subs	r0, #32
 800c480:	b2c0      	uxtb	r0, r0
 800c482:	4770      	bx	lr
 800c484:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c488:	2b05      	cmp	r3, #5
 800c48a:	d801      	bhi.n	800c490 <__hexdig_fun+0x1a>
 800c48c:	3847      	subs	r0, #71	@ 0x47
 800c48e:	e7f7      	b.n	800c480 <__hexdig_fun+0xa>
 800c490:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c494:	2b05      	cmp	r3, #5
 800c496:	d801      	bhi.n	800c49c <__hexdig_fun+0x26>
 800c498:	3827      	subs	r0, #39	@ 0x27
 800c49a:	e7f1      	b.n	800c480 <__hexdig_fun+0xa>
 800c49c:	2000      	movs	r0, #0
 800c49e:	4770      	bx	lr

0800c4a0 <__gethex>:
 800c4a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4a4:	468a      	mov	sl, r1
 800c4a6:	4690      	mov	r8, r2
 800c4a8:	b085      	sub	sp, #20
 800c4aa:	9302      	str	r3, [sp, #8]
 800c4ac:	680b      	ldr	r3, [r1, #0]
 800c4ae:	9001      	str	r0, [sp, #4]
 800c4b0:	1c9c      	adds	r4, r3, #2
 800c4b2:	46a1      	mov	r9, r4
 800c4b4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c4b8:	2830      	cmp	r0, #48	@ 0x30
 800c4ba:	d0fa      	beq.n	800c4b2 <__gethex+0x12>
 800c4bc:	eba9 0303 	sub.w	r3, r9, r3
 800c4c0:	f1a3 0b02 	sub.w	fp, r3, #2
 800c4c4:	f7ff ffd7 	bl	800c476 <__hexdig_fun>
 800c4c8:	4605      	mov	r5, r0
 800c4ca:	2800      	cmp	r0, #0
 800c4cc:	d168      	bne.n	800c5a0 <__gethex+0x100>
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	4648      	mov	r0, r9
 800c4d2:	499f      	ldr	r1, [pc, #636]	@ (800c750 <__gethex+0x2b0>)
 800c4d4:	f7fd fa5d 	bl	8009992 <strncmp>
 800c4d8:	4607      	mov	r7, r0
 800c4da:	2800      	cmp	r0, #0
 800c4dc:	d167      	bne.n	800c5ae <__gethex+0x10e>
 800c4de:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c4e2:	4626      	mov	r6, r4
 800c4e4:	f7ff ffc7 	bl	800c476 <__hexdig_fun>
 800c4e8:	2800      	cmp	r0, #0
 800c4ea:	d062      	beq.n	800c5b2 <__gethex+0x112>
 800c4ec:	4623      	mov	r3, r4
 800c4ee:	7818      	ldrb	r0, [r3, #0]
 800c4f0:	4699      	mov	r9, r3
 800c4f2:	2830      	cmp	r0, #48	@ 0x30
 800c4f4:	f103 0301 	add.w	r3, r3, #1
 800c4f8:	d0f9      	beq.n	800c4ee <__gethex+0x4e>
 800c4fa:	f7ff ffbc 	bl	800c476 <__hexdig_fun>
 800c4fe:	fab0 f580 	clz	r5, r0
 800c502:	f04f 0b01 	mov.w	fp, #1
 800c506:	096d      	lsrs	r5, r5, #5
 800c508:	464a      	mov	r2, r9
 800c50a:	4616      	mov	r6, r2
 800c50c:	7830      	ldrb	r0, [r6, #0]
 800c50e:	3201      	adds	r2, #1
 800c510:	f7ff ffb1 	bl	800c476 <__hexdig_fun>
 800c514:	2800      	cmp	r0, #0
 800c516:	d1f8      	bne.n	800c50a <__gethex+0x6a>
 800c518:	2201      	movs	r2, #1
 800c51a:	4630      	mov	r0, r6
 800c51c:	498c      	ldr	r1, [pc, #560]	@ (800c750 <__gethex+0x2b0>)
 800c51e:	f7fd fa38 	bl	8009992 <strncmp>
 800c522:	2800      	cmp	r0, #0
 800c524:	d13f      	bne.n	800c5a6 <__gethex+0x106>
 800c526:	b944      	cbnz	r4, 800c53a <__gethex+0x9a>
 800c528:	1c74      	adds	r4, r6, #1
 800c52a:	4622      	mov	r2, r4
 800c52c:	4616      	mov	r6, r2
 800c52e:	7830      	ldrb	r0, [r6, #0]
 800c530:	3201      	adds	r2, #1
 800c532:	f7ff ffa0 	bl	800c476 <__hexdig_fun>
 800c536:	2800      	cmp	r0, #0
 800c538:	d1f8      	bne.n	800c52c <__gethex+0x8c>
 800c53a:	1ba4      	subs	r4, r4, r6
 800c53c:	00a7      	lsls	r7, r4, #2
 800c53e:	7833      	ldrb	r3, [r6, #0]
 800c540:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c544:	2b50      	cmp	r3, #80	@ 0x50
 800c546:	d13e      	bne.n	800c5c6 <__gethex+0x126>
 800c548:	7873      	ldrb	r3, [r6, #1]
 800c54a:	2b2b      	cmp	r3, #43	@ 0x2b
 800c54c:	d033      	beq.n	800c5b6 <__gethex+0x116>
 800c54e:	2b2d      	cmp	r3, #45	@ 0x2d
 800c550:	d034      	beq.n	800c5bc <__gethex+0x11c>
 800c552:	2400      	movs	r4, #0
 800c554:	1c71      	adds	r1, r6, #1
 800c556:	7808      	ldrb	r0, [r1, #0]
 800c558:	f7ff ff8d 	bl	800c476 <__hexdig_fun>
 800c55c:	1e43      	subs	r3, r0, #1
 800c55e:	b2db      	uxtb	r3, r3
 800c560:	2b18      	cmp	r3, #24
 800c562:	d830      	bhi.n	800c5c6 <__gethex+0x126>
 800c564:	f1a0 0210 	sub.w	r2, r0, #16
 800c568:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c56c:	f7ff ff83 	bl	800c476 <__hexdig_fun>
 800c570:	f100 3cff 	add.w	ip, r0, #4294967295
 800c574:	fa5f fc8c 	uxtb.w	ip, ip
 800c578:	f1bc 0f18 	cmp.w	ip, #24
 800c57c:	f04f 030a 	mov.w	r3, #10
 800c580:	d91e      	bls.n	800c5c0 <__gethex+0x120>
 800c582:	b104      	cbz	r4, 800c586 <__gethex+0xe6>
 800c584:	4252      	negs	r2, r2
 800c586:	4417      	add	r7, r2
 800c588:	f8ca 1000 	str.w	r1, [sl]
 800c58c:	b1ed      	cbz	r5, 800c5ca <__gethex+0x12a>
 800c58e:	f1bb 0f00 	cmp.w	fp, #0
 800c592:	bf0c      	ite	eq
 800c594:	2506      	moveq	r5, #6
 800c596:	2500      	movne	r5, #0
 800c598:	4628      	mov	r0, r5
 800c59a:	b005      	add	sp, #20
 800c59c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5a0:	2500      	movs	r5, #0
 800c5a2:	462c      	mov	r4, r5
 800c5a4:	e7b0      	b.n	800c508 <__gethex+0x68>
 800c5a6:	2c00      	cmp	r4, #0
 800c5a8:	d1c7      	bne.n	800c53a <__gethex+0x9a>
 800c5aa:	4627      	mov	r7, r4
 800c5ac:	e7c7      	b.n	800c53e <__gethex+0x9e>
 800c5ae:	464e      	mov	r6, r9
 800c5b0:	462f      	mov	r7, r5
 800c5b2:	2501      	movs	r5, #1
 800c5b4:	e7c3      	b.n	800c53e <__gethex+0x9e>
 800c5b6:	2400      	movs	r4, #0
 800c5b8:	1cb1      	adds	r1, r6, #2
 800c5ba:	e7cc      	b.n	800c556 <__gethex+0xb6>
 800c5bc:	2401      	movs	r4, #1
 800c5be:	e7fb      	b.n	800c5b8 <__gethex+0x118>
 800c5c0:	fb03 0002 	mla	r0, r3, r2, r0
 800c5c4:	e7ce      	b.n	800c564 <__gethex+0xc4>
 800c5c6:	4631      	mov	r1, r6
 800c5c8:	e7de      	b.n	800c588 <__gethex+0xe8>
 800c5ca:	4629      	mov	r1, r5
 800c5cc:	eba6 0309 	sub.w	r3, r6, r9
 800c5d0:	3b01      	subs	r3, #1
 800c5d2:	2b07      	cmp	r3, #7
 800c5d4:	dc0a      	bgt.n	800c5ec <__gethex+0x14c>
 800c5d6:	9801      	ldr	r0, [sp, #4]
 800c5d8:	f7fe f9f8 	bl	800a9cc <_Balloc>
 800c5dc:	4604      	mov	r4, r0
 800c5de:	b940      	cbnz	r0, 800c5f2 <__gethex+0x152>
 800c5e0:	4602      	mov	r2, r0
 800c5e2:	21e4      	movs	r1, #228	@ 0xe4
 800c5e4:	4b5b      	ldr	r3, [pc, #364]	@ (800c754 <__gethex+0x2b4>)
 800c5e6:	485c      	ldr	r0, [pc, #368]	@ (800c758 <__gethex+0x2b8>)
 800c5e8:	f7ff fec0 	bl	800c36c <__assert_func>
 800c5ec:	3101      	adds	r1, #1
 800c5ee:	105b      	asrs	r3, r3, #1
 800c5f0:	e7ef      	b.n	800c5d2 <__gethex+0x132>
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	f100 0a14 	add.w	sl, r0, #20
 800c5f8:	4655      	mov	r5, sl
 800c5fa:	469b      	mov	fp, r3
 800c5fc:	45b1      	cmp	r9, r6
 800c5fe:	d337      	bcc.n	800c670 <__gethex+0x1d0>
 800c600:	f845 bb04 	str.w	fp, [r5], #4
 800c604:	eba5 050a 	sub.w	r5, r5, sl
 800c608:	10ad      	asrs	r5, r5, #2
 800c60a:	6125      	str	r5, [r4, #16]
 800c60c:	4658      	mov	r0, fp
 800c60e:	f7fe facf 	bl	800abb0 <__hi0bits>
 800c612:	016d      	lsls	r5, r5, #5
 800c614:	f8d8 6000 	ldr.w	r6, [r8]
 800c618:	1a2d      	subs	r5, r5, r0
 800c61a:	42b5      	cmp	r5, r6
 800c61c:	dd54      	ble.n	800c6c8 <__gethex+0x228>
 800c61e:	1bad      	subs	r5, r5, r6
 800c620:	4629      	mov	r1, r5
 800c622:	4620      	mov	r0, r4
 800c624:	f7fe fe51 	bl	800b2ca <__any_on>
 800c628:	4681      	mov	r9, r0
 800c62a:	b178      	cbz	r0, 800c64c <__gethex+0x1ac>
 800c62c:	f04f 0901 	mov.w	r9, #1
 800c630:	1e6b      	subs	r3, r5, #1
 800c632:	1159      	asrs	r1, r3, #5
 800c634:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c638:	f003 021f 	and.w	r2, r3, #31
 800c63c:	fa09 f202 	lsl.w	r2, r9, r2
 800c640:	420a      	tst	r2, r1
 800c642:	d003      	beq.n	800c64c <__gethex+0x1ac>
 800c644:	454b      	cmp	r3, r9
 800c646:	dc36      	bgt.n	800c6b6 <__gethex+0x216>
 800c648:	f04f 0902 	mov.w	r9, #2
 800c64c:	4629      	mov	r1, r5
 800c64e:	4620      	mov	r0, r4
 800c650:	f7ff febe 	bl	800c3d0 <rshift>
 800c654:	442f      	add	r7, r5
 800c656:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c65a:	42bb      	cmp	r3, r7
 800c65c:	da42      	bge.n	800c6e4 <__gethex+0x244>
 800c65e:	4621      	mov	r1, r4
 800c660:	9801      	ldr	r0, [sp, #4]
 800c662:	f7fe f9f3 	bl	800aa4c <_Bfree>
 800c666:	2300      	movs	r3, #0
 800c668:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c66a:	25a3      	movs	r5, #163	@ 0xa3
 800c66c:	6013      	str	r3, [r2, #0]
 800c66e:	e793      	b.n	800c598 <__gethex+0xf8>
 800c670:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c674:	2a2e      	cmp	r2, #46	@ 0x2e
 800c676:	d012      	beq.n	800c69e <__gethex+0x1fe>
 800c678:	2b20      	cmp	r3, #32
 800c67a:	d104      	bne.n	800c686 <__gethex+0x1e6>
 800c67c:	f845 bb04 	str.w	fp, [r5], #4
 800c680:	f04f 0b00 	mov.w	fp, #0
 800c684:	465b      	mov	r3, fp
 800c686:	7830      	ldrb	r0, [r6, #0]
 800c688:	9303      	str	r3, [sp, #12]
 800c68a:	f7ff fef4 	bl	800c476 <__hexdig_fun>
 800c68e:	9b03      	ldr	r3, [sp, #12]
 800c690:	f000 000f 	and.w	r0, r0, #15
 800c694:	4098      	lsls	r0, r3
 800c696:	ea4b 0b00 	orr.w	fp, fp, r0
 800c69a:	3304      	adds	r3, #4
 800c69c:	e7ae      	b.n	800c5fc <__gethex+0x15c>
 800c69e:	45b1      	cmp	r9, r6
 800c6a0:	d8ea      	bhi.n	800c678 <__gethex+0x1d8>
 800c6a2:	2201      	movs	r2, #1
 800c6a4:	4630      	mov	r0, r6
 800c6a6:	492a      	ldr	r1, [pc, #168]	@ (800c750 <__gethex+0x2b0>)
 800c6a8:	9303      	str	r3, [sp, #12]
 800c6aa:	f7fd f972 	bl	8009992 <strncmp>
 800c6ae:	9b03      	ldr	r3, [sp, #12]
 800c6b0:	2800      	cmp	r0, #0
 800c6b2:	d1e1      	bne.n	800c678 <__gethex+0x1d8>
 800c6b4:	e7a2      	b.n	800c5fc <__gethex+0x15c>
 800c6b6:	4620      	mov	r0, r4
 800c6b8:	1ea9      	subs	r1, r5, #2
 800c6ba:	f7fe fe06 	bl	800b2ca <__any_on>
 800c6be:	2800      	cmp	r0, #0
 800c6c0:	d0c2      	beq.n	800c648 <__gethex+0x1a8>
 800c6c2:	f04f 0903 	mov.w	r9, #3
 800c6c6:	e7c1      	b.n	800c64c <__gethex+0x1ac>
 800c6c8:	da09      	bge.n	800c6de <__gethex+0x23e>
 800c6ca:	1b75      	subs	r5, r6, r5
 800c6cc:	4621      	mov	r1, r4
 800c6ce:	462a      	mov	r2, r5
 800c6d0:	9801      	ldr	r0, [sp, #4]
 800c6d2:	f7fe fbcb 	bl	800ae6c <__lshift>
 800c6d6:	4604      	mov	r4, r0
 800c6d8:	1b7f      	subs	r7, r7, r5
 800c6da:	f100 0a14 	add.w	sl, r0, #20
 800c6de:	f04f 0900 	mov.w	r9, #0
 800c6e2:	e7b8      	b.n	800c656 <__gethex+0x1b6>
 800c6e4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c6e8:	42bd      	cmp	r5, r7
 800c6ea:	dd6f      	ble.n	800c7cc <__gethex+0x32c>
 800c6ec:	1bed      	subs	r5, r5, r7
 800c6ee:	42ae      	cmp	r6, r5
 800c6f0:	dc34      	bgt.n	800c75c <__gethex+0x2bc>
 800c6f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c6f6:	2b02      	cmp	r3, #2
 800c6f8:	d022      	beq.n	800c740 <__gethex+0x2a0>
 800c6fa:	2b03      	cmp	r3, #3
 800c6fc:	d024      	beq.n	800c748 <__gethex+0x2a8>
 800c6fe:	2b01      	cmp	r3, #1
 800c700:	d115      	bne.n	800c72e <__gethex+0x28e>
 800c702:	42ae      	cmp	r6, r5
 800c704:	d113      	bne.n	800c72e <__gethex+0x28e>
 800c706:	2e01      	cmp	r6, #1
 800c708:	d10b      	bne.n	800c722 <__gethex+0x282>
 800c70a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c70e:	9a02      	ldr	r2, [sp, #8]
 800c710:	2562      	movs	r5, #98	@ 0x62
 800c712:	6013      	str	r3, [r2, #0]
 800c714:	2301      	movs	r3, #1
 800c716:	6123      	str	r3, [r4, #16]
 800c718:	f8ca 3000 	str.w	r3, [sl]
 800c71c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c71e:	601c      	str	r4, [r3, #0]
 800c720:	e73a      	b.n	800c598 <__gethex+0xf8>
 800c722:	4620      	mov	r0, r4
 800c724:	1e71      	subs	r1, r6, #1
 800c726:	f7fe fdd0 	bl	800b2ca <__any_on>
 800c72a:	2800      	cmp	r0, #0
 800c72c:	d1ed      	bne.n	800c70a <__gethex+0x26a>
 800c72e:	4621      	mov	r1, r4
 800c730:	9801      	ldr	r0, [sp, #4]
 800c732:	f7fe f98b 	bl	800aa4c <_Bfree>
 800c736:	2300      	movs	r3, #0
 800c738:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c73a:	2550      	movs	r5, #80	@ 0x50
 800c73c:	6013      	str	r3, [r2, #0]
 800c73e:	e72b      	b.n	800c598 <__gethex+0xf8>
 800c740:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c742:	2b00      	cmp	r3, #0
 800c744:	d1f3      	bne.n	800c72e <__gethex+0x28e>
 800c746:	e7e0      	b.n	800c70a <__gethex+0x26a>
 800c748:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d1dd      	bne.n	800c70a <__gethex+0x26a>
 800c74e:	e7ee      	b.n	800c72e <__gethex+0x28e>
 800c750:	0800d4da 	.word	0x0800d4da
 800c754:	0800d470 	.word	0x0800d470
 800c758:	0800d531 	.word	0x0800d531
 800c75c:	1e6f      	subs	r7, r5, #1
 800c75e:	f1b9 0f00 	cmp.w	r9, #0
 800c762:	d130      	bne.n	800c7c6 <__gethex+0x326>
 800c764:	b127      	cbz	r7, 800c770 <__gethex+0x2d0>
 800c766:	4639      	mov	r1, r7
 800c768:	4620      	mov	r0, r4
 800c76a:	f7fe fdae 	bl	800b2ca <__any_on>
 800c76e:	4681      	mov	r9, r0
 800c770:	2301      	movs	r3, #1
 800c772:	4629      	mov	r1, r5
 800c774:	1b76      	subs	r6, r6, r5
 800c776:	2502      	movs	r5, #2
 800c778:	117a      	asrs	r2, r7, #5
 800c77a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c77e:	f007 071f 	and.w	r7, r7, #31
 800c782:	40bb      	lsls	r3, r7
 800c784:	4213      	tst	r3, r2
 800c786:	4620      	mov	r0, r4
 800c788:	bf18      	it	ne
 800c78a:	f049 0902 	orrne.w	r9, r9, #2
 800c78e:	f7ff fe1f 	bl	800c3d0 <rshift>
 800c792:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c796:	f1b9 0f00 	cmp.w	r9, #0
 800c79a:	d047      	beq.n	800c82c <__gethex+0x38c>
 800c79c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c7a0:	2b02      	cmp	r3, #2
 800c7a2:	d015      	beq.n	800c7d0 <__gethex+0x330>
 800c7a4:	2b03      	cmp	r3, #3
 800c7a6:	d017      	beq.n	800c7d8 <__gethex+0x338>
 800c7a8:	2b01      	cmp	r3, #1
 800c7aa:	d109      	bne.n	800c7c0 <__gethex+0x320>
 800c7ac:	f019 0f02 	tst.w	r9, #2
 800c7b0:	d006      	beq.n	800c7c0 <__gethex+0x320>
 800c7b2:	f8da 3000 	ldr.w	r3, [sl]
 800c7b6:	ea49 0903 	orr.w	r9, r9, r3
 800c7ba:	f019 0f01 	tst.w	r9, #1
 800c7be:	d10e      	bne.n	800c7de <__gethex+0x33e>
 800c7c0:	f045 0510 	orr.w	r5, r5, #16
 800c7c4:	e032      	b.n	800c82c <__gethex+0x38c>
 800c7c6:	f04f 0901 	mov.w	r9, #1
 800c7ca:	e7d1      	b.n	800c770 <__gethex+0x2d0>
 800c7cc:	2501      	movs	r5, #1
 800c7ce:	e7e2      	b.n	800c796 <__gethex+0x2f6>
 800c7d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7d2:	f1c3 0301 	rsb	r3, r3, #1
 800c7d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c7d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d0f0      	beq.n	800c7c0 <__gethex+0x320>
 800c7de:	f04f 0c00 	mov.w	ip, #0
 800c7e2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c7e6:	f104 0314 	add.w	r3, r4, #20
 800c7ea:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c7ee:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7f8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c7fc:	d01b      	beq.n	800c836 <__gethex+0x396>
 800c7fe:	3201      	adds	r2, #1
 800c800:	6002      	str	r2, [r0, #0]
 800c802:	2d02      	cmp	r5, #2
 800c804:	f104 0314 	add.w	r3, r4, #20
 800c808:	d13c      	bne.n	800c884 <__gethex+0x3e4>
 800c80a:	f8d8 2000 	ldr.w	r2, [r8]
 800c80e:	3a01      	subs	r2, #1
 800c810:	42b2      	cmp	r2, r6
 800c812:	d109      	bne.n	800c828 <__gethex+0x388>
 800c814:	2201      	movs	r2, #1
 800c816:	1171      	asrs	r1, r6, #5
 800c818:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c81c:	f006 061f 	and.w	r6, r6, #31
 800c820:	fa02 f606 	lsl.w	r6, r2, r6
 800c824:	421e      	tst	r6, r3
 800c826:	d13a      	bne.n	800c89e <__gethex+0x3fe>
 800c828:	f045 0520 	orr.w	r5, r5, #32
 800c82c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c82e:	601c      	str	r4, [r3, #0]
 800c830:	9b02      	ldr	r3, [sp, #8]
 800c832:	601f      	str	r7, [r3, #0]
 800c834:	e6b0      	b.n	800c598 <__gethex+0xf8>
 800c836:	4299      	cmp	r1, r3
 800c838:	f843 cc04 	str.w	ip, [r3, #-4]
 800c83c:	d8d9      	bhi.n	800c7f2 <__gethex+0x352>
 800c83e:	68a3      	ldr	r3, [r4, #8]
 800c840:	459b      	cmp	fp, r3
 800c842:	db17      	blt.n	800c874 <__gethex+0x3d4>
 800c844:	6861      	ldr	r1, [r4, #4]
 800c846:	9801      	ldr	r0, [sp, #4]
 800c848:	3101      	adds	r1, #1
 800c84a:	f7fe f8bf 	bl	800a9cc <_Balloc>
 800c84e:	4681      	mov	r9, r0
 800c850:	b918      	cbnz	r0, 800c85a <__gethex+0x3ba>
 800c852:	4602      	mov	r2, r0
 800c854:	2184      	movs	r1, #132	@ 0x84
 800c856:	4b19      	ldr	r3, [pc, #100]	@ (800c8bc <__gethex+0x41c>)
 800c858:	e6c5      	b.n	800c5e6 <__gethex+0x146>
 800c85a:	6922      	ldr	r2, [r4, #16]
 800c85c:	f104 010c 	add.w	r1, r4, #12
 800c860:	3202      	adds	r2, #2
 800c862:	0092      	lsls	r2, r2, #2
 800c864:	300c      	adds	r0, #12
 800c866:	f7fd f942 	bl	8009aee <memcpy>
 800c86a:	4621      	mov	r1, r4
 800c86c:	9801      	ldr	r0, [sp, #4]
 800c86e:	f7fe f8ed 	bl	800aa4c <_Bfree>
 800c872:	464c      	mov	r4, r9
 800c874:	6923      	ldr	r3, [r4, #16]
 800c876:	1c5a      	adds	r2, r3, #1
 800c878:	6122      	str	r2, [r4, #16]
 800c87a:	2201      	movs	r2, #1
 800c87c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c880:	615a      	str	r2, [r3, #20]
 800c882:	e7be      	b.n	800c802 <__gethex+0x362>
 800c884:	6922      	ldr	r2, [r4, #16]
 800c886:	455a      	cmp	r2, fp
 800c888:	dd0b      	ble.n	800c8a2 <__gethex+0x402>
 800c88a:	2101      	movs	r1, #1
 800c88c:	4620      	mov	r0, r4
 800c88e:	f7ff fd9f 	bl	800c3d0 <rshift>
 800c892:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c896:	3701      	adds	r7, #1
 800c898:	42bb      	cmp	r3, r7
 800c89a:	f6ff aee0 	blt.w	800c65e <__gethex+0x1be>
 800c89e:	2501      	movs	r5, #1
 800c8a0:	e7c2      	b.n	800c828 <__gethex+0x388>
 800c8a2:	f016 061f 	ands.w	r6, r6, #31
 800c8a6:	d0fa      	beq.n	800c89e <__gethex+0x3fe>
 800c8a8:	4453      	add	r3, sl
 800c8aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c8ae:	f7fe f97f 	bl	800abb0 <__hi0bits>
 800c8b2:	f1c6 0620 	rsb	r6, r6, #32
 800c8b6:	42b0      	cmp	r0, r6
 800c8b8:	dbe7      	blt.n	800c88a <__gethex+0x3ea>
 800c8ba:	e7f0      	b.n	800c89e <__gethex+0x3fe>
 800c8bc:	0800d470 	.word	0x0800d470

0800c8c0 <L_shift>:
 800c8c0:	f1c2 0208 	rsb	r2, r2, #8
 800c8c4:	0092      	lsls	r2, r2, #2
 800c8c6:	b570      	push	{r4, r5, r6, lr}
 800c8c8:	f1c2 0620 	rsb	r6, r2, #32
 800c8cc:	6843      	ldr	r3, [r0, #4]
 800c8ce:	6804      	ldr	r4, [r0, #0]
 800c8d0:	fa03 f506 	lsl.w	r5, r3, r6
 800c8d4:	432c      	orrs	r4, r5
 800c8d6:	40d3      	lsrs	r3, r2
 800c8d8:	6004      	str	r4, [r0, #0]
 800c8da:	f840 3f04 	str.w	r3, [r0, #4]!
 800c8de:	4288      	cmp	r0, r1
 800c8e0:	d3f4      	bcc.n	800c8cc <L_shift+0xc>
 800c8e2:	bd70      	pop	{r4, r5, r6, pc}

0800c8e4 <__match>:
 800c8e4:	b530      	push	{r4, r5, lr}
 800c8e6:	6803      	ldr	r3, [r0, #0]
 800c8e8:	3301      	adds	r3, #1
 800c8ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c8ee:	b914      	cbnz	r4, 800c8f6 <__match+0x12>
 800c8f0:	6003      	str	r3, [r0, #0]
 800c8f2:	2001      	movs	r0, #1
 800c8f4:	bd30      	pop	{r4, r5, pc}
 800c8f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8fa:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c8fe:	2d19      	cmp	r5, #25
 800c900:	bf98      	it	ls
 800c902:	3220      	addls	r2, #32
 800c904:	42a2      	cmp	r2, r4
 800c906:	d0f0      	beq.n	800c8ea <__match+0x6>
 800c908:	2000      	movs	r0, #0
 800c90a:	e7f3      	b.n	800c8f4 <__match+0x10>

0800c90c <__hexnan>:
 800c90c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c910:	2500      	movs	r5, #0
 800c912:	680b      	ldr	r3, [r1, #0]
 800c914:	4682      	mov	sl, r0
 800c916:	115e      	asrs	r6, r3, #5
 800c918:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c91c:	f013 031f 	ands.w	r3, r3, #31
 800c920:	bf18      	it	ne
 800c922:	3604      	addne	r6, #4
 800c924:	1f37      	subs	r7, r6, #4
 800c926:	4690      	mov	r8, r2
 800c928:	46b9      	mov	r9, r7
 800c92a:	463c      	mov	r4, r7
 800c92c:	46ab      	mov	fp, r5
 800c92e:	b087      	sub	sp, #28
 800c930:	6801      	ldr	r1, [r0, #0]
 800c932:	9301      	str	r3, [sp, #4]
 800c934:	f846 5c04 	str.w	r5, [r6, #-4]
 800c938:	9502      	str	r5, [sp, #8]
 800c93a:	784a      	ldrb	r2, [r1, #1]
 800c93c:	1c4b      	adds	r3, r1, #1
 800c93e:	9303      	str	r3, [sp, #12]
 800c940:	b342      	cbz	r2, 800c994 <__hexnan+0x88>
 800c942:	4610      	mov	r0, r2
 800c944:	9105      	str	r1, [sp, #20]
 800c946:	9204      	str	r2, [sp, #16]
 800c948:	f7ff fd95 	bl	800c476 <__hexdig_fun>
 800c94c:	2800      	cmp	r0, #0
 800c94e:	d151      	bne.n	800c9f4 <__hexnan+0xe8>
 800c950:	9a04      	ldr	r2, [sp, #16]
 800c952:	9905      	ldr	r1, [sp, #20]
 800c954:	2a20      	cmp	r2, #32
 800c956:	d818      	bhi.n	800c98a <__hexnan+0x7e>
 800c958:	9b02      	ldr	r3, [sp, #8]
 800c95a:	459b      	cmp	fp, r3
 800c95c:	dd13      	ble.n	800c986 <__hexnan+0x7a>
 800c95e:	454c      	cmp	r4, r9
 800c960:	d206      	bcs.n	800c970 <__hexnan+0x64>
 800c962:	2d07      	cmp	r5, #7
 800c964:	dc04      	bgt.n	800c970 <__hexnan+0x64>
 800c966:	462a      	mov	r2, r5
 800c968:	4649      	mov	r1, r9
 800c96a:	4620      	mov	r0, r4
 800c96c:	f7ff ffa8 	bl	800c8c0 <L_shift>
 800c970:	4544      	cmp	r4, r8
 800c972:	d952      	bls.n	800ca1a <__hexnan+0x10e>
 800c974:	2300      	movs	r3, #0
 800c976:	f1a4 0904 	sub.w	r9, r4, #4
 800c97a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c97e:	461d      	mov	r5, r3
 800c980:	464c      	mov	r4, r9
 800c982:	f8cd b008 	str.w	fp, [sp, #8]
 800c986:	9903      	ldr	r1, [sp, #12]
 800c988:	e7d7      	b.n	800c93a <__hexnan+0x2e>
 800c98a:	2a29      	cmp	r2, #41	@ 0x29
 800c98c:	d157      	bne.n	800ca3e <__hexnan+0x132>
 800c98e:	3102      	adds	r1, #2
 800c990:	f8ca 1000 	str.w	r1, [sl]
 800c994:	f1bb 0f00 	cmp.w	fp, #0
 800c998:	d051      	beq.n	800ca3e <__hexnan+0x132>
 800c99a:	454c      	cmp	r4, r9
 800c99c:	d206      	bcs.n	800c9ac <__hexnan+0xa0>
 800c99e:	2d07      	cmp	r5, #7
 800c9a0:	dc04      	bgt.n	800c9ac <__hexnan+0xa0>
 800c9a2:	462a      	mov	r2, r5
 800c9a4:	4649      	mov	r1, r9
 800c9a6:	4620      	mov	r0, r4
 800c9a8:	f7ff ff8a 	bl	800c8c0 <L_shift>
 800c9ac:	4544      	cmp	r4, r8
 800c9ae:	d936      	bls.n	800ca1e <__hexnan+0x112>
 800c9b0:	4623      	mov	r3, r4
 800c9b2:	f1a8 0204 	sub.w	r2, r8, #4
 800c9b6:	f853 1b04 	ldr.w	r1, [r3], #4
 800c9ba:	429f      	cmp	r7, r3
 800c9bc:	f842 1f04 	str.w	r1, [r2, #4]!
 800c9c0:	d2f9      	bcs.n	800c9b6 <__hexnan+0xaa>
 800c9c2:	1b3b      	subs	r3, r7, r4
 800c9c4:	f023 0303 	bic.w	r3, r3, #3
 800c9c8:	3304      	adds	r3, #4
 800c9ca:	3401      	adds	r4, #1
 800c9cc:	3e03      	subs	r6, #3
 800c9ce:	42b4      	cmp	r4, r6
 800c9d0:	bf88      	it	hi
 800c9d2:	2304      	movhi	r3, #4
 800c9d4:	2200      	movs	r2, #0
 800c9d6:	4443      	add	r3, r8
 800c9d8:	f843 2b04 	str.w	r2, [r3], #4
 800c9dc:	429f      	cmp	r7, r3
 800c9de:	d2fb      	bcs.n	800c9d8 <__hexnan+0xcc>
 800c9e0:	683b      	ldr	r3, [r7, #0]
 800c9e2:	b91b      	cbnz	r3, 800c9ec <__hexnan+0xe0>
 800c9e4:	4547      	cmp	r7, r8
 800c9e6:	d128      	bne.n	800ca3a <__hexnan+0x12e>
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	603b      	str	r3, [r7, #0]
 800c9ec:	2005      	movs	r0, #5
 800c9ee:	b007      	add	sp, #28
 800c9f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9f4:	3501      	adds	r5, #1
 800c9f6:	2d08      	cmp	r5, #8
 800c9f8:	f10b 0b01 	add.w	fp, fp, #1
 800c9fc:	dd06      	ble.n	800ca0c <__hexnan+0x100>
 800c9fe:	4544      	cmp	r4, r8
 800ca00:	d9c1      	bls.n	800c986 <__hexnan+0x7a>
 800ca02:	2300      	movs	r3, #0
 800ca04:	2501      	movs	r5, #1
 800ca06:	f844 3c04 	str.w	r3, [r4, #-4]
 800ca0a:	3c04      	subs	r4, #4
 800ca0c:	6822      	ldr	r2, [r4, #0]
 800ca0e:	f000 000f 	and.w	r0, r0, #15
 800ca12:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ca16:	6020      	str	r0, [r4, #0]
 800ca18:	e7b5      	b.n	800c986 <__hexnan+0x7a>
 800ca1a:	2508      	movs	r5, #8
 800ca1c:	e7b3      	b.n	800c986 <__hexnan+0x7a>
 800ca1e:	9b01      	ldr	r3, [sp, #4]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d0dd      	beq.n	800c9e0 <__hexnan+0xd4>
 800ca24:	f04f 32ff 	mov.w	r2, #4294967295
 800ca28:	f1c3 0320 	rsb	r3, r3, #32
 800ca2c:	40da      	lsrs	r2, r3
 800ca2e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ca32:	4013      	ands	r3, r2
 800ca34:	f846 3c04 	str.w	r3, [r6, #-4]
 800ca38:	e7d2      	b.n	800c9e0 <__hexnan+0xd4>
 800ca3a:	3f04      	subs	r7, #4
 800ca3c:	e7d0      	b.n	800c9e0 <__hexnan+0xd4>
 800ca3e:	2004      	movs	r0, #4
 800ca40:	e7d5      	b.n	800c9ee <__hexnan+0xe2>

0800ca42 <__ascii_mbtowc>:
 800ca42:	b082      	sub	sp, #8
 800ca44:	b901      	cbnz	r1, 800ca48 <__ascii_mbtowc+0x6>
 800ca46:	a901      	add	r1, sp, #4
 800ca48:	b142      	cbz	r2, 800ca5c <__ascii_mbtowc+0x1a>
 800ca4a:	b14b      	cbz	r3, 800ca60 <__ascii_mbtowc+0x1e>
 800ca4c:	7813      	ldrb	r3, [r2, #0]
 800ca4e:	600b      	str	r3, [r1, #0]
 800ca50:	7812      	ldrb	r2, [r2, #0]
 800ca52:	1e10      	subs	r0, r2, #0
 800ca54:	bf18      	it	ne
 800ca56:	2001      	movne	r0, #1
 800ca58:	b002      	add	sp, #8
 800ca5a:	4770      	bx	lr
 800ca5c:	4610      	mov	r0, r2
 800ca5e:	e7fb      	b.n	800ca58 <__ascii_mbtowc+0x16>
 800ca60:	f06f 0001 	mvn.w	r0, #1
 800ca64:	e7f8      	b.n	800ca58 <__ascii_mbtowc+0x16>

0800ca66 <_realloc_r>:
 800ca66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca6a:	4607      	mov	r7, r0
 800ca6c:	4614      	mov	r4, r2
 800ca6e:	460d      	mov	r5, r1
 800ca70:	b921      	cbnz	r1, 800ca7c <_realloc_r+0x16>
 800ca72:	4611      	mov	r1, r2
 800ca74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca78:	f7fd bf1c 	b.w	800a8b4 <_malloc_r>
 800ca7c:	b92a      	cbnz	r2, 800ca8a <_realloc_r+0x24>
 800ca7e:	f7fd fea7 	bl	800a7d0 <_free_r>
 800ca82:	4625      	mov	r5, r4
 800ca84:	4628      	mov	r0, r5
 800ca86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca8a:	f000 f840 	bl	800cb0e <_malloc_usable_size_r>
 800ca8e:	4284      	cmp	r4, r0
 800ca90:	4606      	mov	r6, r0
 800ca92:	d802      	bhi.n	800ca9a <_realloc_r+0x34>
 800ca94:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ca98:	d8f4      	bhi.n	800ca84 <_realloc_r+0x1e>
 800ca9a:	4621      	mov	r1, r4
 800ca9c:	4638      	mov	r0, r7
 800ca9e:	f7fd ff09 	bl	800a8b4 <_malloc_r>
 800caa2:	4680      	mov	r8, r0
 800caa4:	b908      	cbnz	r0, 800caaa <_realloc_r+0x44>
 800caa6:	4645      	mov	r5, r8
 800caa8:	e7ec      	b.n	800ca84 <_realloc_r+0x1e>
 800caaa:	42b4      	cmp	r4, r6
 800caac:	4622      	mov	r2, r4
 800caae:	4629      	mov	r1, r5
 800cab0:	bf28      	it	cs
 800cab2:	4632      	movcs	r2, r6
 800cab4:	f7fd f81b 	bl	8009aee <memcpy>
 800cab8:	4629      	mov	r1, r5
 800caba:	4638      	mov	r0, r7
 800cabc:	f7fd fe88 	bl	800a7d0 <_free_r>
 800cac0:	e7f1      	b.n	800caa6 <_realloc_r+0x40>

0800cac2 <__ascii_wctomb>:
 800cac2:	4603      	mov	r3, r0
 800cac4:	4608      	mov	r0, r1
 800cac6:	b141      	cbz	r1, 800cada <__ascii_wctomb+0x18>
 800cac8:	2aff      	cmp	r2, #255	@ 0xff
 800caca:	d904      	bls.n	800cad6 <__ascii_wctomb+0x14>
 800cacc:	228a      	movs	r2, #138	@ 0x8a
 800cace:	f04f 30ff 	mov.w	r0, #4294967295
 800cad2:	601a      	str	r2, [r3, #0]
 800cad4:	4770      	bx	lr
 800cad6:	2001      	movs	r0, #1
 800cad8:	700a      	strb	r2, [r1, #0]
 800cada:	4770      	bx	lr

0800cadc <fiprintf>:
 800cadc:	b40e      	push	{r1, r2, r3}
 800cade:	b503      	push	{r0, r1, lr}
 800cae0:	4601      	mov	r1, r0
 800cae2:	ab03      	add	r3, sp, #12
 800cae4:	4805      	ldr	r0, [pc, #20]	@ (800cafc <fiprintf+0x20>)
 800cae6:	f853 2b04 	ldr.w	r2, [r3], #4
 800caea:	6800      	ldr	r0, [r0, #0]
 800caec:	9301      	str	r3, [sp, #4]
 800caee:	f000 f83d 	bl	800cb6c <_vfiprintf_r>
 800caf2:	b002      	add	sp, #8
 800caf4:	f85d eb04 	ldr.w	lr, [sp], #4
 800caf8:	b003      	add	sp, #12
 800cafa:	4770      	bx	lr
 800cafc:	2000001c 	.word	0x2000001c

0800cb00 <abort>:
 800cb00:	2006      	movs	r0, #6
 800cb02:	b508      	push	{r3, lr}
 800cb04:	f000 fa06 	bl	800cf14 <raise>
 800cb08:	2001      	movs	r0, #1
 800cb0a:	f7f5 fa94 	bl	8002036 <_exit>

0800cb0e <_malloc_usable_size_r>:
 800cb0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb12:	1f18      	subs	r0, r3, #4
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	bfbc      	itt	lt
 800cb18:	580b      	ldrlt	r3, [r1, r0]
 800cb1a:	18c0      	addlt	r0, r0, r3
 800cb1c:	4770      	bx	lr

0800cb1e <__sfputc_r>:
 800cb1e:	6893      	ldr	r3, [r2, #8]
 800cb20:	b410      	push	{r4}
 800cb22:	3b01      	subs	r3, #1
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	6093      	str	r3, [r2, #8]
 800cb28:	da07      	bge.n	800cb3a <__sfputc_r+0x1c>
 800cb2a:	6994      	ldr	r4, [r2, #24]
 800cb2c:	42a3      	cmp	r3, r4
 800cb2e:	db01      	blt.n	800cb34 <__sfputc_r+0x16>
 800cb30:	290a      	cmp	r1, #10
 800cb32:	d102      	bne.n	800cb3a <__sfputc_r+0x1c>
 800cb34:	bc10      	pop	{r4}
 800cb36:	f000 b931 	b.w	800cd9c <__swbuf_r>
 800cb3a:	6813      	ldr	r3, [r2, #0]
 800cb3c:	1c58      	adds	r0, r3, #1
 800cb3e:	6010      	str	r0, [r2, #0]
 800cb40:	7019      	strb	r1, [r3, #0]
 800cb42:	4608      	mov	r0, r1
 800cb44:	bc10      	pop	{r4}
 800cb46:	4770      	bx	lr

0800cb48 <__sfputs_r>:
 800cb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb4a:	4606      	mov	r6, r0
 800cb4c:	460f      	mov	r7, r1
 800cb4e:	4614      	mov	r4, r2
 800cb50:	18d5      	adds	r5, r2, r3
 800cb52:	42ac      	cmp	r4, r5
 800cb54:	d101      	bne.n	800cb5a <__sfputs_r+0x12>
 800cb56:	2000      	movs	r0, #0
 800cb58:	e007      	b.n	800cb6a <__sfputs_r+0x22>
 800cb5a:	463a      	mov	r2, r7
 800cb5c:	4630      	mov	r0, r6
 800cb5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb62:	f7ff ffdc 	bl	800cb1e <__sfputc_r>
 800cb66:	1c43      	adds	r3, r0, #1
 800cb68:	d1f3      	bne.n	800cb52 <__sfputs_r+0xa>
 800cb6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cb6c <_vfiprintf_r>:
 800cb6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb70:	460d      	mov	r5, r1
 800cb72:	4614      	mov	r4, r2
 800cb74:	4698      	mov	r8, r3
 800cb76:	4606      	mov	r6, r0
 800cb78:	b09d      	sub	sp, #116	@ 0x74
 800cb7a:	b118      	cbz	r0, 800cb84 <_vfiprintf_r+0x18>
 800cb7c:	6a03      	ldr	r3, [r0, #32]
 800cb7e:	b90b      	cbnz	r3, 800cb84 <_vfiprintf_r+0x18>
 800cb80:	f7fc fe64 	bl	800984c <__sinit>
 800cb84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cb86:	07d9      	lsls	r1, r3, #31
 800cb88:	d405      	bmi.n	800cb96 <_vfiprintf_r+0x2a>
 800cb8a:	89ab      	ldrh	r3, [r5, #12]
 800cb8c:	059a      	lsls	r2, r3, #22
 800cb8e:	d402      	bmi.n	800cb96 <_vfiprintf_r+0x2a>
 800cb90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb92:	f7fc ff9c 	bl	8009ace <__retarget_lock_acquire_recursive>
 800cb96:	89ab      	ldrh	r3, [r5, #12]
 800cb98:	071b      	lsls	r3, r3, #28
 800cb9a:	d501      	bpl.n	800cba0 <_vfiprintf_r+0x34>
 800cb9c:	692b      	ldr	r3, [r5, #16]
 800cb9e:	b99b      	cbnz	r3, 800cbc8 <_vfiprintf_r+0x5c>
 800cba0:	4629      	mov	r1, r5
 800cba2:	4630      	mov	r0, r6
 800cba4:	f000 f938 	bl	800ce18 <__swsetup_r>
 800cba8:	b170      	cbz	r0, 800cbc8 <_vfiprintf_r+0x5c>
 800cbaa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cbac:	07dc      	lsls	r4, r3, #31
 800cbae:	d504      	bpl.n	800cbba <_vfiprintf_r+0x4e>
 800cbb0:	f04f 30ff 	mov.w	r0, #4294967295
 800cbb4:	b01d      	add	sp, #116	@ 0x74
 800cbb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbba:	89ab      	ldrh	r3, [r5, #12]
 800cbbc:	0598      	lsls	r0, r3, #22
 800cbbe:	d4f7      	bmi.n	800cbb0 <_vfiprintf_r+0x44>
 800cbc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cbc2:	f7fc ff85 	bl	8009ad0 <__retarget_lock_release_recursive>
 800cbc6:	e7f3      	b.n	800cbb0 <_vfiprintf_r+0x44>
 800cbc8:	2300      	movs	r3, #0
 800cbca:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbcc:	2320      	movs	r3, #32
 800cbce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cbd2:	2330      	movs	r3, #48	@ 0x30
 800cbd4:	f04f 0901 	mov.w	r9, #1
 800cbd8:	f8cd 800c 	str.w	r8, [sp, #12]
 800cbdc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800cd88 <_vfiprintf_r+0x21c>
 800cbe0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cbe4:	4623      	mov	r3, r4
 800cbe6:	469a      	mov	sl, r3
 800cbe8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cbec:	b10a      	cbz	r2, 800cbf2 <_vfiprintf_r+0x86>
 800cbee:	2a25      	cmp	r2, #37	@ 0x25
 800cbf0:	d1f9      	bne.n	800cbe6 <_vfiprintf_r+0x7a>
 800cbf2:	ebba 0b04 	subs.w	fp, sl, r4
 800cbf6:	d00b      	beq.n	800cc10 <_vfiprintf_r+0xa4>
 800cbf8:	465b      	mov	r3, fp
 800cbfa:	4622      	mov	r2, r4
 800cbfc:	4629      	mov	r1, r5
 800cbfe:	4630      	mov	r0, r6
 800cc00:	f7ff ffa2 	bl	800cb48 <__sfputs_r>
 800cc04:	3001      	adds	r0, #1
 800cc06:	f000 80a7 	beq.w	800cd58 <_vfiprintf_r+0x1ec>
 800cc0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc0c:	445a      	add	r2, fp
 800cc0e:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc10:	f89a 3000 	ldrb.w	r3, [sl]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	f000 809f 	beq.w	800cd58 <_vfiprintf_r+0x1ec>
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	f04f 32ff 	mov.w	r2, #4294967295
 800cc20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc24:	f10a 0a01 	add.w	sl, sl, #1
 800cc28:	9304      	str	r3, [sp, #16]
 800cc2a:	9307      	str	r3, [sp, #28]
 800cc2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cc30:	931a      	str	r3, [sp, #104]	@ 0x68
 800cc32:	4654      	mov	r4, sl
 800cc34:	2205      	movs	r2, #5
 800cc36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc3a:	4853      	ldr	r0, [pc, #332]	@ (800cd88 <_vfiprintf_r+0x21c>)
 800cc3c:	f7fc ff49 	bl	8009ad2 <memchr>
 800cc40:	9a04      	ldr	r2, [sp, #16]
 800cc42:	b9d8      	cbnz	r0, 800cc7c <_vfiprintf_r+0x110>
 800cc44:	06d1      	lsls	r1, r2, #27
 800cc46:	bf44      	itt	mi
 800cc48:	2320      	movmi	r3, #32
 800cc4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc4e:	0713      	lsls	r3, r2, #28
 800cc50:	bf44      	itt	mi
 800cc52:	232b      	movmi	r3, #43	@ 0x2b
 800cc54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc58:	f89a 3000 	ldrb.w	r3, [sl]
 800cc5c:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc5e:	d015      	beq.n	800cc8c <_vfiprintf_r+0x120>
 800cc60:	4654      	mov	r4, sl
 800cc62:	2000      	movs	r0, #0
 800cc64:	f04f 0c0a 	mov.w	ip, #10
 800cc68:	9a07      	ldr	r2, [sp, #28]
 800cc6a:	4621      	mov	r1, r4
 800cc6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc70:	3b30      	subs	r3, #48	@ 0x30
 800cc72:	2b09      	cmp	r3, #9
 800cc74:	d94b      	bls.n	800cd0e <_vfiprintf_r+0x1a2>
 800cc76:	b1b0      	cbz	r0, 800cca6 <_vfiprintf_r+0x13a>
 800cc78:	9207      	str	r2, [sp, #28]
 800cc7a:	e014      	b.n	800cca6 <_vfiprintf_r+0x13a>
 800cc7c:	eba0 0308 	sub.w	r3, r0, r8
 800cc80:	fa09 f303 	lsl.w	r3, r9, r3
 800cc84:	4313      	orrs	r3, r2
 800cc86:	46a2      	mov	sl, r4
 800cc88:	9304      	str	r3, [sp, #16]
 800cc8a:	e7d2      	b.n	800cc32 <_vfiprintf_r+0xc6>
 800cc8c:	9b03      	ldr	r3, [sp, #12]
 800cc8e:	1d19      	adds	r1, r3, #4
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	9103      	str	r1, [sp, #12]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	bfbb      	ittet	lt
 800cc98:	425b      	neglt	r3, r3
 800cc9a:	f042 0202 	orrlt.w	r2, r2, #2
 800cc9e:	9307      	strge	r3, [sp, #28]
 800cca0:	9307      	strlt	r3, [sp, #28]
 800cca2:	bfb8      	it	lt
 800cca4:	9204      	strlt	r2, [sp, #16]
 800cca6:	7823      	ldrb	r3, [r4, #0]
 800cca8:	2b2e      	cmp	r3, #46	@ 0x2e
 800ccaa:	d10a      	bne.n	800ccc2 <_vfiprintf_r+0x156>
 800ccac:	7863      	ldrb	r3, [r4, #1]
 800ccae:	2b2a      	cmp	r3, #42	@ 0x2a
 800ccb0:	d132      	bne.n	800cd18 <_vfiprintf_r+0x1ac>
 800ccb2:	9b03      	ldr	r3, [sp, #12]
 800ccb4:	3402      	adds	r4, #2
 800ccb6:	1d1a      	adds	r2, r3, #4
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	9203      	str	r2, [sp, #12]
 800ccbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ccc0:	9305      	str	r3, [sp, #20]
 800ccc2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800cd8c <_vfiprintf_r+0x220>
 800ccc6:	2203      	movs	r2, #3
 800ccc8:	4650      	mov	r0, sl
 800ccca:	7821      	ldrb	r1, [r4, #0]
 800cccc:	f7fc ff01 	bl	8009ad2 <memchr>
 800ccd0:	b138      	cbz	r0, 800cce2 <_vfiprintf_r+0x176>
 800ccd2:	2240      	movs	r2, #64	@ 0x40
 800ccd4:	9b04      	ldr	r3, [sp, #16]
 800ccd6:	eba0 000a 	sub.w	r0, r0, sl
 800ccda:	4082      	lsls	r2, r0
 800ccdc:	4313      	orrs	r3, r2
 800ccde:	3401      	adds	r4, #1
 800cce0:	9304      	str	r3, [sp, #16]
 800cce2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cce6:	2206      	movs	r2, #6
 800cce8:	4829      	ldr	r0, [pc, #164]	@ (800cd90 <_vfiprintf_r+0x224>)
 800ccea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ccee:	f7fc fef0 	bl	8009ad2 <memchr>
 800ccf2:	2800      	cmp	r0, #0
 800ccf4:	d03f      	beq.n	800cd76 <_vfiprintf_r+0x20a>
 800ccf6:	4b27      	ldr	r3, [pc, #156]	@ (800cd94 <_vfiprintf_r+0x228>)
 800ccf8:	bb1b      	cbnz	r3, 800cd42 <_vfiprintf_r+0x1d6>
 800ccfa:	9b03      	ldr	r3, [sp, #12]
 800ccfc:	3307      	adds	r3, #7
 800ccfe:	f023 0307 	bic.w	r3, r3, #7
 800cd02:	3308      	adds	r3, #8
 800cd04:	9303      	str	r3, [sp, #12]
 800cd06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd08:	443b      	add	r3, r7
 800cd0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd0c:	e76a      	b.n	800cbe4 <_vfiprintf_r+0x78>
 800cd0e:	460c      	mov	r4, r1
 800cd10:	2001      	movs	r0, #1
 800cd12:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd16:	e7a8      	b.n	800cc6a <_vfiprintf_r+0xfe>
 800cd18:	2300      	movs	r3, #0
 800cd1a:	f04f 0c0a 	mov.w	ip, #10
 800cd1e:	4619      	mov	r1, r3
 800cd20:	3401      	adds	r4, #1
 800cd22:	9305      	str	r3, [sp, #20]
 800cd24:	4620      	mov	r0, r4
 800cd26:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd2a:	3a30      	subs	r2, #48	@ 0x30
 800cd2c:	2a09      	cmp	r2, #9
 800cd2e:	d903      	bls.n	800cd38 <_vfiprintf_r+0x1cc>
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d0c6      	beq.n	800ccc2 <_vfiprintf_r+0x156>
 800cd34:	9105      	str	r1, [sp, #20]
 800cd36:	e7c4      	b.n	800ccc2 <_vfiprintf_r+0x156>
 800cd38:	4604      	mov	r4, r0
 800cd3a:	2301      	movs	r3, #1
 800cd3c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd40:	e7f0      	b.n	800cd24 <_vfiprintf_r+0x1b8>
 800cd42:	ab03      	add	r3, sp, #12
 800cd44:	9300      	str	r3, [sp, #0]
 800cd46:	462a      	mov	r2, r5
 800cd48:	4630      	mov	r0, r6
 800cd4a:	4b13      	ldr	r3, [pc, #76]	@ (800cd98 <_vfiprintf_r+0x22c>)
 800cd4c:	a904      	add	r1, sp, #16
 800cd4e:	f7fb ff2b 	bl	8008ba8 <_printf_float>
 800cd52:	4607      	mov	r7, r0
 800cd54:	1c78      	adds	r0, r7, #1
 800cd56:	d1d6      	bne.n	800cd06 <_vfiprintf_r+0x19a>
 800cd58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd5a:	07d9      	lsls	r1, r3, #31
 800cd5c:	d405      	bmi.n	800cd6a <_vfiprintf_r+0x1fe>
 800cd5e:	89ab      	ldrh	r3, [r5, #12]
 800cd60:	059a      	lsls	r2, r3, #22
 800cd62:	d402      	bmi.n	800cd6a <_vfiprintf_r+0x1fe>
 800cd64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd66:	f7fc feb3 	bl	8009ad0 <__retarget_lock_release_recursive>
 800cd6a:	89ab      	ldrh	r3, [r5, #12]
 800cd6c:	065b      	lsls	r3, r3, #25
 800cd6e:	f53f af1f 	bmi.w	800cbb0 <_vfiprintf_r+0x44>
 800cd72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cd74:	e71e      	b.n	800cbb4 <_vfiprintf_r+0x48>
 800cd76:	ab03      	add	r3, sp, #12
 800cd78:	9300      	str	r3, [sp, #0]
 800cd7a:	462a      	mov	r2, r5
 800cd7c:	4630      	mov	r0, r6
 800cd7e:	4b06      	ldr	r3, [pc, #24]	@ (800cd98 <_vfiprintf_r+0x22c>)
 800cd80:	a904      	add	r1, sp, #16
 800cd82:	f7fc f9af 	bl	80090e4 <_printf_i>
 800cd86:	e7e4      	b.n	800cd52 <_vfiprintf_r+0x1e6>
 800cd88:	0800d4dc 	.word	0x0800d4dc
 800cd8c:	0800d4e2 	.word	0x0800d4e2
 800cd90:	0800d4e6 	.word	0x0800d4e6
 800cd94:	08008ba9 	.word	0x08008ba9
 800cd98:	0800cb49 	.word	0x0800cb49

0800cd9c <__swbuf_r>:
 800cd9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd9e:	460e      	mov	r6, r1
 800cda0:	4614      	mov	r4, r2
 800cda2:	4605      	mov	r5, r0
 800cda4:	b118      	cbz	r0, 800cdae <__swbuf_r+0x12>
 800cda6:	6a03      	ldr	r3, [r0, #32]
 800cda8:	b90b      	cbnz	r3, 800cdae <__swbuf_r+0x12>
 800cdaa:	f7fc fd4f 	bl	800984c <__sinit>
 800cdae:	69a3      	ldr	r3, [r4, #24]
 800cdb0:	60a3      	str	r3, [r4, #8]
 800cdb2:	89a3      	ldrh	r3, [r4, #12]
 800cdb4:	071a      	lsls	r2, r3, #28
 800cdb6:	d501      	bpl.n	800cdbc <__swbuf_r+0x20>
 800cdb8:	6923      	ldr	r3, [r4, #16]
 800cdba:	b943      	cbnz	r3, 800cdce <__swbuf_r+0x32>
 800cdbc:	4621      	mov	r1, r4
 800cdbe:	4628      	mov	r0, r5
 800cdc0:	f000 f82a 	bl	800ce18 <__swsetup_r>
 800cdc4:	b118      	cbz	r0, 800cdce <__swbuf_r+0x32>
 800cdc6:	f04f 37ff 	mov.w	r7, #4294967295
 800cdca:	4638      	mov	r0, r7
 800cdcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cdce:	6823      	ldr	r3, [r4, #0]
 800cdd0:	6922      	ldr	r2, [r4, #16]
 800cdd2:	b2f6      	uxtb	r6, r6
 800cdd4:	1a98      	subs	r0, r3, r2
 800cdd6:	6963      	ldr	r3, [r4, #20]
 800cdd8:	4637      	mov	r7, r6
 800cdda:	4283      	cmp	r3, r0
 800cddc:	dc05      	bgt.n	800cdea <__swbuf_r+0x4e>
 800cdde:	4621      	mov	r1, r4
 800cde0:	4628      	mov	r0, r5
 800cde2:	f7ff fa6b 	bl	800c2bc <_fflush_r>
 800cde6:	2800      	cmp	r0, #0
 800cde8:	d1ed      	bne.n	800cdc6 <__swbuf_r+0x2a>
 800cdea:	68a3      	ldr	r3, [r4, #8]
 800cdec:	3b01      	subs	r3, #1
 800cdee:	60a3      	str	r3, [r4, #8]
 800cdf0:	6823      	ldr	r3, [r4, #0]
 800cdf2:	1c5a      	adds	r2, r3, #1
 800cdf4:	6022      	str	r2, [r4, #0]
 800cdf6:	701e      	strb	r6, [r3, #0]
 800cdf8:	6962      	ldr	r2, [r4, #20]
 800cdfa:	1c43      	adds	r3, r0, #1
 800cdfc:	429a      	cmp	r2, r3
 800cdfe:	d004      	beq.n	800ce0a <__swbuf_r+0x6e>
 800ce00:	89a3      	ldrh	r3, [r4, #12]
 800ce02:	07db      	lsls	r3, r3, #31
 800ce04:	d5e1      	bpl.n	800cdca <__swbuf_r+0x2e>
 800ce06:	2e0a      	cmp	r6, #10
 800ce08:	d1df      	bne.n	800cdca <__swbuf_r+0x2e>
 800ce0a:	4621      	mov	r1, r4
 800ce0c:	4628      	mov	r0, r5
 800ce0e:	f7ff fa55 	bl	800c2bc <_fflush_r>
 800ce12:	2800      	cmp	r0, #0
 800ce14:	d0d9      	beq.n	800cdca <__swbuf_r+0x2e>
 800ce16:	e7d6      	b.n	800cdc6 <__swbuf_r+0x2a>

0800ce18 <__swsetup_r>:
 800ce18:	b538      	push	{r3, r4, r5, lr}
 800ce1a:	4b29      	ldr	r3, [pc, #164]	@ (800cec0 <__swsetup_r+0xa8>)
 800ce1c:	4605      	mov	r5, r0
 800ce1e:	6818      	ldr	r0, [r3, #0]
 800ce20:	460c      	mov	r4, r1
 800ce22:	b118      	cbz	r0, 800ce2c <__swsetup_r+0x14>
 800ce24:	6a03      	ldr	r3, [r0, #32]
 800ce26:	b90b      	cbnz	r3, 800ce2c <__swsetup_r+0x14>
 800ce28:	f7fc fd10 	bl	800984c <__sinit>
 800ce2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce30:	0719      	lsls	r1, r3, #28
 800ce32:	d422      	bmi.n	800ce7a <__swsetup_r+0x62>
 800ce34:	06da      	lsls	r2, r3, #27
 800ce36:	d407      	bmi.n	800ce48 <__swsetup_r+0x30>
 800ce38:	2209      	movs	r2, #9
 800ce3a:	602a      	str	r2, [r5, #0]
 800ce3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce40:	f04f 30ff 	mov.w	r0, #4294967295
 800ce44:	81a3      	strh	r3, [r4, #12]
 800ce46:	e033      	b.n	800ceb0 <__swsetup_r+0x98>
 800ce48:	0758      	lsls	r0, r3, #29
 800ce4a:	d512      	bpl.n	800ce72 <__swsetup_r+0x5a>
 800ce4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ce4e:	b141      	cbz	r1, 800ce62 <__swsetup_r+0x4a>
 800ce50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ce54:	4299      	cmp	r1, r3
 800ce56:	d002      	beq.n	800ce5e <__swsetup_r+0x46>
 800ce58:	4628      	mov	r0, r5
 800ce5a:	f7fd fcb9 	bl	800a7d0 <_free_r>
 800ce5e:	2300      	movs	r3, #0
 800ce60:	6363      	str	r3, [r4, #52]	@ 0x34
 800ce62:	89a3      	ldrh	r3, [r4, #12]
 800ce64:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ce68:	81a3      	strh	r3, [r4, #12]
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	6063      	str	r3, [r4, #4]
 800ce6e:	6923      	ldr	r3, [r4, #16]
 800ce70:	6023      	str	r3, [r4, #0]
 800ce72:	89a3      	ldrh	r3, [r4, #12]
 800ce74:	f043 0308 	orr.w	r3, r3, #8
 800ce78:	81a3      	strh	r3, [r4, #12]
 800ce7a:	6923      	ldr	r3, [r4, #16]
 800ce7c:	b94b      	cbnz	r3, 800ce92 <__swsetup_r+0x7a>
 800ce7e:	89a3      	ldrh	r3, [r4, #12]
 800ce80:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ce84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce88:	d003      	beq.n	800ce92 <__swsetup_r+0x7a>
 800ce8a:	4621      	mov	r1, r4
 800ce8c:	4628      	mov	r0, r5
 800ce8e:	f000 f882 	bl	800cf96 <__smakebuf_r>
 800ce92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce96:	f013 0201 	ands.w	r2, r3, #1
 800ce9a:	d00a      	beq.n	800ceb2 <__swsetup_r+0x9a>
 800ce9c:	2200      	movs	r2, #0
 800ce9e:	60a2      	str	r2, [r4, #8]
 800cea0:	6962      	ldr	r2, [r4, #20]
 800cea2:	4252      	negs	r2, r2
 800cea4:	61a2      	str	r2, [r4, #24]
 800cea6:	6922      	ldr	r2, [r4, #16]
 800cea8:	b942      	cbnz	r2, 800cebc <__swsetup_r+0xa4>
 800ceaa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ceae:	d1c5      	bne.n	800ce3c <__swsetup_r+0x24>
 800ceb0:	bd38      	pop	{r3, r4, r5, pc}
 800ceb2:	0799      	lsls	r1, r3, #30
 800ceb4:	bf58      	it	pl
 800ceb6:	6962      	ldrpl	r2, [r4, #20]
 800ceb8:	60a2      	str	r2, [r4, #8]
 800ceba:	e7f4      	b.n	800cea6 <__swsetup_r+0x8e>
 800cebc:	2000      	movs	r0, #0
 800cebe:	e7f7      	b.n	800ceb0 <__swsetup_r+0x98>
 800cec0:	2000001c 	.word	0x2000001c

0800cec4 <_raise_r>:
 800cec4:	291f      	cmp	r1, #31
 800cec6:	b538      	push	{r3, r4, r5, lr}
 800cec8:	4605      	mov	r5, r0
 800ceca:	460c      	mov	r4, r1
 800cecc:	d904      	bls.n	800ced8 <_raise_r+0x14>
 800cece:	2316      	movs	r3, #22
 800ced0:	6003      	str	r3, [r0, #0]
 800ced2:	f04f 30ff 	mov.w	r0, #4294967295
 800ced6:	bd38      	pop	{r3, r4, r5, pc}
 800ced8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ceda:	b112      	cbz	r2, 800cee2 <_raise_r+0x1e>
 800cedc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cee0:	b94b      	cbnz	r3, 800cef6 <_raise_r+0x32>
 800cee2:	4628      	mov	r0, r5
 800cee4:	f000 f830 	bl	800cf48 <_getpid_r>
 800cee8:	4622      	mov	r2, r4
 800ceea:	4601      	mov	r1, r0
 800ceec:	4628      	mov	r0, r5
 800ceee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cef2:	f000 b817 	b.w	800cf24 <_kill_r>
 800cef6:	2b01      	cmp	r3, #1
 800cef8:	d00a      	beq.n	800cf10 <_raise_r+0x4c>
 800cefa:	1c59      	adds	r1, r3, #1
 800cefc:	d103      	bne.n	800cf06 <_raise_r+0x42>
 800cefe:	2316      	movs	r3, #22
 800cf00:	6003      	str	r3, [r0, #0]
 800cf02:	2001      	movs	r0, #1
 800cf04:	e7e7      	b.n	800ced6 <_raise_r+0x12>
 800cf06:	2100      	movs	r1, #0
 800cf08:	4620      	mov	r0, r4
 800cf0a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cf0e:	4798      	blx	r3
 800cf10:	2000      	movs	r0, #0
 800cf12:	e7e0      	b.n	800ced6 <_raise_r+0x12>

0800cf14 <raise>:
 800cf14:	4b02      	ldr	r3, [pc, #8]	@ (800cf20 <raise+0xc>)
 800cf16:	4601      	mov	r1, r0
 800cf18:	6818      	ldr	r0, [r3, #0]
 800cf1a:	f7ff bfd3 	b.w	800cec4 <_raise_r>
 800cf1e:	bf00      	nop
 800cf20:	2000001c 	.word	0x2000001c

0800cf24 <_kill_r>:
 800cf24:	b538      	push	{r3, r4, r5, lr}
 800cf26:	2300      	movs	r3, #0
 800cf28:	4d06      	ldr	r5, [pc, #24]	@ (800cf44 <_kill_r+0x20>)
 800cf2a:	4604      	mov	r4, r0
 800cf2c:	4608      	mov	r0, r1
 800cf2e:	4611      	mov	r1, r2
 800cf30:	602b      	str	r3, [r5, #0]
 800cf32:	f7f5 f870 	bl	8002016 <_kill>
 800cf36:	1c43      	adds	r3, r0, #1
 800cf38:	d102      	bne.n	800cf40 <_kill_r+0x1c>
 800cf3a:	682b      	ldr	r3, [r5, #0]
 800cf3c:	b103      	cbz	r3, 800cf40 <_kill_r+0x1c>
 800cf3e:	6023      	str	r3, [r4, #0]
 800cf40:	bd38      	pop	{r3, r4, r5, pc}
 800cf42:	bf00      	nop
 800cf44:	20002244 	.word	0x20002244

0800cf48 <_getpid_r>:
 800cf48:	f7f5 b85e 	b.w	8002008 <_getpid>

0800cf4c <__swhatbuf_r>:
 800cf4c:	b570      	push	{r4, r5, r6, lr}
 800cf4e:	460c      	mov	r4, r1
 800cf50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf54:	4615      	mov	r5, r2
 800cf56:	2900      	cmp	r1, #0
 800cf58:	461e      	mov	r6, r3
 800cf5a:	b096      	sub	sp, #88	@ 0x58
 800cf5c:	da0c      	bge.n	800cf78 <__swhatbuf_r+0x2c>
 800cf5e:	89a3      	ldrh	r3, [r4, #12]
 800cf60:	2100      	movs	r1, #0
 800cf62:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cf66:	bf14      	ite	ne
 800cf68:	2340      	movne	r3, #64	@ 0x40
 800cf6a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cf6e:	2000      	movs	r0, #0
 800cf70:	6031      	str	r1, [r6, #0]
 800cf72:	602b      	str	r3, [r5, #0]
 800cf74:	b016      	add	sp, #88	@ 0x58
 800cf76:	bd70      	pop	{r4, r5, r6, pc}
 800cf78:	466a      	mov	r2, sp
 800cf7a:	f000 f849 	bl	800d010 <_fstat_r>
 800cf7e:	2800      	cmp	r0, #0
 800cf80:	dbed      	blt.n	800cf5e <__swhatbuf_r+0x12>
 800cf82:	9901      	ldr	r1, [sp, #4]
 800cf84:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cf88:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cf8c:	4259      	negs	r1, r3
 800cf8e:	4159      	adcs	r1, r3
 800cf90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cf94:	e7eb      	b.n	800cf6e <__swhatbuf_r+0x22>

0800cf96 <__smakebuf_r>:
 800cf96:	898b      	ldrh	r3, [r1, #12]
 800cf98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf9a:	079d      	lsls	r5, r3, #30
 800cf9c:	4606      	mov	r6, r0
 800cf9e:	460c      	mov	r4, r1
 800cfa0:	d507      	bpl.n	800cfb2 <__smakebuf_r+0x1c>
 800cfa2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cfa6:	6023      	str	r3, [r4, #0]
 800cfa8:	6123      	str	r3, [r4, #16]
 800cfaa:	2301      	movs	r3, #1
 800cfac:	6163      	str	r3, [r4, #20]
 800cfae:	b003      	add	sp, #12
 800cfb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfb2:	466a      	mov	r2, sp
 800cfb4:	ab01      	add	r3, sp, #4
 800cfb6:	f7ff ffc9 	bl	800cf4c <__swhatbuf_r>
 800cfba:	9f00      	ldr	r7, [sp, #0]
 800cfbc:	4605      	mov	r5, r0
 800cfbe:	4639      	mov	r1, r7
 800cfc0:	4630      	mov	r0, r6
 800cfc2:	f7fd fc77 	bl	800a8b4 <_malloc_r>
 800cfc6:	b948      	cbnz	r0, 800cfdc <__smakebuf_r+0x46>
 800cfc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfcc:	059a      	lsls	r2, r3, #22
 800cfce:	d4ee      	bmi.n	800cfae <__smakebuf_r+0x18>
 800cfd0:	f023 0303 	bic.w	r3, r3, #3
 800cfd4:	f043 0302 	orr.w	r3, r3, #2
 800cfd8:	81a3      	strh	r3, [r4, #12]
 800cfda:	e7e2      	b.n	800cfa2 <__smakebuf_r+0xc>
 800cfdc:	89a3      	ldrh	r3, [r4, #12]
 800cfde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cfe2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfe6:	81a3      	strh	r3, [r4, #12]
 800cfe8:	9b01      	ldr	r3, [sp, #4]
 800cfea:	6020      	str	r0, [r4, #0]
 800cfec:	b15b      	cbz	r3, 800d006 <__smakebuf_r+0x70>
 800cfee:	4630      	mov	r0, r6
 800cff0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cff4:	f000 f81e 	bl	800d034 <_isatty_r>
 800cff8:	b128      	cbz	r0, 800d006 <__smakebuf_r+0x70>
 800cffa:	89a3      	ldrh	r3, [r4, #12]
 800cffc:	f023 0303 	bic.w	r3, r3, #3
 800d000:	f043 0301 	orr.w	r3, r3, #1
 800d004:	81a3      	strh	r3, [r4, #12]
 800d006:	89a3      	ldrh	r3, [r4, #12]
 800d008:	431d      	orrs	r5, r3
 800d00a:	81a5      	strh	r5, [r4, #12]
 800d00c:	e7cf      	b.n	800cfae <__smakebuf_r+0x18>
	...

0800d010 <_fstat_r>:
 800d010:	b538      	push	{r3, r4, r5, lr}
 800d012:	2300      	movs	r3, #0
 800d014:	4d06      	ldr	r5, [pc, #24]	@ (800d030 <_fstat_r+0x20>)
 800d016:	4604      	mov	r4, r0
 800d018:	4608      	mov	r0, r1
 800d01a:	4611      	mov	r1, r2
 800d01c:	602b      	str	r3, [r5, #0]
 800d01e:	f7f5 f859 	bl	80020d4 <_fstat>
 800d022:	1c43      	adds	r3, r0, #1
 800d024:	d102      	bne.n	800d02c <_fstat_r+0x1c>
 800d026:	682b      	ldr	r3, [r5, #0]
 800d028:	b103      	cbz	r3, 800d02c <_fstat_r+0x1c>
 800d02a:	6023      	str	r3, [r4, #0]
 800d02c:	bd38      	pop	{r3, r4, r5, pc}
 800d02e:	bf00      	nop
 800d030:	20002244 	.word	0x20002244

0800d034 <_isatty_r>:
 800d034:	b538      	push	{r3, r4, r5, lr}
 800d036:	2300      	movs	r3, #0
 800d038:	4d05      	ldr	r5, [pc, #20]	@ (800d050 <_isatty_r+0x1c>)
 800d03a:	4604      	mov	r4, r0
 800d03c:	4608      	mov	r0, r1
 800d03e:	602b      	str	r3, [r5, #0]
 800d040:	f7f5 f857 	bl	80020f2 <_isatty>
 800d044:	1c43      	adds	r3, r0, #1
 800d046:	d102      	bne.n	800d04e <_isatty_r+0x1a>
 800d048:	682b      	ldr	r3, [r5, #0]
 800d04a:	b103      	cbz	r3, 800d04e <_isatty_r+0x1a>
 800d04c:	6023      	str	r3, [r4, #0]
 800d04e:	bd38      	pop	{r3, r4, r5, pc}
 800d050:	20002244 	.word	0x20002244

0800d054 <_init>:
 800d054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d056:	bf00      	nop
 800d058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d05a:	bc08      	pop	{r3}
 800d05c:	469e      	mov	lr, r3
 800d05e:	4770      	bx	lr

0800d060 <_fini>:
 800d060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d062:	bf00      	nop
 800d064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d066:	bc08      	pop	{r3}
 800d068:	469e      	mov	lr, r3
 800d06a:	4770      	bx	lr
