#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 12 10:16:10 2019
# Process ID: 20568
# Current directory: C:/Users/Bart/Documents/GitHub/Embedded-Operating-System/Zynq/MiniZED_VIO_HC_SR04
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3620 C:\Users\Bart\Documents\GitHub\Embedded-Operating-System\Zynq\MiniZED_VIO_HC_SR04\MiniZED_AXI_HC_SR04.xpr
# Log file: C:/Users/Bart/Documents/GitHub/Embedded-Operating-System/Zynq/MiniZED_VIO_HC_SR04/vivado.log
# Journal file: C:/Users/Bart/Documents/GitHub/Embedded-Operating-System/Zynq/MiniZED_VIO_HC_SR04\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bart/Documents/GitHub/Embedded-Operating-System/Zynq/MiniZED_VIO_HC_SR04/MiniZED_AXI_HC_SR04.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Bart/Documents/GitHub/Embedded-Operating-System/Zynq/MiniZED_VIO_HC_SR04'
INFO: [Project 1-313] Project file moved from 'C:/devWorks/MiniZED_AXI_HC_SR04' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Bart/Documents/GitHub/Embedded-Operating-System/Github/Own/Embedded-FPGA/MiniZED/vhdlnoclock.vhd', nor could it be found using path 'C:/Github/Own/Embedded-FPGA/MiniZED/vhdlnoclock.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Bart/Documents/GitHub/Embedded-Operating-System/Users/20002890/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/20002890/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Bart/Documents/GitHub/Embedded-Operating-System/Zynq/MiniZED_VIO_HC_SR04/MiniZED_AXI_HC_SR04.ip_user_files', nor could it be found using path 'C:/devWorks/MiniZED_AXI_HC_SR04/MiniZED_AXI_HC_SR04.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 682.078 ; gain = 71.895
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Bart/Documents/GitHub/Embedded-Operating-System/Zynq/MiniZED_VIO_HC_SR04/MiniZED_AXI_HC_SR04.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:module_ref:vhdlnoclk:1.0 - vhdlnoclk_0
CRITICAL WARNING: [BD 41-1726] Unable to resolve module-source for block '/vhdlnoclk_0'.
Given inputs for module-source, Top-module name : vhdlnoclk, Module Type : RTL.
Please review and update or add design-sources to this project to resolve this module-reference.
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:HC_SR04:1.0 - HC_SR04_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /vhdlnoclk_0/clk65MHz(undef) and /clk_wiz_0/clk_in1(clk)
Successfully read diagram <design_1> from BD file <C:/Users/Bart/Documents/GitHub/Embedded-Operating-System/Zynq/MiniZED_VIO_HC_SR04/MiniZED_AXI_HC_SR04.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 839.609 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 10:55:59 2019...
