-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_TOP_FFT_stage_spatial_unroll_6_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FFT_TOP_FFT_stage_spatial_unroll_6_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv9_40 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_3F6C835E : STD_LOGIC_VECTOR (31 downto 0) := "00111111011011001000001101011110";
    constant ap_const_lv32_3F3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001101010000010011110011";
    constant ap_const_lv32_3EC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110000111110111100010101";
    constant ap_const_lv32_248D3132 : STD_LOGIC_VECTOR (31 downto 0) := "00100100100011010011000100110010";
    constant ap_const_lv32_BEC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "10111110110000111110111100010101";
    constant ap_const_lv32_BF3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001101010000010011110011";
    constant ap_const_lv32_BF6C835E : STD_LOGIC_VECTOR (31 downto 0) := "10111111011011001000001101011110";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3F7EC46D : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111101100010001101101";
    constant ap_const_lv32_3F61C598 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011000011100010110011000";
    constant ap_const_lv32_3F226799 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001000100110011110011001";
    constant ap_const_lv32_3E94A031 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100101001010000000110001";
    constant ap_const_lv32_BDC8BD36 : STD_LOGIC_VECTOR (31 downto 0) := "10111101110010001011110100110110";
    constant ap_const_lv32_BEF15AEA : STD_LOGIC_VECTOR (31 downto 0) := "10111110111100010101101011101010";
    constant ap_const_lv32_BF45E403 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010001011110010000000011";
    constant ap_const_lv32_BF74FA0B : STD_LOGIC_VECTOR (31 downto 0) := "10111111011101001111101000001011";
    constant ap_const_lv32_3F7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "00111111011110110001010010111110";
    constant ap_const_lv32_3F54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010101001101101100110001";
    constant ap_const_lv32_3F0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "00111111000011100011100111011010";
    constant ap_const_lv32_3E47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010001111100010111000010";
    constant ap_const_lv32_BE47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "10111110010001111100010111000010";
    constant ap_const_lv32_BF0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "10111111000011100011100111011010";
    constant ap_const_lv32_BF54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010101001101101100110001";
    constant ap_const_lv32_BF7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "10111111011110110001010010111110";
    constant ap_const_lv32_3F74FA0B : STD_LOGIC_VECTOR (31 downto 0) := "00111111011101001111101000001011";
    constant ap_const_lv32_3F45E403 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010001011110010000000011";
    constant ap_const_lv32_3EF15AEA : STD_LOGIC_VECTOR (31 downto 0) := "00111110111100010101101011101010";
    constant ap_const_lv32_3DC8BD36 : STD_LOGIC_VECTOR (31 downto 0) := "00111101110010001011110100110110";
    constant ap_const_lv32_BE94A031 : STD_LOGIC_VECTOR (31 downto 0) := "10111110100101001010000000110001";
    constant ap_const_lv32_BF226799 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001000100110011110011001";
    constant ap_const_lv32_BF61C598 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011000011100010110011000";
    constant ap_const_lv32_BF7EC46D : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111101100010001101101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln368_fu_1386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal trunc_ln371_fu_900_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln371_reg_1821 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln371_reg_1821_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln371_reg_1821_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln371_reg_1821_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_904_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_1825 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_1825_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d_fu_944_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_1833 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_1833_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln381_fu_1012_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1841 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1841_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1841_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1841_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1841_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1841_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1841_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1841_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_fu_1044_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1853 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1853_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1853_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1853_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1853_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1853_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1853_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1853_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1853_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tw_26_i_fu_1072_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_26_i_reg_1925 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_26_i_reg_1925_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_28_i_fu_1112_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_28_i_reg_1933 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_28_i_reg_1933_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_1152_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_1941 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_1941_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_27_i_fu_1192_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_27_i_reg_1949 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_27_i_reg_1949_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_29_i_fu_1232_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_29_i_reg_1957 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_29_i_reg_1957_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_14_fu_1272_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_14_reg_1965 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_14_reg_1965_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln371_fu_1374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln371_reg_1993 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln368_reg_1998 : STD_LOGIC_VECTOR (0 downto 0);
    signal d0_real_reg_2002 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_2002_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_2002_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_2010 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_2010_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_2010_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_2018 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_2018_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_2028 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_7_reg_2028_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_fu_750_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_reg_2034 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_fu_755_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_reg_2040 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1_reg_2054 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1_reg_2070 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_2086 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_7_i_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_7_i_reg_2102 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_7_i_fu_765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_7_i_reg_2108 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_8_i_fu_770_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_8_i_reg_2122 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_8_i_fu_775_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_8_i_reg_2128 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_3_fu_780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_3_reg_2142 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_3_fu_785_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_3_reg_2148 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_7_fu_1497_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_818_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_reg_2159 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_790_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_reg_2164 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_825_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_14_i_reg_2169 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_797_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_14_i_reg_2177 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_832_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_1_i_reg_2185 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_804_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_1_i_reg_2193 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_839_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_9_reg_2201 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_811_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_9_reg_2209 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_686_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_reg_2217 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_691_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_reg_2223 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_7_i_reg_2229 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_710_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_7_i_reg_2235 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_8_i_reg_2241 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_8_i_reg_2247 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_742_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_3_reg_2253 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_3_reg_2259 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_icmp_ln371193_phi_fu_643_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_d1_real_8_phi_fu_653_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_real_8_reg_650 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_real_8_reg_650 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_real_8_reg_650 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_real_8_reg_650 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_real_8_reg_650 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred588_state3 : BOOLEAN;
    signal ap_phi_mux_d1_imag_8_phi_fu_665_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_imag_8_reg_662 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_imag_8_reg_662 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_imag_8_reg_662 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_imag_8_reg_662 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_imag_8_reg_662 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten190_fu_224 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln368_2_fu_878_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_indvar_flatten190_load : STD_LOGIC_VECTOR (4 downto 0);
    signal m191_fu_228 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal m_fu_892_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_m191_load : STD_LOGIC_VECTOR (8 downto 0);
    signal k192_fu_232 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal k_fu_1360_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_k192_load : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln368194_fu_236 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln368_fu_1380_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_add_ln368194_load : STD_LOGIC_VECTOR (8 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we1_local : STD_LOGIC;
    signal grp_fu_674_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we1_local : STD_LOGIC;
    signal grp_fu_696_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we1_local : STD_LOGIC;
    signal grp_fu_714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we1_local : STD_LOGIC;
    signal grp_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we1_local : STD_LOGIC;
    signal grp_fu_680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we1_local : STD_LOGIC;
    signal grp_fu_701_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we1_local : STD_LOGIC;
    signal grp_fu_719_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we1_local : STD_LOGIC;
    signal grp_fu_737_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce0_local : STD_LOGIC;
    signal grp_fu_674_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_674_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_680_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_680_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_686_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_691_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_691_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_696_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_696_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_701_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_701_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_710_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_710_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_714_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_714_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_719_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_719_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_724_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_724_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_732_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_737_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_737_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_742_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_742_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_746_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_746_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_790_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_790_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_790_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_797_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_797_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_797_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_804_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_804_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_811_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_811_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_811_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_818_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_818_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_818_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_825_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_825_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_825_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_832_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_832_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_832_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_839_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_839_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_839_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln368_fu_884_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_fu_904_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_fu_944_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_984_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_994_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_fu_1004_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_224_fu_1024_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln7_fu_1034_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_26_i_fu_1072_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_28_i_fu_1112_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_1152_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_27_i_fu_1192_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_29_i_fu_1232_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_14_fu_1272_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_1366_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln16_fu_1468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_sel_fu_1471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln16_fu_1479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln16_fu_1485_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_1489_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_674_ce : STD_LOGIC;
    signal pre_grp_fu_674_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_674_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_680_ce : STD_LOGIC;
    signal pre_grp_fu_680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_680_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_686_ce : STD_LOGIC;
    signal pre_grp_fu_686_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_686_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_691_ce : STD_LOGIC;
    signal pre_grp_fu_691_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_691_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_696_ce : STD_LOGIC;
    signal pre_grp_fu_696_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_696_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_701_ce : STD_LOGIC;
    signal pre_grp_fu_701_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_701_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_ce : STD_LOGIC;
    signal pre_grp_fu_706_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_706_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_710_ce : STD_LOGIC;
    signal pre_grp_fu_710_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_710_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_714_ce : STD_LOGIC;
    signal pre_grp_fu_714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_714_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_719_ce : STD_LOGIC;
    signal pre_grp_fu_719_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_719_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_724_ce : STD_LOGIC;
    signal pre_grp_fu_724_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_724_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_728_ce : STD_LOGIC;
    signal pre_grp_fu_728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_728_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_732_ce : STD_LOGIC;
    signal pre_grp_fu_732_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_732_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_737_ce : STD_LOGIC;
    signal pre_grp_fu_737_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_737_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_742_ce : STD_LOGIC;
    signal pre_grp_fu_742_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_742_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_746_ce : STD_LOGIC;
    signal pre_grp_fu_746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_746_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_362 : BOOLEAN;
    signal ap_condition_1399 : BOOLEAN;
    signal ap_condition_377 : BOOLEAN;
    signal c_fu_904_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_904_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_904_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_904_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_904_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_904_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_904_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_904_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_fu_944_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_fu_944_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_fu_944_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_fu_944_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_fu_944_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_fu_944_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_fu_944_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_fu_944_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_26_i_fu_1072_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_26_i_fu_1072_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_26_i_fu_1072_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_26_i_fu_1072_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_26_i_fu_1072_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_26_i_fu_1072_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_26_i_fu_1072_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_26_i_fu_1072_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_28_i_fu_1112_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_28_i_fu_1112_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_28_i_fu_1112_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_28_i_fu_1112_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_28_i_fu_1112_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_28_i_fu_1112_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_28_i_fu_1112_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_28_i_fu_1112_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_fu_1152_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_fu_1152_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_fu_1152_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_fu_1152_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_fu_1152_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_fu_1152_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_fu_1152_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_fu_1152_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_27_i_fu_1192_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_27_i_fu_1192_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_27_i_fu_1192_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_27_i_fu_1192_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_27_i_fu_1192_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_27_i_fu_1192_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_27_i_fu_1192_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_27_i_fu_1192_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_29_i_fu_1232_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_29_i_fu_1232_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_29_i_fu_1232_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_29_i_fu_1232_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_29_i_fu_1232_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_29_i_fu_1232_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_29_i_fu_1232_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_29_i_fu_1232_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_14_fu_1272_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_14_fu_1272_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_14_fu_1272_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_14_fu_1272_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_14_fu_1272_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_14_fu_1272_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_14_fu_1272_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tw_14_fu_1272_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_sparsemux_17_5_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (4 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (4 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (4 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (4 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (4 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (4 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (4 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (4 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_4_no_dsp_1_U232 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_674_p0,
        din1 => grp_fu_674_p1,
        ce => grp_fu_674_ce,
        dout => pre_grp_fu_674_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U233 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_680_p0,
        din1 => grp_fu_680_p1,
        ce => grp_fu_680_ce,
        dout => pre_grp_fu_680_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U234 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_686_p0,
        din1 => grp_fu_686_p1,
        ce => grp_fu_686_ce,
        dout => pre_grp_fu_686_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U235 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_691_p0,
        din1 => grp_fu_691_p1,
        ce => grp_fu_691_ce,
        dout => pre_grp_fu_691_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U236 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_696_p0,
        din1 => grp_fu_696_p1,
        ce => grp_fu_696_ce,
        dout => pre_grp_fu_696_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U237 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_701_p0,
        din1 => grp_fu_701_p1,
        ce => grp_fu_701_ce,
        dout => pre_grp_fu_701_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U238 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_706_p0,
        din1 => grp_fu_706_p1,
        ce => grp_fu_706_ce,
        dout => pre_grp_fu_706_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U239 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_710_p0,
        din1 => grp_fu_710_p1,
        ce => grp_fu_710_ce,
        dout => pre_grp_fu_710_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U240 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_714_p0,
        din1 => grp_fu_714_p1,
        ce => grp_fu_714_ce,
        dout => pre_grp_fu_714_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U241 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_719_p0,
        din1 => grp_fu_719_p1,
        ce => grp_fu_719_ce,
        dout => pre_grp_fu_719_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U242 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_724_p0,
        din1 => grp_fu_724_p1,
        ce => grp_fu_724_ce,
        dout => pre_grp_fu_724_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U243 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_728_p0,
        din1 => grp_fu_728_p1,
        ce => grp_fu_728_ce,
        dout => pre_grp_fu_728_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U244 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_732_p0,
        din1 => grp_fu_732_p1,
        ce => grp_fu_732_ce,
        dout => pre_grp_fu_732_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U245 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_737_p0,
        din1 => grp_fu_737_p1,
        ce => grp_fu_737_ce,
        dout => pre_grp_fu_737_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U246 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_742_p0,
        din1 => grp_fu_742_p1,
        ce => grp_fu_742_ce,
        dout => pre_grp_fu_742_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U247 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_746_p0,
        din1 => grp_fu_746_p1,
        ce => grp_fu_746_ce,
        dout => pre_grp_fu_746_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U248 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q0,
        din1 => d_reg_1833,
        dout => bd_fu_750_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U249 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q0,
        din1 => c_reg_1825,
        dout => bc_fu_755_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U250 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q0,
        din1 => tw_27_i_reg_1949,
        dout => bd_7_i_fu_760_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U251 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q0,
        din1 => tw_26_i_reg_1925,
        dout => bc_7_i_fu_765_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U252 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_q0,
        din1 => tw_29_i_reg_1957,
        dout => bd_8_i_fu_770_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U253 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_q0,
        din1 => tw_28_i_reg_1933,
        dout => bc_8_i_fu_775_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U254 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_q0,
        din1 => tw_14_reg_1965,
        dout => bd_3_fu_780_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U255 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_q0,
        din1 => tw_reg_1941,
        dout => bc_3_fu_785_p2);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U256 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_790_p1,
        din2 => grp_fu_790_p2,
        din3 => grp_fu_790_p3,
        dout => grp_fu_790_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U257 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_797_p1,
        din2 => grp_fu_797_p2,
        din3 => grp_fu_797_p3,
        dout => grp_fu_797_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U258 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_804_p1,
        din2 => grp_fu_804_p2,
        din3 => grp_fu_804_p3,
        dout => grp_fu_804_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U259 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_811_p1,
        din2 => grp_fu_811_p2,
        din3 => grp_fu_811_p3,
        dout => grp_fu_811_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U260 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_818_p1,
        din2 => grp_fu_818_p2,
        din3 => grp_fu_818_p3,
        dout => grp_fu_818_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U261 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_825_p1,
        din2 => grp_fu_825_p2,
        din3 => grp_fu_825_p3,
        dout => grp_fu_825_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U262 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_832_p1,
        din2 => grp_fu_832_p2,
        din3 => grp_fu_832_p3,
        dout => grp_fu_832_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U263 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_839_p1,
        din2 => grp_fu_839_p2,
        din3 => grp_fu_839_p3,
        dout => grp_fu_839_p4);

    sparsemux_17_5_32_1_1_U264 : component FFT_TOP_sparsemux_17_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 32,
        CASE1 => "00100",
        din1_WIDTH => 32,
        CASE2 => "01000",
        din2_WIDTH => 32,
        CASE3 => "01100",
        din3_WIDTH => 32,
        CASE4 => "10000",
        din4_WIDTH => 32,
        CASE5 => "10100",
        din5_WIDTH => 32,
        CASE6 => "11000",
        din6_WIDTH => 32,
        CASE7 => "11100",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F800000,
        din1 => ap_const_lv32_3F6C835E,
        din2 => ap_const_lv32_3F3504F3,
        din3 => ap_const_lv32_3EC3EF15,
        din4 => ap_const_lv32_248D3132,
        din5 => ap_const_lv32_BEC3EF15,
        din6 => ap_const_lv32_BF3504F3,
        din7 => ap_const_lv32_BF6C835E,
        def => c_fu_904_p17,
        sel => trunc_ln371_fu_900_p1,
        dout => c_fu_904_p19);

    sparsemux_17_5_32_1_1_U265 : component FFT_TOP_sparsemux_17_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 32,
        CASE1 => "00100",
        din1_WIDTH => 32,
        CASE2 => "01000",
        din2_WIDTH => 32,
        CASE3 => "01100",
        din3_WIDTH => 32,
        CASE4 => "10000",
        din4_WIDTH => 32,
        CASE5 => "10100",
        din5_WIDTH => 32,
        CASE6 => "11000",
        din6_WIDTH => 32,
        CASE7 => "11100",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_80000000,
        din1 => ap_const_lv32_BEC3EF15,
        din2 => ap_const_lv32_BF3504F3,
        din3 => ap_const_lv32_BF6C835E,
        din4 => ap_const_lv32_BF800000,
        din5 => ap_const_lv32_BF6C835E,
        din6 => ap_const_lv32_BF3504F3,
        din7 => ap_const_lv32_BEC3EF15,
        def => d_fu_944_p17,
        sel => trunc_ln371_fu_900_p1,
        dout => d_fu_944_p19);

    sparsemux_17_5_32_1_1_U266 : component FFT_TOP_sparsemux_17_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 32,
        CASE1 => "00100",
        din1_WIDTH => 32,
        CASE2 => "01000",
        din2_WIDTH => 32,
        CASE3 => "01100",
        din3_WIDTH => 32,
        CASE4 => "10000",
        din4_WIDTH => 32,
        CASE5 => "10100",
        din5_WIDTH => 32,
        CASE6 => "11000",
        din6_WIDTH => 32,
        CASE7 => "11100",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7EC46D,
        din1 => ap_const_lv32_3F61C598,
        din2 => ap_const_lv32_3F226799,
        din3 => ap_const_lv32_3E94A031,
        din4 => ap_const_lv32_BDC8BD36,
        din5 => ap_const_lv32_BEF15AEA,
        din6 => ap_const_lv32_BF45E403,
        din7 => ap_const_lv32_BF74FA0B,
        def => tw_26_i_fu_1072_p17,
        sel => trunc_ln371_fu_900_p1,
        dout => tw_26_i_fu_1072_p19);

    sparsemux_17_5_32_1_1_U267 : component FFT_TOP_sparsemux_17_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 32,
        CASE1 => "00100",
        din1_WIDTH => 32,
        CASE2 => "01000",
        din2_WIDTH => 32,
        CASE3 => "01100",
        din3_WIDTH => 32,
        CASE4 => "10000",
        din4_WIDTH => 32,
        CASE5 => "10100",
        din5_WIDTH => 32,
        CASE6 => "11000",
        din6_WIDTH => 32,
        CASE7 => "11100",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7B14BE,
        din1 => ap_const_lv32_3F54DB31,
        din2 => ap_const_lv32_3F0E39DA,
        din3 => ap_const_lv32_3E47C5C2,
        din4 => ap_const_lv32_BE47C5C2,
        din5 => ap_const_lv32_BF0E39DA,
        din6 => ap_const_lv32_BF54DB31,
        din7 => ap_const_lv32_BF7B14BE,
        def => tw_28_i_fu_1112_p17,
        sel => trunc_ln371_fu_900_p1,
        dout => tw_28_i_fu_1112_p19);

    sparsemux_17_5_32_1_1_U268 : component FFT_TOP_sparsemux_17_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 32,
        CASE1 => "00100",
        din1_WIDTH => 32,
        CASE2 => "01000",
        din2_WIDTH => 32,
        CASE3 => "01100",
        din3_WIDTH => 32,
        CASE4 => "10000",
        din4_WIDTH => 32,
        CASE5 => "10100",
        din5_WIDTH => 32,
        CASE6 => "11000",
        din6_WIDTH => 32,
        CASE7 => "11100",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F74FA0B,
        din1 => ap_const_lv32_3F45E403,
        din2 => ap_const_lv32_3EF15AEA,
        din3 => ap_const_lv32_3DC8BD36,
        din4 => ap_const_lv32_BE94A031,
        din5 => ap_const_lv32_BF226799,
        din6 => ap_const_lv32_BF61C598,
        din7 => ap_const_lv32_BF7EC46D,
        def => tw_fu_1152_p17,
        sel => trunc_ln371_fu_900_p1,
        dout => tw_fu_1152_p19);

    sparsemux_17_5_32_1_1_U269 : component FFT_TOP_sparsemux_17_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 32,
        CASE1 => "00100",
        din1_WIDTH => 32,
        CASE2 => "01000",
        din2_WIDTH => 32,
        CASE3 => "01100",
        din3_WIDTH => 32,
        CASE4 => "10000",
        din4_WIDTH => 32,
        CASE5 => "10100",
        din5_WIDTH => 32,
        CASE6 => "11000",
        din6_WIDTH => 32,
        CASE7 => "11100",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BDC8BD36,
        din1 => ap_const_lv32_BEF15AEA,
        din2 => ap_const_lv32_BF45E403,
        din3 => ap_const_lv32_BF74FA0B,
        din4 => ap_const_lv32_BF7EC46D,
        din5 => ap_const_lv32_BF61C598,
        din6 => ap_const_lv32_BF226799,
        din7 => ap_const_lv32_BE94A031,
        def => tw_27_i_fu_1192_p17,
        sel => trunc_ln371_fu_900_p1,
        dout => tw_27_i_fu_1192_p19);

    sparsemux_17_5_32_1_1_U270 : component FFT_TOP_sparsemux_17_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 32,
        CASE1 => "00100",
        din1_WIDTH => 32,
        CASE2 => "01000",
        din2_WIDTH => 32,
        CASE3 => "01100",
        din3_WIDTH => 32,
        CASE4 => "10000",
        din4_WIDTH => 32,
        CASE5 => "10100",
        din5_WIDTH => 32,
        CASE6 => "11000",
        din6_WIDTH => 32,
        CASE7 => "11100",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BE47C5C2,
        din1 => ap_const_lv32_BF0E39DA,
        din2 => ap_const_lv32_BF54DB31,
        din3 => ap_const_lv32_BF7B14BE,
        din4 => ap_const_lv32_BF7B14BE,
        din5 => ap_const_lv32_BF54DB31,
        din6 => ap_const_lv32_BF0E39DA,
        din7 => ap_const_lv32_BE47C5C2,
        def => tw_29_i_fu_1232_p17,
        sel => trunc_ln371_fu_900_p1,
        dout => tw_29_i_fu_1232_p19);

    sparsemux_17_5_32_1_1_U271 : component FFT_TOP_sparsemux_17_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 32,
        CASE1 => "00100",
        din1_WIDTH => 32,
        CASE2 => "01000",
        din2_WIDTH => 32,
        CASE3 => "01100",
        din3_WIDTH => 32,
        CASE4 => "10000",
        din4_WIDTH => 32,
        CASE5 => "10100",
        din5_WIDTH => 32,
        CASE6 => "11000",
        din6_WIDTH => 32,
        CASE7 => "11100",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BE94A031,
        din1 => ap_const_lv32_BF226799,
        din2 => ap_const_lv32_BF61C598,
        din3 => ap_const_lv32_BF7EC46D,
        din4 => ap_const_lv32_BF74FA0B,
        din5 => ap_const_lv32_BF45E403,
        din6 => ap_const_lv32_BEF15AEA,
        din7 => ap_const_lv32_BDC8BD36,
        def => tw_14_fu_1272_p17,
        sel => trunc_ln371_fu_900_p1,
        dout => tw_14_fu_1272_p19);

    flow_control_loop_delay_pipe_U : component FFT_TOP_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    add_ln368194_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                add_ln368194_fu_236 <= add_ln368_fu_1380_p2;
            end if;
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter9_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_d1_imag_8_reg_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_377)) then
                if ((trunc_ln371_reg_1821 = ap_const_lv5_0)) then 
                    ap_phi_reg_pp0_iter2_d1_imag_8_reg_662 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_d1_imag_8_reg_662 <= ap_phi_reg_pp0_iter1_d1_imag_8_reg_662;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_d1_real_8_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_377)) then
                if ((trunc_ln371_reg_1821 = ap_const_lv5_0)) then 
                    ap_phi_reg_pp0_iter2_d1_real_8_reg_650 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_d1_real_8_reg_650 <= ap_phi_reg_pp0_iter1_d1_real_8_reg_650;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_imag_8_reg_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if ((ap_predicate_pred588_state3 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_8_reg_662 <= d1_imag_7_fu_1497_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_8_reg_662 <= ap_phi_reg_pp0_iter3_d1_imag_8_reg_662;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_real_8_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if ((ap_predicate_pred588_state3 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_real_8_reg_650 <= d1_real_7_reg_2028_pp0_iter2_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_real_8_reg_650 <= ap_phi_reg_pp0_iter3_d1_real_8_reg_650;
                end if;
            end if; 
        end if;
    end process;

    grp_fu_674_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_674_ce <= ap_const_logic_1;
            else 
                grp_fu_674_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_680_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_680_ce <= ap_const_logic_1;
            else 
                grp_fu_680_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_686_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_686_ce <= ap_const_logic_1;
            else 
                grp_fu_686_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_691_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_691_ce <= ap_const_logic_1;
            else 
                grp_fu_691_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_696_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_696_ce <= ap_const_logic_1;
            else 
                grp_fu_696_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_701_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_701_ce <= ap_const_logic_1;
            else 
                grp_fu_701_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_706_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_706_ce <= ap_const_logic_1;
            else 
                grp_fu_706_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_710_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_710_ce <= ap_const_logic_1;
            else 
                grp_fu_710_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_714_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_714_ce <= ap_const_logic_1;
            else 
                grp_fu_714_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_719_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_719_ce <= ap_const_logic_1;
            else 
                grp_fu_719_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_724_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_724_ce <= ap_const_logic_1;
            else 
                grp_fu_724_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_728_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_728_ce <= ap_const_logic_1;
            else 
                grp_fu_728_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_732_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_732_ce <= ap_const_logic_1;
            else 
                grp_fu_732_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_737_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_737_ce <= ap_const_logic_1;
            else 
                grp_fu_737_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_742_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_742_ce <= ap_const_logic_1;
            else 
                grp_fu_742_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_746_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_746_ce <= ap_const_logic_1;
            else 
                grp_fu_746_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    indvar_flatten190_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                indvar_flatten190_fu_224 <= add_ln368_2_fu_878_p2;
            end if;
        end if;
    end process;

    k192_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                k192_fu_232 <= k_fu_1360_p2;
            end if;
        end if;
    end process;

    m191_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                m191_fu_228 <= m_fu_892_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1_reg_2054 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1_reg_2070 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_q1;
                a_reg_2018 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q0;
                d0_imag_reg_2010 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q1;
                d0_real_reg_2002 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_q1;
                d1_real_7_reg_2028 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_q0;
                d1_reg_2086 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134_pp0_iter2_reg;
                a_reg_2018_pp0_iter2_reg <= a_reg_2018;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                    ap_predicate_pred588_state3 <= (trunc_ln371_reg_1821_pp0_iter1_reg = ap_const_lv5_10);
                d0_imag_reg_2010_pp0_iter2_reg <= d0_imag_reg_2010;
                d0_imag_reg_2010_pp0_iter3_reg <= d0_imag_reg_2010_pp0_iter2_reg;
                d0_real_reg_2002_pp0_iter2_reg <= d0_real_reg_2002;
                d0_real_reg_2002_pp0_iter3_reg <= d0_real_reg_2002_pp0_iter2_reg;
                d1_imag_14_i_reg_2177 <= grp_fu_797_p4;
                d1_imag_1_i_reg_2193 <= grp_fu_804_p4;
                d1_imag_9_reg_2209 <= grp_fu_811_p4;
                d1_imag_reg_2164 <= grp_fu_790_p4;
                d1_real_14_i_reg_2169 <= grp_fu_825_p4;
                d1_real_1_i_reg_2185 <= grp_fu_832_p4;
                d1_real_7_reg_2028_pp0_iter2_reg <= d1_real_7_reg_2028;
                d1_real_9_reg_2201 <= grp_fu_839_p4;
                d1_real_reg_2159 <= grp_fu_818_p4;
                d3_imag_3_reg_2259 <= grp_fu_746_p2;
                d3_imag_7_i_reg_2235 <= grp_fu_710_p2;
                d3_imag_8_i_reg_2247 <= grp_fu_728_p2;
                d3_imag_reg_2223 <= grp_fu_691_p2;
                d3_real_3_reg_2253 <= grp_fu_742_p2;
                d3_real_7_i_reg_2229 <= grp_fu_706_p2;
                d3_real_8_i_reg_2241 <= grp_fu_724_p2;
                d3_real_reg_2217 <= grp_fu_686_p2;
                trunc_ln371_reg_1821_pp0_iter2_reg <= trunc_ln371_reg_1821_pp0_iter1_reg;
                trunc_ln371_reg_1821_pp0_iter3_reg <= trunc_ln371_reg_1821_pp0_iter2_reg;
                    zext_ln381_reg_1841_pp0_iter2_reg(5 downto 0) <= zext_ln381_reg_1841_pp0_iter1_reg(5 downto 0);
                    zext_ln381_reg_1841_pp0_iter3_reg(5 downto 0) <= zext_ln381_reg_1841_pp0_iter2_reg(5 downto 0);
                    zext_ln381_reg_1841_pp0_iter4_reg(5 downto 0) <= zext_ln381_reg_1841_pp0_iter3_reg(5 downto 0);
                    zext_ln381_reg_1841_pp0_iter5_reg(5 downto 0) <= zext_ln381_reg_1841_pp0_iter4_reg(5 downto 0);
                    zext_ln381_reg_1841_pp0_iter6_reg(5 downto 0) <= zext_ln381_reg_1841_pp0_iter5_reg(5 downto 0);
                    zext_ln381_reg_1841_pp0_iter7_reg(5 downto 0) <= zext_ln381_reg_1841_pp0_iter6_reg(5 downto 0);
                    zext_ln7_reg_1853_pp0_iter2_reg(2 downto 0) <= zext_ln7_reg_1853_pp0_iter1_reg(2 downto 0);    zext_ln7_reg_1853_pp0_iter2_reg(5 downto 4) <= zext_ln7_reg_1853_pp0_iter1_reg(5 downto 4);
                    zext_ln7_reg_1853_pp0_iter3_reg(2 downto 0) <= zext_ln7_reg_1853_pp0_iter2_reg(2 downto 0);    zext_ln7_reg_1853_pp0_iter3_reg(5 downto 4) <= zext_ln7_reg_1853_pp0_iter2_reg(5 downto 4);
                    zext_ln7_reg_1853_pp0_iter4_reg(2 downto 0) <= zext_ln7_reg_1853_pp0_iter3_reg(2 downto 0);    zext_ln7_reg_1853_pp0_iter4_reg(5 downto 4) <= zext_ln7_reg_1853_pp0_iter3_reg(5 downto 4);
                    zext_ln7_reg_1853_pp0_iter5_reg(2 downto 0) <= zext_ln7_reg_1853_pp0_iter4_reg(2 downto 0);    zext_ln7_reg_1853_pp0_iter5_reg(5 downto 4) <= zext_ln7_reg_1853_pp0_iter4_reg(5 downto 4);
                    zext_ln7_reg_1853_pp0_iter6_reg(2 downto 0) <= zext_ln7_reg_1853_pp0_iter5_reg(2 downto 0);    zext_ln7_reg_1853_pp0_iter6_reg(5 downto 4) <= zext_ln7_reg_1853_pp0_iter5_reg(5 downto 4);
                    zext_ln7_reg_1853_pp0_iter7_reg(2 downto 0) <= zext_ln7_reg_1853_pp0_iter6_reg(2 downto 0);    zext_ln7_reg_1853_pp0_iter7_reg(5 downto 4) <= zext_ln7_reg_1853_pp0_iter6_reg(5 downto 4);
                    zext_ln7_reg_1853_pp0_iter8_reg(2 downto 0) <= zext_ln7_reg_1853_pp0_iter7_reg(2 downto 0);    zext_ln7_reg_1853_pp0_iter8_reg(5 downto 4) <= zext_ln7_reg_1853_pp0_iter7_reg(5 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bc_3_reg_2148 <= bc_3_fu_785_p2;
                bc_7_i_reg_2108 <= bc_7_i_fu_765_p2;
                bc_8_i_reg_2128 <= bc_8_i_fu_775_p2;
                bc_reg_2040 <= bc_fu_755_p2;
                bd_3_reg_2142 <= bd_3_fu_780_p2;
                bd_7_i_reg_2102 <= bd_7_i_fu_760_p2;
                bd_8_i_reg_2122 <= bd_8_i_fu_770_p2;
                bd_reg_2034 <= bd_fu_750_p2;
                c_reg_1825 <= c_fu_904_p19;
                c_reg_1825_pp0_iter1_reg <= c_reg_1825;
                d_reg_1833 <= d_fu_944_p19;
                d_reg_1833_pp0_iter1_reg <= d_reg_1833;
                icmp_ln368_reg_1998 <= icmp_ln368_fu_1386_p2;
                trunc_ln371_reg_1821 <= trunc_ln371_fu_900_p1;
                trunc_ln371_reg_1821_pp0_iter1_reg <= trunc_ln371_reg_1821;
                tw_14_reg_1965 <= tw_14_fu_1272_p19;
                tw_14_reg_1965_pp0_iter1_reg <= tw_14_reg_1965;
                tw_26_i_reg_1925 <= tw_26_i_fu_1072_p19;
                tw_26_i_reg_1925_pp0_iter1_reg <= tw_26_i_reg_1925;
                tw_27_i_reg_1949 <= tw_27_i_fu_1192_p19;
                tw_27_i_reg_1949_pp0_iter1_reg <= tw_27_i_reg_1949;
                tw_28_i_reg_1933 <= tw_28_i_fu_1112_p19;
                tw_28_i_reg_1933_pp0_iter1_reg <= tw_28_i_reg_1933;
                tw_29_i_reg_1957 <= tw_29_i_fu_1232_p19;
                tw_29_i_reg_1957_pp0_iter1_reg <= tw_29_i_reg_1957;
                tw_reg_1941 <= tw_fu_1152_p19;
                tw_reg_1941_pp0_iter1_reg <= tw_reg_1941;
                    zext_ln381_reg_1841(5 downto 0) <= zext_ln381_fu_1012_p1(5 downto 0);
                    zext_ln381_reg_1841_pp0_iter1_reg(5 downto 0) <= zext_ln381_reg_1841(5 downto 0);
                    zext_ln7_reg_1853(2 downto 0) <= zext_ln7_fu_1044_p1(2 downto 0);    zext_ln7_reg_1853(5 downto 4) <= zext_ln7_fu_1044_p1(5 downto 4);
                    zext_ln7_reg_1853_pp0_iter1_reg(2 downto 0) <= zext_ln7_reg_1853(2 downto 0);    zext_ln7_reg_1853_pp0_iter1_reg(5 downto 4) <= zext_ln7_reg_1853(5 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_d1_imag_8_reg_662 <= ap_phi_reg_pp0_iter0_d1_imag_8_reg_662;
                ap_phi_reg_pp0_iter1_d1_real_8_reg_650 <= ap_phi_reg_pp0_iter0_d1_real_8_reg_650;
                xor_ln371_reg_1993 <= xor_ln371_fu_1374_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_d1_imag_8_reg_662 <= ap_phi_reg_pp0_iter2_d1_imag_8_reg_662;
                ap_phi_reg_pp0_iter3_d1_real_8_reg_650 <= ap_phi_reg_pp0_iter2_d1_real_8_reg_650;
                grp_fu_790_p1 <= a_reg_2018;
                grp_fu_790_p2 <= d_reg_1833_pp0_iter1_reg;
                grp_fu_790_p3 <= bc_reg_2040;
                grp_fu_797_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1_reg_2054;
                grp_fu_797_p2 <= tw_27_i_reg_1949_pp0_iter1_reg;
                grp_fu_797_p3 <= bc_7_i_reg_2108;
                grp_fu_804_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1_reg_2070;
                grp_fu_804_p2 <= tw_29_i_reg_1957_pp0_iter1_reg;
                grp_fu_804_p3 <= bc_8_i_reg_2128;
                grp_fu_811_p1 <= d1_reg_2086;
                grp_fu_811_p2 <= tw_14_reg_1965_pp0_iter1_reg;
                grp_fu_811_p3 <= bc_3_reg_2148;
                grp_fu_818_p1 <= a_reg_2018;
                grp_fu_818_p2 <= c_reg_1825_pp0_iter1_reg;
                grp_fu_818_p3 <= bd_reg_2034;
                grp_fu_825_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_1_reg_2054;
                grp_fu_825_p2 <= tw_26_i_reg_1925_pp0_iter1_reg;
                grp_fu_825_p3 <= bd_7_i_reg_2102;
                grp_fu_832_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_1_reg_2070;
                grp_fu_832_p2 <= tw_28_i_reg_1933_pp0_iter1_reg;
                grp_fu_832_p3 <= bd_8_i_reg_2122;
                grp_fu_839_p1 <= d1_reg_2086;
                grp_fu_839_p2 <= tw_reg_1941_pp0_iter1_reg;
                grp_fu_839_p3 <= bd_3_reg_2142;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                grp_fu_674_p0 <= d0_real_reg_2002_pp0_iter3_reg;
                grp_fu_674_p1 <= ap_phi_mux_d1_real_8_phi_fu_653_p6;
                grp_fu_680_p0 <= d0_imag_reg_2010_pp0_iter3_reg;
                grp_fu_680_p1 <= ap_phi_mux_d1_imag_8_phi_fu_665_p6;
                grp_fu_686_p0 <= d0_real_reg_2002_pp0_iter3_reg;
                grp_fu_686_p1 <= ap_phi_mux_d1_real_8_phi_fu_653_p6;
                grp_fu_691_p0 <= d0_imag_reg_2010_pp0_iter3_reg;
                grp_fu_691_p1 <= ap_phi_mux_d1_imag_8_phi_fu_665_p6;
                grp_fu_696_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046_pp0_iter3_reg;
                grp_fu_696_p1 <= d1_real_14_i_reg_2169;
                grp_fu_701_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094_pp0_iter3_reg;
                grp_fu_701_p1 <= d1_imag_14_i_reg_2177;
                grp_fu_706_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_load_reg_2046_pp0_iter3_reg;
                grp_fu_706_p1 <= d1_real_14_i_reg_2169;
                grp_fu_710_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_load_reg_2094_pp0_iter3_reg;
                grp_fu_710_p1 <= d1_imag_14_i_reg_2177;
                grp_fu_714_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062_pp0_iter3_reg;
                grp_fu_714_p1 <= d1_real_1_i_reg_2185;
                grp_fu_719_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114_pp0_iter3_reg;
                grp_fu_719_p1 <= d1_imag_1_i_reg_2193;
                grp_fu_724_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_load_reg_2062_pp0_iter3_reg;
                grp_fu_724_p1 <= d1_real_1_i_reg_2185;
                grp_fu_728_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_load_reg_2114_pp0_iter3_reg;
                grp_fu_728_p1 <= d1_imag_1_i_reg_2193;
                grp_fu_732_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078_pp0_iter3_reg;
                grp_fu_732_p1 <= d1_real_9_reg_2201;
                grp_fu_737_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134_pp0_iter3_reg;
                grp_fu_737_p1 <= d1_imag_9_reg_2209;
                grp_fu_742_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_load_reg_2078_pp0_iter3_reg;
                grp_fu_742_p1 <= d1_real_9_reg_2201;
                grp_fu_746_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_load_reg_2134_pp0_iter3_reg;
                grp_fu_746_p1 <= d1_imag_9_reg_2209;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_674_ce = ap_const_logic_1)) then
                pre_grp_fu_674_p2_reg <= pre_grp_fu_674_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_680_ce = ap_const_logic_1)) then
                pre_grp_fu_680_p2_reg <= pre_grp_fu_680_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_686_ce = ap_const_logic_1)) then
                pre_grp_fu_686_p2_reg <= pre_grp_fu_686_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_691_ce = ap_const_logic_1)) then
                pre_grp_fu_691_p2_reg <= pre_grp_fu_691_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_696_ce = ap_const_logic_1)) then
                pre_grp_fu_696_p2_reg <= pre_grp_fu_696_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_701_ce = ap_const_logic_1)) then
                pre_grp_fu_701_p2_reg <= pre_grp_fu_701_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_706_ce = ap_const_logic_1)) then
                pre_grp_fu_706_p2_reg <= pre_grp_fu_706_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_710_ce = ap_const_logic_1)) then
                pre_grp_fu_710_p2_reg <= pre_grp_fu_710_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_714_ce = ap_const_logic_1)) then
                pre_grp_fu_714_p2_reg <= pre_grp_fu_714_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_719_ce = ap_const_logic_1)) then
                pre_grp_fu_719_p2_reg <= pre_grp_fu_719_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_724_ce = ap_const_logic_1)) then
                pre_grp_fu_724_p2_reg <= pre_grp_fu_724_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_728_ce = ap_const_logic_1)) then
                pre_grp_fu_728_p2_reg <= pre_grp_fu_728_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_732_ce = ap_const_logic_1)) then
                pre_grp_fu_732_p2_reg <= pre_grp_fu_732_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_737_ce = ap_const_logic_1)) then
                pre_grp_fu_737_p2_reg <= pre_grp_fu_737_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_742_ce = ap_const_logic_1)) then
                pre_grp_fu_742_p2_reg <= pre_grp_fu_742_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_746_ce = ap_const_logic_1)) then
                pre_grp_fu_746_p2_reg <= pre_grp_fu_746_p2;
            end if;
        end if;
    end process;
    zext_ln381_reg_1841(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1841_pp0_iter1_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1841_pp0_iter2_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1841_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1841_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1841_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1841_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1841_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1853(3) <= '1';
    zext_ln7_reg_1853(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1853_pp0_iter1_reg(3) <= '1';
    zext_ln7_reg_1853_pp0_iter1_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1853_pp0_iter2_reg(3) <= '1';
    zext_ln7_reg_1853_pp0_iter2_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1853_pp0_iter3_reg(3) <= '1';
    zext_ln7_reg_1853_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1853_pp0_iter4_reg(3) <= '1';
    zext_ln7_reg_1853_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1853_pp0_iter5_reg(3) <= '1';
    zext_ln7_reg_1853_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1853_pp0_iter6_reg(3) <= '1';
    zext_ln7_reg_1853_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1853_pp0_iter7_reg(3) <= '1';
    zext_ln7_reg_1853_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1853_pp0_iter8_reg(3) <= '1';
    zext_ln7_reg_1853_pp0_iter8_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_address0 <= zext_ln7_fu_1044_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_address1 <= zext_ln381_fu_1012_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_address0 <= zext_ln7_fu_1044_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_address1 <= zext_ln381_fu_1012_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_address0 <= zext_ln7_fu_1044_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_address1 <= zext_ln381_fu_1012_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_address0 <= zext_ln7_fu_1044_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_address1 <= zext_ln381_fu_1012_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_address0 <= zext_ln7_fu_1044_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_address1 <= zext_ln381_fu_1012_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_address0 <= zext_ln7_fu_1044_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_address1 <= zext_ln381_fu_1012_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_address0 <= zext_ln7_fu_1044_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_address1 <= zext_ln381_fu_1012_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_address0 <= zext_ln7_fu_1044_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_address1 <= zext_ln381_fu_1012_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_address0 <= zext_ln7_reg_1853_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_address1 <= zext_ln381_reg_1841_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_d0 <= d3_real_reg_2217;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_d1 <= grp_fu_674_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_address0 <= zext_ln7_reg_1853_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_address1 <= zext_ln381_reg_1841_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_d0 <= d3_real_7_i_reg_2229;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_d1 <= grp_fu_696_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_address0 <= zext_ln7_reg_1853_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_address1 <= zext_ln381_reg_1841_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_d0 <= d3_real_8_i_reg_2241;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_d1 <= grp_fu_714_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_address0 <= zext_ln7_reg_1853_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_address1 <= zext_ln381_reg_1841_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_d0 <= d3_real_3_reg_2253;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_d1 <= grp_fu_732_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_0_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_address0 <= zext_ln7_reg_1853_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_address1 <= zext_ln381_reg_1841_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_d0 <= d3_imag_reg_2223;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_d1 <= grp_fu_680_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_address0 <= zext_ln7_reg_1853_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_address1 <= zext_ln381_reg_1841_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_d0 <= d3_imag_7_i_reg_2235;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_d1 <= grp_fu_701_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_address0 <= zext_ln7_reg_1853_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_address1 <= zext_ln381_reg_1841_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_d0 <= d3_imag_8_i_reg_2247;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_d1 <= grp_fu_719_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_address0 <= zext_ln7_reg_1853_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_address1 <= zext_ln381_reg_1841_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_d0 <= d3_imag_3_reg_2259;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_d1 <= grp_fu_737_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_4_1_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln368_2_fu_878_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten190_load) + unsigned(ap_const_lv5_1));
    add_ln368_fu_1380_p2 <= std_logic_vector(unsigned(m_fu_892_p3) + unsigned(ap_const_lv9_40));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_1399_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln368_reg_1998, ap_block_pp0_stage0)
    begin
                ap_condition_1399 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln368_reg_1998 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_362_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_362 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_377_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_377 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln368_fu_1386_p2, ap_start_int)
    begin
        if (((icmp_ln368_fu_1386_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_d1_imag_8_phi_fu_665_p6_assign_proc : process(trunc_ln371_reg_1821_pp0_iter3_reg, d1_imag_reg_2164, ap_phi_reg_pp0_iter4_d1_imag_8_reg_662)
    begin
        if ((not((trunc_ln371_reg_1821_pp0_iter3_reg = ap_const_lv5_0)) and not((trunc_ln371_reg_1821_pp0_iter3_reg = ap_const_lv5_10)))) then 
            ap_phi_mux_d1_imag_8_phi_fu_665_p6 <= d1_imag_reg_2164;
        else 
            ap_phi_mux_d1_imag_8_phi_fu_665_p6 <= ap_phi_reg_pp0_iter4_d1_imag_8_reg_662;
        end if; 
    end process;


    ap_phi_mux_d1_real_8_phi_fu_653_p6_assign_proc : process(trunc_ln371_reg_1821_pp0_iter3_reg, d1_real_reg_2159, ap_phi_reg_pp0_iter4_d1_real_8_reg_650)
    begin
        if ((not((trunc_ln371_reg_1821_pp0_iter3_reg = ap_const_lv5_0)) and not((trunc_ln371_reg_1821_pp0_iter3_reg = ap_const_lv5_10)))) then 
            ap_phi_mux_d1_real_8_phi_fu_653_p6 <= d1_real_reg_2159;
        else 
            ap_phi_mux_d1_real_8_phi_fu_653_p6 <= ap_phi_reg_pp0_iter4_d1_real_8_reg_650;
        end if; 
    end process;


    ap_phi_mux_icmp_ln371193_phi_fu_643_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, xor_ln371_reg_1993, ap_loop_init, ap_condition_1399)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_1399)) then 
                ap_phi_mux_icmp_ln371193_phi_fu_643_p4 <= xor_ln371_reg_1993;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln371193_phi_fu_643_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_icmp_ln371193_phi_fu_643_p4 <= xor_ln371_reg_1993;
            end if;
        else 
            ap_phi_mux_icmp_ln371193_phi_fu_643_p4 <= xor_ln371_reg_1993;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_d1_imag_8_reg_662 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_d1_real_8_reg_650 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_add_ln368194_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, add_ln368194_fu_236, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add_ln368194_load <= ap_const_lv9_40;
        else 
            ap_sig_allocacmp_add_ln368194_load <= add_ln368194_fu_236;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten190_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten190_fu_224, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten190_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten190_load <= indvar_flatten190_fu_224;
        end if; 
    end process;


    ap_sig_allocacmp_k192_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, k192_fu_232, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k192_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_k192_load <= k192_fu_232;
        end if; 
    end process;


    ap_sig_allocacmp_m191_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, m191_fu_228, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_m191_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_m191_load <= m191_fu_228;
        end if; 
    end process;

    bit_sel_fu_1471_p3 <= bitcast_ln16_fu_1468_p1(31 downto 31);
    bitcast_ln16_fu_1468_p1 <= a_reg_2018_pp0_iter2_reg;
    c_fu_904_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    d1_imag_7_fu_1497_p1 <= xor_ln_fu_1489_p3;
    d_fu_944_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    grp_fu_674_p2_assign_proc : process(grp_fu_674_ce, pre_grp_fu_674_p2, pre_grp_fu_674_p2_reg)
    begin
        if ((grp_fu_674_ce = ap_const_logic_1)) then 
            grp_fu_674_p2 <= pre_grp_fu_674_p2;
        else 
            grp_fu_674_p2 <= pre_grp_fu_674_p2_reg;
        end if; 
    end process;


    grp_fu_680_p2_assign_proc : process(grp_fu_680_ce, pre_grp_fu_680_p2, pre_grp_fu_680_p2_reg)
    begin
        if ((grp_fu_680_ce = ap_const_logic_1)) then 
            grp_fu_680_p2 <= pre_grp_fu_680_p2;
        else 
            grp_fu_680_p2 <= pre_grp_fu_680_p2_reg;
        end if; 
    end process;


    grp_fu_686_p2_assign_proc : process(grp_fu_686_ce, pre_grp_fu_686_p2, pre_grp_fu_686_p2_reg)
    begin
        if ((grp_fu_686_ce = ap_const_logic_1)) then 
            grp_fu_686_p2 <= pre_grp_fu_686_p2;
        else 
            grp_fu_686_p2 <= pre_grp_fu_686_p2_reg;
        end if; 
    end process;


    grp_fu_691_p2_assign_proc : process(grp_fu_691_ce, pre_grp_fu_691_p2, pre_grp_fu_691_p2_reg)
    begin
        if ((grp_fu_691_ce = ap_const_logic_1)) then 
            grp_fu_691_p2 <= pre_grp_fu_691_p2;
        else 
            grp_fu_691_p2 <= pre_grp_fu_691_p2_reg;
        end if; 
    end process;


    grp_fu_696_p2_assign_proc : process(grp_fu_696_ce, pre_grp_fu_696_p2, pre_grp_fu_696_p2_reg)
    begin
        if ((grp_fu_696_ce = ap_const_logic_1)) then 
            grp_fu_696_p2 <= pre_grp_fu_696_p2;
        else 
            grp_fu_696_p2 <= pre_grp_fu_696_p2_reg;
        end if; 
    end process;


    grp_fu_701_p2_assign_proc : process(grp_fu_701_ce, pre_grp_fu_701_p2, pre_grp_fu_701_p2_reg)
    begin
        if ((grp_fu_701_ce = ap_const_logic_1)) then 
            grp_fu_701_p2 <= pre_grp_fu_701_p2;
        else 
            grp_fu_701_p2 <= pre_grp_fu_701_p2_reg;
        end if; 
    end process;


    grp_fu_706_p2_assign_proc : process(grp_fu_706_ce, pre_grp_fu_706_p2, pre_grp_fu_706_p2_reg)
    begin
        if ((grp_fu_706_ce = ap_const_logic_1)) then 
            grp_fu_706_p2 <= pre_grp_fu_706_p2;
        else 
            grp_fu_706_p2 <= pre_grp_fu_706_p2_reg;
        end if; 
    end process;


    grp_fu_710_p2_assign_proc : process(grp_fu_710_ce, pre_grp_fu_710_p2, pre_grp_fu_710_p2_reg)
    begin
        if ((grp_fu_710_ce = ap_const_logic_1)) then 
            grp_fu_710_p2 <= pre_grp_fu_710_p2;
        else 
            grp_fu_710_p2 <= pre_grp_fu_710_p2_reg;
        end if; 
    end process;


    grp_fu_714_p2_assign_proc : process(grp_fu_714_ce, pre_grp_fu_714_p2, pre_grp_fu_714_p2_reg)
    begin
        if ((grp_fu_714_ce = ap_const_logic_1)) then 
            grp_fu_714_p2 <= pre_grp_fu_714_p2;
        else 
            grp_fu_714_p2 <= pre_grp_fu_714_p2_reg;
        end if; 
    end process;


    grp_fu_719_p2_assign_proc : process(grp_fu_719_ce, pre_grp_fu_719_p2, pre_grp_fu_719_p2_reg)
    begin
        if ((grp_fu_719_ce = ap_const_logic_1)) then 
            grp_fu_719_p2 <= pre_grp_fu_719_p2;
        else 
            grp_fu_719_p2 <= pre_grp_fu_719_p2_reg;
        end if; 
    end process;


    grp_fu_724_p2_assign_proc : process(grp_fu_724_ce, pre_grp_fu_724_p2, pre_grp_fu_724_p2_reg)
    begin
        if ((grp_fu_724_ce = ap_const_logic_1)) then 
            grp_fu_724_p2 <= pre_grp_fu_724_p2;
        else 
            grp_fu_724_p2 <= pre_grp_fu_724_p2_reg;
        end if; 
    end process;


    grp_fu_728_p2_assign_proc : process(grp_fu_728_ce, pre_grp_fu_728_p2, pre_grp_fu_728_p2_reg)
    begin
        if ((grp_fu_728_ce = ap_const_logic_1)) then 
            grp_fu_728_p2 <= pre_grp_fu_728_p2;
        else 
            grp_fu_728_p2 <= pre_grp_fu_728_p2_reg;
        end if; 
    end process;


    grp_fu_732_p2_assign_proc : process(grp_fu_732_ce, pre_grp_fu_732_p2, pre_grp_fu_732_p2_reg)
    begin
        if ((grp_fu_732_ce = ap_const_logic_1)) then 
            grp_fu_732_p2 <= pre_grp_fu_732_p2;
        else 
            grp_fu_732_p2 <= pre_grp_fu_732_p2_reg;
        end if; 
    end process;


    grp_fu_737_p2_assign_proc : process(grp_fu_737_ce, pre_grp_fu_737_p2, pre_grp_fu_737_p2_reg)
    begin
        if ((grp_fu_737_ce = ap_const_logic_1)) then 
            grp_fu_737_p2 <= pre_grp_fu_737_p2;
        else 
            grp_fu_737_p2 <= pre_grp_fu_737_p2_reg;
        end if; 
    end process;


    grp_fu_742_p2_assign_proc : process(grp_fu_742_ce, pre_grp_fu_742_p2, pre_grp_fu_742_p2_reg)
    begin
        if ((grp_fu_742_ce = ap_const_logic_1)) then 
            grp_fu_742_p2 <= pre_grp_fu_742_p2;
        else 
            grp_fu_742_p2 <= pre_grp_fu_742_p2_reg;
        end if; 
    end process;


    grp_fu_746_p2_assign_proc : process(grp_fu_746_ce, pre_grp_fu_746_p2, pre_grp_fu_746_p2_reg)
    begin
        if ((grp_fu_746_ce = ap_const_logic_1)) then 
            grp_fu_746_p2 <= pre_grp_fu_746_p2;
        else 
            grp_fu_746_p2 <= pre_grp_fu_746_p2_reg;
        end if; 
    end process;

    icmp_ln368_fu_1386_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten190_load = ap_const_lv5_1F) else "0";
    k_fu_1360_p2 <= std_logic_vector(unsigned(select_ln368_fu_884_p3) + unsigned(ap_const_lv6_4));
    lshr_ln_fu_1004_p3 <= (tmp_fu_984_p4 & tmp_s_fu_994_p4);
    m_fu_892_p3 <= 
        ap_sig_allocacmp_m191_load when (ap_phi_mux_icmp_ln371193_phi_fu_643_p4(0) = '1') else 
        ap_sig_allocacmp_add_ln368194_load;
    or_ln7_fu_1034_p4 <= ((tmp_224_fu_1024_p4 & ap_const_lv1_1) & tmp_s_fu_994_p4);
    select_ln368_fu_884_p3 <= 
        ap_sig_allocacmp_k192_load when (ap_phi_mux_icmp_ln371193_phi_fu_643_p4(0) = '1') else 
        ap_const_lv6_0;
    tmp_224_fu_1024_p4 <= m_fu_892_p3(7 downto 6);
    tmp_3_fu_1366_p3 <= k_fu_1360_p2(5 downto 5);
    tmp_fu_984_p4 <= m_fu_892_p3(7 downto 5);
    tmp_s_fu_994_p4 <= select_ln368_fu_884_p3(4 downto 2);
    trunc_ln16_fu_1485_p1 <= bitcast_ln16_fu_1468_p1(31 - 1 downto 0);
    trunc_ln371_fu_900_p1 <= select_ln368_fu_884_p3(5 - 1 downto 0);
    tw_14_fu_1272_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_26_i_fu_1072_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_27_i_fu_1192_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_28_i_fu_1112_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_29_i_fu_1232_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_fu_1152_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    xor_ln16_fu_1479_p2 <= (bit_sel_fu_1471_p3 xor ap_const_lv1_1);
    xor_ln371_fu_1374_p2 <= (tmp_3_fu_1366_p3 xor ap_const_lv1_1);
    xor_ln_fu_1489_p3 <= (xor_ln16_fu_1479_p2 & trunc_ln16_fu_1485_p1);
    zext_ln381_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1004_p3),64));
    zext_ln7_fu_1044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln7_fu_1034_p4),64));
end behav;
