#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  7 17:40:30 2025
# Process ID: 659353
# Current directory: /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1
# Command line: vivado -log zybo_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zybo_design_wrapper.tcl -notrace
# Log file: /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper.vdi
# Journal file: /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zybo_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/zybo-z7-hdmi/hardware/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/vitis_hls/assessment'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top zybo_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_3/zybo_design_processing_system7_0_3.dcp' for cell 'zybo_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_0/zybo_design_rst_ps7_0_50M_0.dcp' for cell 'zybo_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_toplevel_0_1/zybo_design_toplevel_0_1.dcp' for cell 'zybo_design_i/toplevel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_s00_mmu_0/zybo_design_s00_mmu_0.dcp' for cell 'zybo_design_i/axi_mem_intercon/s00_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_s01_mmu_0/zybo_design_s01_mmu_0.dcp' for cell 'zybo_design_i/axi_mem_intercon/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_xbar_4/zybo_design_xbar_4.dcp' for cell 'zybo_design_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_1/zybo_design_auto_pc_1.dcp' for cell 'zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_2/zybo_design_auto_pc_2.dcp' for cell 'zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0.dcp' for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_dynclk_0_2/zybo_design_axi_dynclk_0_2.dcp' for cell 'zybo_design_i/hdmi/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.dcp' for cell 'zybo_design_i/hdmi/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axis_subset_converter_0_2/zybo_design_axis_subset_converter_0_2.dcp' for cell 'zybo_design_i/hdmi/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_2/zybo_design_rgb2dvi_0_2.dcp' for cell 'zybo_design_i/hdmi/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_2/zybo_design_v_axi4s_vid_out_0_2.dcp' for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_2/zybo_design_v_tc_0_2.dcp' for cell 'zybo_design_i/hdmi/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_xbar_3/zybo_design_xbar_3.dcp' for cell 'zybo_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_0/zybo_design_auto_pc_0.dcp' for cell 'zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2280.953 ; gain = 0.000 ; free physical = 2426 ; free virtual = 4980
INFO: [Netlist 29-17] Analyzing 4558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_3/zybo_design_processing_system7_0_3.xdc] for cell 'zybo_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_3/zybo_design_processing_system7_0_3.xdc] for cell 'zybo_design_i/processing_system7_0/inst'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_0/zybo_design_rst_ps7_0_50M_0_board.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_0/zybo_design_rst_ps7_0_50M_0_board.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_0/zybo_design_rst_ps7_0_50M_0.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_0/zybo_design_rst_ps7_0_50M_0.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc:220]
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_2/src/rgb2dvi.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_2/src/rgb2dvi.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.srcs/constrs_1/imports/hardware/zybo_z7_hdmi.xdc]
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.srcs/constrs_1/imports/hardware/zybo_z7_hdmi.xdc]
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_clocks.xdc] for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_clocks.xdc] for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2_clocks.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_2/zybo_design_axi_vdma_0_2_clocks.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_2/zybo_design_v_tc_0_2_clocks.xdc] for cell 'zybo_design_i/hdmi/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_2/zybo_design_v_tc_0_2_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_2/zybo_design_v_tc_0_2_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2711.996 ; gain = 376.992 ; free physical = 1752 ; free virtual = 4307
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_2/zybo_design_v_tc_0_2_clocks.xdc] for cell 'zybo_design_i/hdmi/v_tc_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_2/zybo_design_v_axi4s_vid_out_0_2_clocks.xdc] for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_2/zybo_design_v_axi4s_vid_out_0_2_clocks.xdc] for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_2/src/rgb2dvi_clocks.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_2/src/rgb2dvi_clocks.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1826 ; free virtual = 4381
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3158 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 1952 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 32 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 96 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 960 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 76 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

31 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2944.109 ; gain = 663.156 ; free physical = 1826 ; free virtual = 4381
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1804 ; free virtual = 4359

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1badc9a99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1747 ; free virtual = 4302

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ac014934

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1627 ; free virtual = 4182
INFO: [Opt 31-389] Phase Retarget created 265 cells and removed 553 cells
INFO: [Opt 31-1021] In phase Retarget, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 249927d2d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1627 ; free virtual = 4183
INFO: [Opt 31-389] Phase Constant propagation created 403 cells and removed 1516 cells
INFO: [Opt 31-1021] In phase Constant propagation, 470 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 182f429ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1620 ; free virtual = 4176
INFO: [Opt 31-389] Phase Sweep created 64 cells and removed 1346 cells
INFO: [Opt 31-1021] In phase Sweep, 224 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 182f429ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1620 ; free virtual = 4176
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 182f429ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1620 ; free virtual = 4176
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 182f429ab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1620 ; free virtual = 4175
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             265  |             553  |                                             98  |
|  Constant propagation         |             403  |            1516  |                                            470  |
|  Sweep                        |              64  |            1346  |                                            224  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             67  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1615 ; free virtual = 4171
Ending Logic Optimization Task | Checksum: 1b49da852

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2944.109 ; gain = 0.000 ; free physical = 1615 ; free virtual = 4171

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 134 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 68 newly gated: 0 Total Ports: 268
Number of Flops added for Enable Generation: 10

Ending PowerOpt Patch Enables Task | Checksum: 1627d41cb

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3588.695 ; gain = 0.000 ; free physical = 1453 ; free virtual = 4009
Ending Power Optimization Task | Checksum: 1627d41cb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 3588.695 ; gain = 644.586 ; free physical = 1489 ; free virtual = 4045

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 10a72eb3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3588.695 ; gain = 0.000 ; free physical = 1525 ; free virtual = 4081
Ending Final Cleanup Task | Checksum: 10a72eb3e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3588.695 ; gain = 0.000 ; free physical = 1525 ; free virtual = 4081

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3588.695 ; gain = 0.000 ; free physical = 1525 ; free virtual = 4081
Ending Netlist Obfuscation Task | Checksum: 10a72eb3e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3588.695 ; gain = 0.000 ; free physical = 1525 ; free virtual = 4081
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:55 . Memory (MB): peak = 3588.695 ; gain = 644.586 ; free physical = 1525 ; free virtual = 4081
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3596.699 ; gain = 0.000 ; free physical = 1474 ; free virtual = 4033
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3596.699 ; gain = 8.004 ; free physical = 1463 ; free virtual = 4029
INFO: [runtcl-4] Executing : report_drc -file zybo_design_wrapper_drc_opted.rpt -pb zybo_design_wrapper_drc_opted.pb -rpx zybo_design_wrapper_drc_opted.rpx
Command: report_drc -file zybo_design_wrapper_drc_opted.rpt -pb zybo_design_wrapper_drc_opted.pb -rpx zybo_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 12204 of such cell types but only 6000 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 12557 of such cell types but only 6000 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 268 of such cell types but only 120 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB36/FIFO cells than are available in the target device. This design requires 134 of such cell types but only 60 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMB36E1 over-utilized in Top Level Design (This design requires more RAMB36E1 cells than are available in the target device. This design requires 134 of such cell types but only 60 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 8120 of such cell types but only 6000 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 23481 of such cell types but only 17600 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
INFO: [Vivado_Tcl 4-198] DRC finished with 7 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 32 Warnings, 0 Critical Warnings and 8 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed May  7 17:42:02 2025...
