{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1721301403198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1721301403198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 19:16:43 2024 " "Processing started: Thu Jul 18 19:16:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1721301403198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1721301403198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adcdac_test -c adcdac_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off adcdac_test -c adcdac_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1721301403198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1721301403553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adc_sample.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adc_sample.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_sample " "Found entity 1: adc_sample" {  } { { "rtl/adc_sample.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adc_sample.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dualportram_generic_asyncread.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dualportram_generic_asyncread.v" { { "Info" "ISGN_ENTITY_NAME" "1 DualPortRAM_generic_AsyncRead " "Found entity 1: DualPortRAM_generic_AsyncRead" {  } { { "../matlab/hdlsrc/signalSim/DualPortRAM_generic_AsyncRead.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/DualPortRAM_generic_AsyncRead.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dual_port_ram_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dual_port_ram_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_System " "Found entity 1: Dual_Port_RAM_System" {  } { { "../matlab/hdlsrc/signalSim/Dual_Port_RAM_System.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Dual_Port_RAM_System.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/cnt_sin2cos.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/cnt_sin2cos.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt_sin2cos " "Found entity 1: Cnt_sin2cos" {  } { { "../matlab/hdlsrc/signalSim/Cnt_sin2cos.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Cnt_sin2cos.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../matlab/hdlsrc/signalSim/WaveformGen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/WaveformGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/nco1.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/nco1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO1 " "Found entity 1: NCO1" {  } { { "../matlab/hdlsrc/signalSim/NCO1.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "../matlab/hdlsrc/signalSim/NCO.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/lookuptablegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/lookuptablegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTableGen " "Found entity 1: LookUpTableGen" {  } { { "../matlab/hdlsrc/signalSim/LookUpTableGen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/LookUpTableGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/lookup_table.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/lookup_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Table " "Found entity 1: Lookup_Table" {  } { { "../matlab/hdlsrc/signalSim/Lookup_Table.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/Lookup_Table.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dithergen.v 1 1 " "Found 1 design units, including 1 entities, in source file /desktop/2024_e_design/2023c/matlab/hdlsrc/signalsim/dithergen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DitherGen " "Found entity 1: DitherGen" {  } { { "../matlab/hdlsrc/signalSim/DitherGen.v" "" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/DitherGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sine_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sine_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_rom " "Found entity 1: sine_rom" {  } { { "rtl/sine_rom.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/sine_rom.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtl_module.v 9 9 " "Found 9 design units, including 9 entities, in source file rtl/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403622 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403622 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_LSB_staff_zero " "Found entity 3: bus_LSB_staff_zero" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403622 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_SIPO " "Found entity 4: shift_reg_SIPO" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403622 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_sync " "Found entity 5: cnt_sync" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403622 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_incr " "Found entity 6: cnt_incr" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403622 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_en_0to9 " "Found entity 7: cnt_en_0to9" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403622 ""} { "Info" "ISGN_ENTITY_NAME" "8 cnt_0to9 " "Found entity 8: cnt_0to9" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403622 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "rtl/rtl_module.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/rtl_module.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mc_dds.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mc_dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 mc_dds " "Found entity 1: mc_dds" {  } { { "rtl/mc_dds.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/mc_dds.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auout_cs4334.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auout_cs4334.v" { { "Info" "ISGN_ENTITY_NAME" "1 auout_cs4334 " "Found entity 1: auout_cs4334" {  } { { "rtl/auout_cs4334.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/auout_cs4334.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adcdac_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/adcdac_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adcdac_test " "Found entity 1: adcdac_test" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.v 2 2 " "Found 2 design units, including 2 entities, in source file lpm_constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_r59 " "Found entity 1: lpm_constant0_lpm_constant_r59" {  } { { "lpm_constant0.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant0.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403633 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant0.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.v 2 2 " "Found 2 design units, including 2 entities, in source file lpm_constant1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_529 " "Found entity 1: lpm_constant1_lpm_constant_529" {  } { { "lpm_constant1.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant1.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403636 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "lpm_constant1.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant1.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramv.v 1 1 " "Found 1 design units, including 1 entities, in source file ramv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramv " "Found entity 1: ramv" {  } { { "ramv.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/ramv.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adcdac_test " "Elaborating entity \"adcdac_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1721301403813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst20 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst20\"" {  } { { "rtl/adcdac_test.bdf" "inst20" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 232 104 360 416 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst20\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst20\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst20\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst20\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301403853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst20\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst20\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403854 ""}  } { { "PLL.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721301403854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll2 " "Found entity 1: PLL_altpll2" {  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll2 PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated " "Elaborating entity \"PLL_altpll2\" for hierarchy \"PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_interface DAC_interface:inst7 " "Elaborating entity \"DAC_interface\" for hierarchy \"DAC_interface:inst7\"" {  } { { "rtl/adcdac_test.bdf" "inst7" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 928 704 928 1008 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO NCO:inst12 " "Elaborating entity \"NCO\" for hierarchy \"NCO:inst12\"" {  } { { "rtl/adcdac_test.bdf" "inst12" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 928 456 632 1072 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO1 NCO:inst12\|NCO1:u_NCO1 " "Elaborating entity \"NCO1\" for hierarchy \"NCO:inst12\|NCO1:u_NCO1\"" {  } { { "../matlab/hdlsrc/signalSim/NCO.v" "u_NCO1" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DitherGen NCO:inst12\|NCO1:u_NCO1\|DitherGen:u_dither_inst " "Elaborating entity \"DitherGen\" for hierarchy \"NCO:inst12\|NCO1:u_NCO1\|DitherGen:u_dither_inst\"" {  } { { "../matlab/hdlsrc/signalSim/NCO1.v" "u_dither_inst" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveformGen NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst " "Elaborating entity \"WaveformGen\" for hierarchy \"NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\"" {  } { { "../matlab/hdlsrc/signalSim/NCO1.v" "u_Wave_inst" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/NCO1.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LookUpTableGen NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst " "Elaborating entity \"LookUpTableGen\" for hierarchy \"NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\"" {  } { { "../matlab/hdlsrc/signalSim/WaveformGen.v" "u_SineWave_inst" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/WaveformGen.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup_Table NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table " "Elaborating entity \"Lookup_Table\" for hierarchy \"NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\"" {  } { { "../matlab/hdlsrc/signalSim/LookUpTableGen.v" "u_Lookup_Table" { Text "D:/Desktop/2024_E_Design/2023C/matlab/hdlsrc/signalSim/LookUpTableGen.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst5\"" {  } { { "rtl/adcdac_test.bdf" "inst5" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 960 72 184 1048 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 960 72 184 1048 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301403936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst5 " "Instantiated megafunction \"BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403936 ""}  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 960 72 184 1048 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721301403936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst5\|lpm_mux:\$00000 BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 960 72 184 1048 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301403998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301403998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc BUSMUX:inst5\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301403999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst8 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst8\"" {  } { { "rtl/adcdac_test.bdf" "inst8" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 920 -168 -56 968 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0_lpm_constant_r59 lpm_constant0:inst8\|lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component " "Elaborating entity \"lpm_constant0_lpm_constant_r59\" for hierarchy \"lpm_constant0:inst8\|lpm_constant0_lpm_constant_r59:lpm_constant0_lpm_constant_r59_component\"" {  } { { "lpm_constant0.v" "lpm_constant0_lpm_constant_r59_component" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant0.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst10 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst10\"" {  } { { "rtl/adcdac_test.bdf" "inst10" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 1000 -168 -56 1048 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1_lpm_constant_529 lpm_constant1:inst10\|lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component " "Elaborating entity \"lpm_constant1_lpm_constant_529\" for hierarchy \"lpm_constant1:inst10\|lpm_constant1_lpm_constant_529:lpm_constant1_lpm_constant_529_component\"" {  } { { "lpm_constant1.v" "lpm_constant1_lpm_constant_529_component" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/lpm_constant1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramv ramv:inst16 " "Elaborating entity \"ramv\" for hierarchy \"ramv:inst16\"" {  } { { "rtl/adcdac_test.bdf" "inst16" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 368 888 1144 504 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramv:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramv:inst16\|altsyncram:altsyncram_component\"" {  } { { "ramv.v" "altsyncram_component" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/ramv.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramv:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramv:inst16\|altsyncram:altsyncram_component\"" {  } { { "ramv.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/ramv.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramv:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramv:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404035 ""}  } { { "ramv.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/ramv.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721301404035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ln1 " "Found entity 1: altsyncram_4ln1" {  } { { "db/altsyncram_4ln1.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_4ln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301404083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301404083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ln1 ramv:inst16\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated " "Elaborating entity \"altsyncram_4ln1\" for hierarchy \"ramv:inst16\|altsyncram:altsyncram_component\|altsyncram_4ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_sample adc_sample:inst17 " "Elaborating entity \"adc_sample\" for hierarchy \"adc_sample:inst17\"" {  } { { "rtl/adcdac_test.bdf" "inst17" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 376 560 792 488 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt_sin2cos Cnt_sin2cos:inst3 " "Elaborating entity \"Cnt_sin2cos\" for hierarchy \"Cnt_sin2cos:inst3\"" {  } { { "rtl/adcdac_test.bdf" "inst3" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 704 416 656 816 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301404088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5124 " "Found entity 1: altsyncram_5124" {  } { { "db/altsyncram_5124.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_5124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301405029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301405029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301405174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301405174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301405244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301405244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301405368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301405368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301405427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301405427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301405514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301405514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301405619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301405619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301405668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301405668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301405742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301405742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301405791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301405791 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301405865 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|Mux14_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|Mux14_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721301406542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721301406542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721301406542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721301406542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721301406542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721301406542 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE adcdac_test.adcdac_test0.rtl.mif " "Parameter INIT_FILE set to adcdac_test.adcdac_test0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1721301406542 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301406542 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1721301406542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|altsyncram:Mux14_rtl_0 " "Elaborated megafunction instantiation \"NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|altsyncram:Mux14_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301406562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|altsyncram:Mux14_rtl_0 " "Instantiated megafunction \"NCO:inst12\|NCO1:u_NCO1\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\|Lookup_Table:u_Lookup_Table\|altsyncram:Mux14_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301406562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301406562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301406562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301406562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301406562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301406562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE adcdac_test.adcdac_test0.rtl.mif " "Parameter \"INIT_FILE\" = \"adcdac_test.adcdac_test0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1721301406562 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1721301406562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf01 " "Found entity 1: altsyncram_mf01" {  } { { "db/altsyncram_mf01.tdf" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/altsyncram_mf01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1721301406611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1721301406611 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "STBY_ADC GND " "Pin \"STBY_ADC\" is stuck at GND" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 344 768 944 360 "STBY_ADC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721301407587 "|adcdac_test|STBY_ADC"} { "Warning" "WMLS_MLS_STUCK_PIN" "STBY_ADC_1 GND " "Pin \"STBY_ADC_1\" is stuck at GND" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 320 768 944 336 "STBY_ADC_1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721301407587 "|adcdac_test|STBY_ADC_1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1721301407587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301407693 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1721301407837 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1721301407887 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1721301407887 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1721301408054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301408184 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1721301408577 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1721301408577 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1721301408609 "|adcdac_test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1721301408609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301408700 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 105 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 105 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1721301409322 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1721301409354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409354 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC\[1\] " "No output dependent on input pin \"DAT_ADC\[1\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 472 352 528 488 "DAT_ADC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC\[0\] " "No output dependent on input pin \"DAT_ADC\[0\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 472 352 528 488 "DAT_ADC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[9\] " "No output dependent on input pin \"DAT_ADC_1\[9\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 528 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[8\] " "No output dependent on input pin \"DAT_ADC_1\[8\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 528 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[7\] " "No output dependent on input pin \"DAT_ADC_1\[7\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 528 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[6\] " "No output dependent on input pin \"DAT_ADC_1\[6\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 528 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[5\] " "No output dependent on input pin \"DAT_ADC_1\[5\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 528 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[4\] " "No output dependent on input pin \"DAT_ADC_1\[4\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 528 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[3\] " "No output dependent on input pin \"DAT_ADC_1\[3\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 528 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[2\] " "No output dependent on input pin \"DAT_ADC_1\[2\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 528 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[1\] " "No output dependent on input pin \"DAT_ADC_1\[1\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 528 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DAT_ADC_1\[0\] " "No output dependent on input pin \"DAT_ADC_1\[0\]\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 632 344 528 648 "DAT_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|DAT_ADC_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTR_ADC_1 " "No output dependent on input pin \"OTR_ADC_1\"" {  } { { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 616 336 504 632 "OTR_ADC_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1721301409590 "|adcdac_test|OTR_ADC_1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1721301409590 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1812 " "Implemented 1812 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1721301409593 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1721301409593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1681 " "Implemented 1681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1721301409593 ""} { "Info" "ICUT_CUT_TM_RAMS" "83 " "Implemented 83 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1721301409593 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1721301409593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1721301409593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721301409647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 19:16:49 2024 " "Processing ended: Thu Jul 18 19:16:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721301409647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721301409647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721301409647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1721301409647 ""}
