// Seed: 1913367695
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5[-1 : &  1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[1'b0 : 1],
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_5
  );
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_13;
endmodule
