
Turret_With_Equation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cdf8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c0  0800cfc8  0800cfc8  0000dfc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d688  0800d688  0000f200  2**0
                  CONTENTS
  4 .ARM          00000008  0800d688  0800d688  0000e688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d690  0800d690  0000f200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d690  0800d690  0000e690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d694  0800d694  0000e694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  0800d698  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000430  20000200  0800d898  0000f200  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000630  0800d898  0000f630  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eaa6  00000000  00000000  0000f230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021b0  00000000  00000000  0001dcd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  0001fe88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac6  00000000  00000000  00020c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000231fd  00000000  00000000  00021716  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001086a  00000000  00000000  00044913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4723  00000000  00000000  0005517d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001298a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054a0  00000000  00000000  001298e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0012ed84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000200 	.word	0x20000200
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cfb0 	.word	0x0800cfb0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000204 	.word	0x20000204
 800020c:	0800cfb0 	.word	0x0800cfb0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(&huart4, rxbuff, 16);
 800102c:	2210      	movs	r2, #16
 800102e:	4904      	ldr	r1, [pc, #16]	@ (8001040 <HAL_UART_RxCpltCallback+0x1c>)
 8001030:	4804      	ldr	r0, [pc, #16]	@ (8001044 <HAL_UART_RxCpltCallback+0x20>)
 8001032:	f004 f9d2 	bl	80053da <HAL_UART_Receive_DMA>
}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	200004c8 	.word	0x200004c8
 8001044:	200002f4 	.word	0x200002f4

08001048 <constrain>:
long map(long x, long in_min, long in_max, long out_min, long out_max) {

	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;

}
int constrain(int value, int min_val, int max_val) {
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]
	if (value < min_val)
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	429a      	cmp	r2, r3
 800105a:	da01      	bge.n	8001060 <constrain+0x18>
		return min_val;
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	e006      	b.n	800106e <constrain+0x26>
	if (value > max_val)
 8001060:	68fa      	ldr	r2, [r7, #12]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	429a      	cmp	r2, r3
 8001066:	dd01      	ble.n	800106c <constrain+0x24>
		return max_val;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	e000      	b.n	800106e <constrain+0x26>
	return value;
 800106c:	68fb      	ldr	r3, [r7, #12]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3714      	adds	r7, #20
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
	...

0800107c <compute>:
void compute() {
 800107c:	b5b0      	push	{r4, r5, r7, lr}
 800107e:	b088      	sub	sp, #32
 8001080:	af00      	add	r7, sp, #0
	unsigned long now = HAL_GetTick();
 8001082:	f001 fc01 	bl	8002888 <HAL_GetTick>
 8001086:	61f8      	str	r0, [r7, #28]
	double timeChange = (double) (now - lastTime);
 8001088:	4b67      	ldr	r3, [pc, #412]	@ (8001228 <compute+0x1ac>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	69fa      	ldr	r2, [r7, #28]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fa57 	bl	8000544 <__aeabi_ui2d>
 8001096:	4602      	mov	r2, r0
 8001098:	460b      	mov	r3, r1
 800109a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	error = setpoint - signed_counter;
 800109e:	4b63      	ldr	r3, [pc, #396]	@ (800122c <compute+0x1b0>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a63      	ldr	r2, [pc, #396]	@ (8001230 <compute+0x1b4>)
 80010a4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80010a8:	1a9b      	subs	r3, r3, r2
 80010aa:	4a62      	ldr	r2, [pc, #392]	@ (8001234 <compute+0x1b8>)
 80010ac:	6013      	str	r3, [r2, #0]
	double derr = (error - lasterr) / timeChange;
 80010ae:	4b61      	ldr	r3, [pc, #388]	@ (8001234 <compute+0x1b8>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	4b61      	ldr	r3, [pc, #388]	@ (8001238 <compute+0x1bc>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fa53 	bl	8000564 <__aeabi_i2d>
 80010be:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80010c2:	f7ff fbe3 	bl	800088c <__aeabi_ddiv>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	e9c7 2302 	strd	r2, r3, [r7, #8]
	errsum += error;
 80010ce:	4b59      	ldr	r3, [pc, #356]	@ (8001234 <compute+0x1b8>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010da:	4b58      	ldr	r3, [pc, #352]	@ (800123c <compute+0x1c0>)
 80010dc:	edd3 7a00 	vldr	s15, [r3]
 80010e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e4:	4b55      	ldr	r3, [pc, #340]	@ (800123c <compute+0x1c0>)
 80010e6:	edc3 7a00 	vstr	s15, [r3]
	float s = c * error + derr;
 80010ea:	4b52      	ldr	r3, [pc, #328]	@ (8001234 <compute+0x1b8>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fa38 	bl	8000564 <__aeabi_i2d>
 80010f4:	4b52      	ldr	r3, [pc, #328]	@ (8001240 <compute+0x1c4>)
 80010f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fa:	f7ff fa9d 	bl	8000638 <__aeabi_dmul>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	4610      	mov	r0, r2
 8001104:	4619      	mov	r1, r3
 8001106:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800110a:	f7ff f8df 	bl	80002cc <__adddf3>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4610      	mov	r0, r2
 8001114:	4619      	mov	r1, r3
 8001116:	f7ff fd87 	bl	8000c28 <__aeabi_d2f>
 800111a:	4603      	mov	r3, r0
 800111c:	607b      	str	r3, [r7, #4]
	output = kp * error + kd * derr + kt * (k * sign(s));
 800111e:	4b45      	ldr	r3, [pc, #276]	@ (8001234 <compute+0x1b8>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fa1e 	bl	8000564 <__aeabi_i2d>
 8001128:	4b46      	ldr	r3, [pc, #280]	@ (8001244 <compute+0x1c8>)
 800112a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112e:	f7ff fa83 	bl	8000638 <__aeabi_dmul>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4614      	mov	r4, r2
 8001138:	461d      	mov	r5, r3
 800113a:	4b43      	ldr	r3, [pc, #268]	@ (8001248 <compute+0x1cc>)
 800113c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001140:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001144:	f7ff fa78 	bl	8000638 <__aeabi_dmul>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	4620      	mov	r0, r4
 800114e:	4629      	mov	r1, r5
 8001150:	f7ff f8bc 	bl	80002cc <__adddf3>
 8001154:	4602      	mov	r2, r0
 8001156:	460b      	mov	r3, r1
 8001158:	4614      	mov	r4, r2
 800115a:	461d      	mov	r5, r3
 800115c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001160:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001168:	d503      	bpl.n	8001172 <compute+0xf6>
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4937      	ldr	r1, [pc, #220]	@ (800124c <compute+0x1d0>)
 8001170:	e00e      	b.n	8001190 <compute+0x114>
 8001172:	edd7 7a01 	vldr	s15, [r7, #4]
 8001176:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800117a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117e:	dd03      	ble.n	8001188 <compute+0x10c>
 8001180:	f04f 0000 	mov.w	r0, #0
 8001184:	4932      	ldr	r1, [pc, #200]	@ (8001250 <compute+0x1d4>)
 8001186:	e003      	b.n	8001190 <compute+0x114>
 8001188:	f04f 0000 	mov.w	r0, #0
 800118c:	f04f 0100 	mov.w	r1, #0
 8001190:	4b30      	ldr	r3, [pc, #192]	@ (8001254 <compute+0x1d8>)
 8001192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001196:	f7ff fa4f 	bl	8000638 <__aeabi_dmul>
 800119a:	4602      	mov	r2, r0
 800119c:	460b      	mov	r3, r1
 800119e:	4610      	mov	r0, r2
 80011a0:	4619      	mov	r1, r3
 80011a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001258 <compute+0x1dc>)
 80011a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a8:	f7ff fa46 	bl	8000638 <__aeabi_dmul>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4620      	mov	r0, r4
 80011b2:	4629      	mov	r1, r5
 80011b4:	f7ff f88a 	bl	80002cc <__adddf3>
 80011b8:	4602      	mov	r2, r0
 80011ba:	460b      	mov	r3, r1
 80011bc:	4610      	mov	r0, r2
 80011be:	4619      	mov	r1, r3
 80011c0:	f7ff fd32 	bl	8000c28 <__aeabi_d2f>
 80011c4:	4603      	mov	r3, r0
 80011c6:	4a25      	ldr	r2, [pc, #148]	@ (800125c <compute+0x1e0>)
 80011c8:	6013      	str	r3, [r2, #0]
	output = constrain(output, -500, 500);
 80011ca:	4b24      	ldr	r3, [pc, #144]	@ (800125c <compute+0x1e0>)
 80011cc:	edd3 7a00 	vldr	s15, [r3]
 80011d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011d4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80011d8:	4921      	ldr	r1, [pc, #132]	@ (8001260 <compute+0x1e4>)
 80011da:	ee17 0a90 	vmov	r0, s15
 80011de:	f7ff ff33 	bl	8001048 <constrain>
 80011e2:	ee07 0a90 	vmov	s15, r0
 80011e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ea:	4b1c      	ldr	r3, [pc, #112]	@ (800125c <compute+0x1e0>)
 80011ec:	edc3 7a00 	vstr	s15, [r3]
	output = abs(output);
 80011f0:	4b1a      	ldr	r3, [pc, #104]	@ (800125c <compute+0x1e0>)
 80011f2:	edd3 7a00 	vldr	s15, [r3]
 80011f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011fa:	ee17 3a90 	vmov	r3, s15
 80011fe:	2b00      	cmp	r3, #0
 8001200:	bfb8      	it	lt
 8001202:	425b      	neglt	r3, r3
 8001204:	ee07 3a90 	vmov	s15, r3
 8001208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800120c:	4b13      	ldr	r3, [pc, #76]	@ (800125c <compute+0x1e0>)
 800120e:	edc3 7a00 	vstr	s15, [r3]
	lasterr = error;
 8001212:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <compute+0x1b8>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a08      	ldr	r2, [pc, #32]	@ (8001238 <compute+0x1bc>)
 8001218:	6013      	str	r3, [r2, #0]
	lastTime = now;
 800121a:	4a03      	ldr	r2, [pc, #12]	@ (8001228 <compute+0x1ac>)
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	6013      	str	r3, [r2, #0]
//	printf("error = %d \n\r",error);

}
 8001220:	bf00      	nop
 8001222:	3720      	adds	r7, #32
 8001224:	46bd      	mov	sp, r7
 8001226:	bdb0      	pop	{r4, r5, r7, pc}
 8001228:	200004c4 	.word	0x200004c4
 800122c:	200004b0 	.word	0x200004b0
 8001230:	200003e4 	.word	0x200003e4
 8001234:	200004b4 	.word	0x200004b4
 8001238:	200004b8 	.word	0x200004b8
 800123c:	200004c0 	.word	0x200004c0
 8001240:	20000438 	.word	0x20000438
 8001244:	20000428 	.word	0x20000428
 8001248:	20000430 	.word	0x20000430
 800124c:	bff00000 	.word	0xbff00000
 8001250:	3ff00000 	.word	0x3ff00000
 8001254:	20000448 	.word	0x20000448
 8001258:	20000440 	.word	0x20000440
 800125c:	200004bc 	.word	0x200004bc
 8001260:	fffffe0c 	.word	0xfffffe0c

08001264 <SetTunings>:
void SetTunings(double Kp, double Ki, double Kd, double Kt, double K) {
 8001264:	b480      	push	{r7}
 8001266:	b08b      	sub	sp, #44	@ 0x2c
 8001268:	af00      	add	r7, sp, #0
 800126a:	ed87 0b08 	vstr	d0, [r7, #32]
 800126e:	ed87 1b06 	vstr	d1, [r7, #24]
 8001272:	ed87 2b04 	vstr	d2, [r7, #16]
 8001276:	ed87 3b02 	vstr	d3, [r7, #8]
 800127a:	ed87 4b00 	vstr	d4, [r7]
	kp = Kp;
 800127e:	490f      	ldr	r1, [pc, #60]	@ (80012bc <SetTunings+0x58>)
 8001280:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001284:	e9c1 2300 	strd	r2, r3, [r1]
	ki = Ki;
 8001288:	490d      	ldr	r1, [pc, #52]	@ (80012c0 <SetTunings+0x5c>)
 800128a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800128e:	e9c1 2300 	strd	r2, r3, [r1]
	kd = Kd;
 8001292:	490c      	ldr	r1, [pc, #48]	@ (80012c4 <SetTunings+0x60>)
 8001294:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001298:	e9c1 2300 	strd	r2, r3, [r1]
	kt = Kt;
 800129c:	490a      	ldr	r1, [pc, #40]	@ (80012c8 <SetTunings+0x64>)
 800129e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012a2:	e9c1 2300 	strd	r2, r3, [r1]
	k = K;
 80012a6:	4909      	ldr	r1, [pc, #36]	@ (80012cc <SetTunings+0x68>)
 80012a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012ac:	e9c1 2300 	strd	r2, r3, [r1]
}
 80012b0:	bf00      	nop
 80012b2:	372c      	adds	r7, #44	@ 0x2c
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	20000428 	.word	0x20000428
 80012c0:	20000450 	.word	0x20000450
 80012c4:	20000430 	.word	0x20000430
 80012c8:	20000440 	.word	0x20000440
 80012cc:	20000448 	.word	0x20000448

080012d0 <calulateProjectileEquation>:
void calulateProjectileEquation(){
 80012d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80012d4:	b082      	sub	sp, #8
 80012d6:	af00      	add	r7, sp, #0
	float calc = sqrtf(9.81/(2*pow(cos(theta), 2)*(dist*tan(theta)-1.39)));
 80012d8:	4b49      	ldr	r3, [pc, #292]	@ (8001400 <calulateProjectileEquation+0x130>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f953 	bl	8000588 <__aeabi_f2d>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	ec43 2b10 	vmov	d0, r2, r3
 80012ea:	f009 fd71 	bl	800add0 <cos>
 80012ee:	eeb0 7a40 	vmov.f32	s14, s0
 80012f2:	eef0 7a60 	vmov.f32	s15, s1
 80012f6:	ed9f 1b3a 	vldr	d1, [pc, #232]	@ 80013e0 <calulateProjectileEquation+0x110>
 80012fa:	eeb0 0a47 	vmov.f32	s0, s14
 80012fe:	eef0 0a67 	vmov.f32	s1, s15
 8001302:	f009 fcf3 	bl	800acec <pow>
 8001306:	ec51 0b10 	vmov	r0, r1, d0
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	f7fe ffdd 	bl	80002cc <__adddf3>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4690      	mov	r8, r2
 8001318:	4699      	mov	r9, r3
 800131a:	4b3a      	ldr	r3, [pc, #232]	@ (8001404 <calulateProjectileEquation+0x134>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff f932 	bl	8000588 <__aeabi_f2d>
 8001324:	4604      	mov	r4, r0
 8001326:	460d      	mov	r5, r1
 8001328:	4b35      	ldr	r3, [pc, #212]	@ (8001400 <calulateProjectileEquation+0x130>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff f92b 	bl	8000588 <__aeabi_f2d>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	ec43 2b10 	vmov	d0, r2, r3
 800133a:	f009 fd9d 	bl	800ae78 <tan>
 800133e:	ec53 2b10 	vmov	r2, r3, d0
 8001342:	4620      	mov	r0, r4
 8001344:	4629      	mov	r1, r5
 8001346:	f7ff f977 	bl	8000638 <__aeabi_dmul>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4610      	mov	r0, r2
 8001350:	4619      	mov	r1, r3
 8001352:	a325      	add	r3, pc, #148	@ (adr r3, 80013e8 <calulateProjectileEquation+0x118>)
 8001354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001358:	f7fe ffb6 	bl	80002c8 <__aeabi_dsub>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	4640      	mov	r0, r8
 8001362:	4649      	mov	r1, r9
 8001364:	f7ff f968 	bl	8000638 <__aeabi_dmul>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	a120      	add	r1, pc, #128	@ (adr r1, 80013f0 <calulateProjectileEquation+0x120>)
 800136e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001372:	f7ff fa8b 	bl	800088c <__aeabi_ddiv>
 8001376:	4602      	mov	r2, r0
 8001378:	460b      	mov	r3, r1
 800137a:	4610      	mov	r0, r2
 800137c:	4619      	mov	r1, r3
 800137e:	f7ff fc53 	bl	8000c28 <__aeabi_d2f>
 8001382:	4603      	mov	r3, r0
 8001384:	ee00 3a10 	vmov	s0, r3
 8001388:	f009 fdaa 	bl	800aee0 <sqrtf>
 800138c:	ed87 0a01 	vstr	s0, [r7, #4]
	rpm = (400/M_PI) * dist * calc;
 8001390:	4b1c      	ldr	r3, [pc, #112]	@ (8001404 <calulateProjectileEquation+0x134>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff f8f7 	bl	8000588 <__aeabi_f2d>
 800139a:	a317      	add	r3, pc, #92	@ (adr r3, 80013f8 <calulateProjectileEquation+0x128>)
 800139c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a0:	f7ff f94a 	bl	8000638 <__aeabi_dmul>
 80013a4:	4602      	mov	r2, r0
 80013a6:	460b      	mov	r3, r1
 80013a8:	4614      	mov	r4, r2
 80013aa:	461d      	mov	r5, r3
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff f8eb 	bl	8000588 <__aeabi_f2d>
 80013b2:	4602      	mov	r2, r0
 80013b4:	460b      	mov	r3, r1
 80013b6:	4620      	mov	r0, r4
 80013b8:	4629      	mov	r1, r5
 80013ba:	f7ff f93d 	bl	8000638 <__aeabi_dmul>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	4610      	mov	r0, r2
 80013c4:	4619      	mov	r1, r3
 80013c6:	f7ff fc2f 	bl	8000c28 <__aeabi_d2f>
 80013ca:	4603      	mov	r3, r0
 80013cc:	4a0e      	ldr	r2, [pc, #56]	@ (8001408 <calulateProjectileEquation+0x138>)
 80013ce:	6013      	str	r3, [r2, #0]

}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80013da:	bf00      	nop
 80013dc:	f3af 8000 	nop.w
 80013e0:	00000000 	.word	0x00000000
 80013e4:	40000000 	.word	0x40000000
 80013e8:	a3d70a3d 	.word	0xa3d70a3d
 80013ec:	3ff63d70 	.word	0x3ff63d70
 80013f0:	51eb851f 	.word	0x51eb851f
 80013f4:	40239eb8 	.word	0x40239eb8
 80013f8:	ab8b494c 	.word	0xab8b494c
 80013fc:	405fd4bb 	.word	0x405fd4bb
 8001400:	20000018 	.word	0x20000018
 8001404:	20000014 	.word	0x20000014
 8001408:	200004d8 	.word	0x200004d8
 800140c:	00000000 	.word	0x00000000

08001410 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001412:	b093      	sub	sp, #76	@ 0x4c
 8001414:	af0a      	add	r7, sp, #40	@ 0x28
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001416:	f001 f9d1 	bl	80027bc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800141a:	f000 fbfd 	bl	8001c18 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800141e:	f000 fe2b 	bl	8002078 <MX_GPIO_Init>
	MX_DMA_Init();
 8001422:	f000 fe09 	bl	8002038 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001426:	f000 fddd 	bl	8001fe4 <MX_USART2_UART_Init>
	MX_TIM13_Init();
 800142a:	f000 fd63 	bl	8001ef4 <MX_TIM13_Init>
	MX_UART4_Init();
 800142e:	f000 fdaf 	bl	8001f90 <MX_UART4_Init>
	MX_TIM1_Init();
 8001432:	f000 fc5f 	bl	8001cf4 <MX_TIM1_Init>
	MX_TIM2_Init();
 8001436:	f000 fd09 	bl	8001e4c <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_DMA(&huart4, rxbuff, 16);
 800143a:	2210      	movs	r2, #16
 800143c:	4971      	ldr	r1, [pc, #452]	@ (8001604 <main+0x1f4>)
 800143e:	4872      	ldr	r0, [pc, #456]	@ (8001608 <main+0x1f8>)
 8001440:	f003 ffcb 	bl	80053da <HAL_UART_Receive_DMA>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001444:	213c      	movs	r1, #60	@ 0x3c
 8001446:	4871      	ldr	r0, [pc, #452]	@ (800160c <main+0x1fc>)
 8001448:	f003 f8ea 	bl	8004620 <HAL_TIM_Encoder_Start>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		/* ps5 controller */
		lx = (rxbuff[0] & 0x80) ?
 800144c:	4b6d      	ldr	r3, [pc, #436]	@ (8001604 <main+0x1f4>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[0] - 256 : (int32_t) rxbuff[0];
 8001452:	2b00      	cmp	r3, #0
 8001454:	da04      	bge.n	8001460 <main+0x50>
 8001456:	4b6b      	ldr	r3, [pc, #428]	@ (8001604 <main+0x1f4>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800145e:	e001      	b.n	8001464 <main+0x54>
 8001460:	4b68      	ldr	r3, [pc, #416]	@ (8001604 <main+0x1f4>)
 8001462:	781b      	ldrb	r3, [r3, #0]
		lx = (rxbuff[0] & 0x80) ?
 8001464:	4a6a      	ldr	r2, [pc, #424]	@ (8001610 <main+0x200>)
 8001466:	6013      	str	r3, [r2, #0]
		ly = (rxbuff[1] & 0x80) ?
 8001468:	4b66      	ldr	r3, [pc, #408]	@ (8001604 <main+0x1f4>)
 800146a:	785b      	ldrb	r3, [r3, #1]
 800146c:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[1] - 256 : (int32_t) rxbuff[1];
 800146e:	2b00      	cmp	r3, #0
 8001470:	da04      	bge.n	800147c <main+0x6c>
 8001472:	4b64      	ldr	r3, [pc, #400]	@ (8001604 <main+0x1f4>)
 8001474:	785b      	ldrb	r3, [r3, #1]
 8001476:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800147a:	e001      	b.n	8001480 <main+0x70>
 800147c:	4b61      	ldr	r3, [pc, #388]	@ (8001604 <main+0x1f4>)
 800147e:	785b      	ldrb	r3, [r3, #1]
		ly = (rxbuff[1] & 0x80) ?
 8001480:	4a64      	ldr	r2, [pc, #400]	@ (8001614 <main+0x204>)
 8001482:	6013      	str	r3, [r2, #0]
		rx = (rxbuff[2] & 0x80) ?
 8001484:	4b5f      	ldr	r3, [pc, #380]	@ (8001604 <main+0x1f4>)
 8001486:	789b      	ldrb	r3, [r3, #2]
 8001488:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[2] - 256 : (int32_t) rxbuff[2];
 800148a:	2b00      	cmp	r3, #0
 800148c:	da04      	bge.n	8001498 <main+0x88>
 800148e:	4b5d      	ldr	r3, [pc, #372]	@ (8001604 <main+0x1f4>)
 8001490:	789b      	ldrb	r3, [r3, #2]
 8001492:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001496:	e001      	b.n	800149c <main+0x8c>
 8001498:	4b5a      	ldr	r3, [pc, #360]	@ (8001604 <main+0x1f4>)
 800149a:	789b      	ldrb	r3, [r3, #2]
		rx = (rxbuff[2] & 0x80) ?
 800149c:	4a5e      	ldr	r2, [pc, #376]	@ (8001618 <main+0x208>)
 800149e:	6013      	str	r3, [r2, #0]
		ry = (rxbuff[3] & 0x80) ?
 80014a0:	4b58      	ldr	r3, [pc, #352]	@ (8001604 <main+0x1f4>)
 80014a2:	78db      	ldrb	r3, [r3, #3]
 80014a4:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[3] - 256 : (int32_t) rxbuff[3];
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	da04      	bge.n	80014b4 <main+0xa4>
 80014aa:	4b56      	ldr	r3, [pc, #344]	@ (8001604 <main+0x1f4>)
 80014ac:	78db      	ldrb	r3, [r3, #3]
 80014ae:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80014b2:	e001      	b.n	80014b8 <main+0xa8>
 80014b4:	4b53      	ldr	r3, [pc, #332]	@ (8001604 <main+0x1f4>)
 80014b6:	78db      	ldrb	r3, [r3, #3]
		ry = (rxbuff[3] & 0x80) ?
 80014b8:	4a58      	ldr	r2, [pc, #352]	@ (800161c <main+0x20c>)
 80014ba:	6013      	str	r3, [r2, #0]
		cro = (rxbuff[4] & 0x80) ?
 80014bc:	4b51      	ldr	r3, [pc, #324]	@ (8001604 <main+0x1f4>)
 80014be:	791b      	ldrb	r3, [r3, #4]
 80014c0:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[4] - 256 : (int32_t) rxbuff[4];
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	da04      	bge.n	80014d0 <main+0xc0>
 80014c6:	4b4f      	ldr	r3, [pc, #316]	@ (8001604 <main+0x1f4>)
 80014c8:	791b      	ldrb	r3, [r3, #4]
 80014ca:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80014ce:	e001      	b.n	80014d4 <main+0xc4>
 80014d0:	4b4c      	ldr	r3, [pc, #304]	@ (8001604 <main+0x1f4>)
 80014d2:	791b      	ldrb	r3, [r3, #4]
		cro = (rxbuff[4] & 0x80) ?
 80014d4:	4a52      	ldr	r2, [pc, #328]	@ (8001620 <main+0x210>)
 80014d6:	6013      	str	r3, [r2, #0]
		squ = (rxbuff[5] & 0x80) ?
 80014d8:	4b4a      	ldr	r3, [pc, #296]	@ (8001604 <main+0x1f4>)
 80014da:	795b      	ldrb	r3, [r3, #5]
 80014dc:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[5] - 256 : (int32_t) rxbuff[5];
 80014de:	2b00      	cmp	r3, #0
 80014e0:	da04      	bge.n	80014ec <main+0xdc>
 80014e2:	4b48      	ldr	r3, [pc, #288]	@ (8001604 <main+0x1f4>)
 80014e4:	795b      	ldrb	r3, [r3, #5]
 80014e6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80014ea:	e001      	b.n	80014f0 <main+0xe0>
 80014ec:	4b45      	ldr	r3, [pc, #276]	@ (8001604 <main+0x1f4>)
 80014ee:	795b      	ldrb	r3, [r3, #5]
		squ = (rxbuff[5] & 0x80) ?
 80014f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001624 <main+0x214>)
 80014f2:	6013      	str	r3, [r2, #0]
		tri = (rxbuff[6] & 0x80) ?
 80014f4:	4b43      	ldr	r3, [pc, #268]	@ (8001604 <main+0x1f4>)
 80014f6:	799b      	ldrb	r3, [r3, #6]
 80014f8:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[6] - 256 : (int32_t) rxbuff[6];
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	da04      	bge.n	8001508 <main+0xf8>
 80014fe:	4b41      	ldr	r3, [pc, #260]	@ (8001604 <main+0x1f4>)
 8001500:	799b      	ldrb	r3, [r3, #6]
 8001502:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001506:	e001      	b.n	800150c <main+0xfc>
 8001508:	4b3e      	ldr	r3, [pc, #248]	@ (8001604 <main+0x1f4>)
 800150a:	799b      	ldrb	r3, [r3, #6]
		tri = (rxbuff[6] & 0x80) ?
 800150c:	4a46      	ldr	r2, [pc, #280]	@ (8001628 <main+0x218>)
 800150e:	6013      	str	r3, [r2, #0]
		cir = (rxbuff[7] & 0x80) ?
 8001510:	4b3c      	ldr	r3, [pc, #240]	@ (8001604 <main+0x1f4>)
 8001512:	79db      	ldrb	r3, [r3, #7]
 8001514:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[7] - 256 : (int32_t) rxbuff[7];
 8001516:	2b00      	cmp	r3, #0
 8001518:	da04      	bge.n	8001524 <main+0x114>
 800151a:	4b3a      	ldr	r3, [pc, #232]	@ (8001604 <main+0x1f4>)
 800151c:	79db      	ldrb	r3, [r3, #7]
 800151e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001522:	e001      	b.n	8001528 <main+0x118>
 8001524:	4b37      	ldr	r3, [pc, #220]	@ (8001604 <main+0x1f4>)
 8001526:	79db      	ldrb	r3, [r3, #7]
		cir = (rxbuff[7] & 0x80) ?
 8001528:	4a40      	ldr	r2, [pc, #256]	@ (800162c <main+0x21c>)
 800152a:	6013      	str	r3, [r2, #0]
		up = (rxbuff[8] & 0x80) ?
 800152c:	4b35      	ldr	r3, [pc, #212]	@ (8001604 <main+0x1f4>)
 800152e:	7a1b      	ldrb	r3, [r3, #8]
 8001530:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[8] - 256 : (int32_t) rxbuff[8];
 8001532:	2b00      	cmp	r3, #0
 8001534:	da04      	bge.n	8001540 <main+0x130>
 8001536:	4b33      	ldr	r3, [pc, #204]	@ (8001604 <main+0x1f4>)
 8001538:	7a1b      	ldrb	r3, [r3, #8]
 800153a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800153e:	e001      	b.n	8001544 <main+0x134>
 8001540:	4b30      	ldr	r3, [pc, #192]	@ (8001604 <main+0x1f4>)
 8001542:	7a1b      	ldrb	r3, [r3, #8]
		up = (rxbuff[8] & 0x80) ?
 8001544:	4a3a      	ldr	r2, [pc, #232]	@ (8001630 <main+0x220>)
 8001546:	6013      	str	r3, [r2, #0]
		down = (rxbuff[9] & 0x80) ?
 8001548:	4b2e      	ldr	r3, [pc, #184]	@ (8001604 <main+0x1f4>)
 800154a:	7a5b      	ldrb	r3, [r3, #9]
 800154c:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[9] - 256 : (int32_t) rxbuff[9];
 800154e:	2b00      	cmp	r3, #0
 8001550:	da04      	bge.n	800155c <main+0x14c>
 8001552:	4b2c      	ldr	r3, [pc, #176]	@ (8001604 <main+0x1f4>)
 8001554:	7a5b      	ldrb	r3, [r3, #9]
 8001556:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800155a:	e001      	b.n	8001560 <main+0x150>
 800155c:	4b29      	ldr	r3, [pc, #164]	@ (8001604 <main+0x1f4>)
 800155e:	7a5b      	ldrb	r3, [r3, #9]
		down = (rxbuff[9] & 0x80) ?
 8001560:	4a34      	ldr	r2, [pc, #208]	@ (8001634 <main+0x224>)
 8001562:	6013      	str	r3, [r2, #0]
		left = (rxbuff[10] & 0x80) ?
 8001564:	4b27      	ldr	r3, [pc, #156]	@ (8001604 <main+0x1f4>)
 8001566:	7a9b      	ldrb	r3, [r3, #10]
 8001568:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[10] - 256 : (int32_t) rxbuff[10];
 800156a:	2b00      	cmp	r3, #0
 800156c:	da04      	bge.n	8001578 <main+0x168>
 800156e:	4b25      	ldr	r3, [pc, #148]	@ (8001604 <main+0x1f4>)
 8001570:	7a9b      	ldrb	r3, [r3, #10]
 8001572:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001576:	e001      	b.n	800157c <main+0x16c>
 8001578:	4b22      	ldr	r3, [pc, #136]	@ (8001604 <main+0x1f4>)
 800157a:	7a9b      	ldrb	r3, [r3, #10]
		left = (rxbuff[10] & 0x80) ?
 800157c:	4a2e      	ldr	r2, [pc, #184]	@ (8001638 <main+0x228>)
 800157e:	6013      	str	r3, [r2, #0]
		right = (rxbuff[11] & 0x80) ?
 8001580:	4b20      	ldr	r3, [pc, #128]	@ (8001604 <main+0x1f4>)
 8001582:	7adb      	ldrb	r3, [r3, #11]
 8001584:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[11] - 256 : (int32_t) rxbuff[11];
 8001586:	2b00      	cmp	r3, #0
 8001588:	da04      	bge.n	8001594 <main+0x184>
 800158a:	4b1e      	ldr	r3, [pc, #120]	@ (8001604 <main+0x1f4>)
 800158c:	7adb      	ldrb	r3, [r3, #11]
 800158e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001592:	e001      	b.n	8001598 <main+0x188>
 8001594:	4b1b      	ldr	r3, [pc, #108]	@ (8001604 <main+0x1f4>)
 8001596:	7adb      	ldrb	r3, [r3, #11]
		right = (rxbuff[11] & 0x80) ?
 8001598:	4a28      	ldr	r2, [pc, #160]	@ (800163c <main+0x22c>)
 800159a:	6013      	str	r3, [r2, #0]
		ll1 = (rxbuff[12] & 0x80) ?
 800159c:	4b19      	ldr	r3, [pc, #100]	@ (8001604 <main+0x1f4>)
 800159e:	7b1b      	ldrb	r3, [r3, #12]
 80015a0:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[12] - 256 : (int32_t) rxbuff[12];
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	da04      	bge.n	80015b0 <main+0x1a0>
 80015a6:	4b17      	ldr	r3, [pc, #92]	@ (8001604 <main+0x1f4>)
 80015a8:	7b1b      	ldrb	r3, [r3, #12]
 80015aa:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80015ae:	e001      	b.n	80015b4 <main+0x1a4>
 80015b0:	4b14      	ldr	r3, [pc, #80]	@ (8001604 <main+0x1f4>)
 80015b2:	7b1b      	ldrb	r3, [r3, #12]
		ll1 = (rxbuff[12] & 0x80) ?
 80015b4:	4a22      	ldr	r2, [pc, #136]	@ (8001640 <main+0x230>)
 80015b6:	6013      	str	r3, [r2, #0]
		ll2 = (rxbuff[13] & 0x80) ?
 80015b8:	4b12      	ldr	r3, [pc, #72]	@ (8001604 <main+0x1f4>)
 80015ba:	7b5b      	ldrb	r3, [r3, #13]
 80015bc:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[13] - 256 : (int32_t) rxbuff[13];
 80015be:	2b00      	cmp	r3, #0
 80015c0:	da04      	bge.n	80015cc <main+0x1bc>
 80015c2:	4b10      	ldr	r3, [pc, #64]	@ (8001604 <main+0x1f4>)
 80015c4:	7b5b      	ldrb	r3, [r3, #13]
 80015c6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80015ca:	e001      	b.n	80015d0 <main+0x1c0>
 80015cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001604 <main+0x1f4>)
 80015ce:	7b5b      	ldrb	r3, [r3, #13]
		ll2 = (rxbuff[13] & 0x80) ?
 80015d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001644 <main+0x234>)
 80015d2:	6013      	str	r3, [r2, #0]
		rr1 = (rxbuff[14] & 0x80) ?
 80015d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001604 <main+0x1f4>)
 80015d6:	7b9b      	ldrb	r3, [r3, #14]
 80015d8:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[14] - 256 : (int32_t) rxbuff[14];
 80015da:	2b00      	cmp	r3, #0
 80015dc:	da04      	bge.n	80015e8 <main+0x1d8>
 80015de:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <main+0x1f4>)
 80015e0:	7b9b      	ldrb	r3, [r3, #14]
 80015e2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80015e6:	e001      	b.n	80015ec <main+0x1dc>
 80015e8:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <main+0x1f4>)
 80015ea:	7b9b      	ldrb	r3, [r3, #14]
		rr1 = (rxbuff[14] & 0x80) ?
 80015ec:	4a16      	ldr	r2, [pc, #88]	@ (8001648 <main+0x238>)
 80015ee:	6013      	str	r3, [r2, #0]
		rr2 = (rxbuff[15] & 0x80) ?
 80015f0:	4b04      	ldr	r3, [pc, #16]	@ (8001604 <main+0x1f4>)
 80015f2:	7bdb      	ldrb	r3, [r3, #15]
 80015f4:	b25b      	sxtb	r3, r3
				(int32_t) rxbuff[15] - 256 : (int32_t) rxbuff[15];
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	da28      	bge.n	800164c <main+0x23c>
 80015fa:	4b02      	ldr	r3, [pc, #8]	@ (8001604 <main+0x1f4>)
 80015fc:	7bdb      	ldrb	r3, [r3, #15]
 80015fe:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001602:	e025      	b.n	8001650 <main+0x240>
 8001604:	200004c8 	.word	0x200004c8
 8001608:	200002f4 	.word	0x200002f4
 800160c:	20000264 	.word	0x20000264
 8001610:	200003e8 	.word	0x200003e8
 8001614:	200003ec 	.word	0x200003ec
 8001618:	200003f0 	.word	0x200003f0
 800161c:	200003f4 	.word	0x200003f4
 8001620:	200003f8 	.word	0x200003f8
 8001624:	200003fc 	.word	0x200003fc
 8001628:	20000400 	.word	0x20000400
 800162c:	20000404 	.word	0x20000404
 8001630:	20000408 	.word	0x20000408
 8001634:	2000040c 	.word	0x2000040c
 8001638:	20000410 	.word	0x20000410
 800163c:	20000414 	.word	0x20000414
 8001640:	20000418 	.word	0x20000418
 8001644:	20000420 	.word	0x20000420
 8001648:	2000041c 	.word	0x2000041c
 800164c:	4b54      	ldr	r3, [pc, #336]	@ (80017a0 <main+0x390>)
 800164e:	7bdb      	ldrb	r3, [r3, #15]
		rr2 = (rxbuff[15] & 0x80) ?
 8001650:	4a54      	ldr	r2, [pc, #336]	@ (80017a4 <main+0x394>)
 8001652:	6013      	str	r3, [r2, #0]

		printf(
 8001654:	4b54      	ldr	r3, [pc, #336]	@ (80017a8 <main+0x398>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	4b54      	ldr	r3, [pc, #336]	@ (80017ac <main+0x39c>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	613a      	str	r2, [r7, #16]
 8001660:	4b53      	ldr	r3, [pc, #332]	@ (80017b0 <main+0x3a0>)
 8001662:	6818      	ldr	r0, [r3, #0]
 8001664:	60f8      	str	r0, [r7, #12]
 8001666:	4b53      	ldr	r3, [pc, #332]	@ (80017b4 <main+0x3a4>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a53      	ldr	r2, [pc, #332]	@ (80017b8 <main+0x3a8>)
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	4953      	ldr	r1, [pc, #332]	@ (80017bc <main+0x3ac>)
 8001670:	6809      	ldr	r1, [r1, #0]
 8001672:	4853      	ldr	r0, [pc, #332]	@ (80017c0 <main+0x3b0>)
 8001674:	6800      	ldr	r0, [r0, #0]
 8001676:	4c53      	ldr	r4, [pc, #332]	@ (80017c4 <main+0x3b4>)
 8001678:	6824      	ldr	r4, [r4, #0]
 800167a:	60bc      	str	r4, [r7, #8]
 800167c:	4d52      	ldr	r5, [pc, #328]	@ (80017c8 <main+0x3b8>)
 800167e:	682d      	ldr	r5, [r5, #0]
 8001680:	4e52      	ldr	r6, [pc, #328]	@ (80017cc <main+0x3bc>)
 8001682:	6836      	ldr	r6, [r6, #0]
 8001684:	4c52      	ldr	r4, [pc, #328]	@ (80017d0 <main+0x3c0>)
 8001686:	6824      	ldr	r4, [r4, #0]
 8001688:	607c      	str	r4, [r7, #4]
 800168a:	4c46      	ldr	r4, [pc, #280]	@ (80017a4 <main+0x394>)
 800168c:	6824      	ldr	r4, [r4, #0]
 800168e:	9408      	str	r4, [sp, #32]
 8001690:	687c      	ldr	r4, [r7, #4]
 8001692:	9407      	str	r4, [sp, #28]
 8001694:	9606      	str	r6, [sp, #24]
 8001696:	9505      	str	r5, [sp, #20]
 8001698:	68bc      	ldr	r4, [r7, #8]
 800169a:	9404      	str	r4, [sp, #16]
 800169c:	9003      	str	r0, [sp, #12]
 800169e:	9102      	str	r1, [sp, #8]
 80016a0:	9201      	str	r2, [sp, #4]
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	693a      	ldr	r2, [r7, #16]
 80016a8:	6979      	ldr	r1, [r7, #20]
 80016aa:	484a      	ldr	r0, [pc, #296]	@ (80017d4 <main+0x3c4>)
 80016ac:	f005 fed0 	bl	8007450 <iprintf>
				lx, ly, rx, ry, cro, squ, tri, cir, ll1, rr1, ll2, rr2);
		//	  		printf("Received Integers: %ld %ld %ld %ld %ld %ld %ld %ld\r\n", lx, ly,
		//	  				rx, ry, cro, squ, tri, cir);

		/* encoder */
		uint16_t raw_counter = __HAL_TIM_GET_COUNTER(&htim2);
 80016b0:	4b49      	ldr	r3, [pc, #292]	@ (80017d8 <main+0x3c8>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b6:	83fb      	strh	r3, [r7, #30]

		// Convert to signed values
		signed_counter =
				(raw_counter < 32768) ?
						(int16_t) raw_counter : (int16_t) (raw_counter - 65536);
 80016b8:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
		signed_counter =
 80016bc:	4b47      	ldr	r3, [pc, #284]	@ (80017dc <main+0x3cc>)
 80016be:	801a      	strh	r2, [r3, #0]

		/* PSMC */
		SetTunings(0.5, 0.5, 0, 10.0, -0.005); // Initial tuning for 50kg·cm motor
 80016c0:	ed9f 4b2f 	vldr	d4, [pc, #188]	@ 8001780 <main+0x370>
 80016c4:	ed9f 3b30 	vldr	d3, [pc, #192]	@ 8001788 <main+0x378>
 80016c8:	ed9f 2b31 	vldr	d2, [pc, #196]	@ 8001790 <main+0x380>
 80016cc:	ed9f 1b32 	vldr	d1, [pc, #200]	@ 8001798 <main+0x388>
 80016d0:	ed9f 0b31 	vldr	d0, [pc, #196]	@ 8001798 <main+0x388>
 80016d4:	f7ff fdc6 	bl	8001264 <SetTunings>
		c = 1.5;  // Sliding surface parameter
 80016d8:	4941      	ldr	r1, [pc, #260]	@ (80017e0 <main+0x3d0>)
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	4b41      	ldr	r3, [pc, #260]	@ (80017e4 <main+0x3d4>)
 80016e0:	e9c1 2300 	strd	r2, r3, [r1]
		if (left == 1)
 80016e4:	4b40      	ldr	r3, [pc, #256]	@ (80017e8 <main+0x3d8>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d105      	bne.n	80016f8 <main+0x2e8>
			setpoint += 100;
 80016ec:	4b3f      	ldr	r3, [pc, #252]	@ (80017ec <main+0x3dc>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	3364      	adds	r3, #100	@ 0x64
 80016f2:	4a3e      	ldr	r2, [pc, #248]	@ (80017ec <main+0x3dc>)
 80016f4:	6013      	str	r3, [r2, #0]
 80016f6:	e008      	b.n	800170a <main+0x2fa>
		else if (right == 1)
 80016f8:	4b3d      	ldr	r3, [pc, #244]	@ (80017f0 <main+0x3e0>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d104      	bne.n	800170a <main+0x2fa>
			setpoint -= 100;
 8001700:	4b3a      	ldr	r3, [pc, #232]	@ (80017ec <main+0x3dc>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	3b64      	subs	r3, #100	@ 0x64
 8001706:	4a39      	ldr	r2, [pc, #228]	@ (80017ec <main+0x3dc>)
 8001708:	6013      	str	r3, [r2, #0]
		compute();
 800170a:	f7ff fcb7 	bl	800107c <compute>
		//	 	  +
		if (signed_counter < setpoint) {
 800170e:	4b33      	ldr	r3, [pc, #204]	@ (80017dc <main+0x3cc>)
 8001710:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001714:	461a      	mov	r2, r3
 8001716:	4b35      	ldr	r3, [pc, #212]	@ (80017ec <main+0x3dc>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	429a      	cmp	r2, r3
 800171c:	da13      	bge.n	8001746 <main+0x336>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800171e:	2201      	movs	r2, #1
 8001720:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001724:	4833      	ldr	r0, [pc, #204]	@ (80017f4 <main+0x3e4>)
 8001726:	f001 ff63 	bl	80035f0 <HAL_GPIO_WritePin>
			TIM1->CCR1 = output;
 800172a:	4b33      	ldr	r3, [pc, #204]	@ (80017f8 <main+0x3e8>)
 800172c:	edd3 7a00 	vldr	s15, [r3]
 8001730:	4b32      	ldr	r3, [pc, #200]	@ (80017fc <main+0x3ec>)
 8001732:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001736:	ee17 2a90 	vmov	r2, s15
 800173a:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800173c:	2100      	movs	r1, #0
 800173e:	4830      	ldr	r0, [pc, #192]	@ (8001800 <main+0x3f0>)
 8001740:	f002 fe00 	bl	8004344 <HAL_TIM_PWM_Start>
 8001744:	e065      	b.n	8001812 <main+0x402>
		}

		else if (signed_counter > setpoint) {
 8001746:	4b25      	ldr	r3, [pc, #148]	@ (80017dc <main+0x3cc>)
 8001748:	f9b3 3000 	ldrsh.w	r3, [r3]
 800174c:	461a      	mov	r2, r3
 800174e:	4b27      	ldr	r3, [pc, #156]	@ (80017ec <main+0x3dc>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	429a      	cmp	r2, r3
 8001754:	dd56      	ble.n	8001804 <main+0x3f4>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001756:	2200      	movs	r2, #0
 8001758:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800175c:	4825      	ldr	r0, [pc, #148]	@ (80017f4 <main+0x3e4>)
 800175e:	f001 ff47 	bl	80035f0 <HAL_GPIO_WritePin>
			TIM1->CCR1 = output;
 8001762:	4b25      	ldr	r3, [pc, #148]	@ (80017f8 <main+0x3e8>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	4b24      	ldr	r3, [pc, #144]	@ (80017fc <main+0x3ec>)
 800176a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800176e:	ee17 2a90 	vmov	r2, s15
 8001772:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001774:	2100      	movs	r1, #0
 8001776:	4822      	ldr	r0, [pc, #136]	@ (8001800 <main+0x3f0>)
 8001778:	f002 fde4 	bl	8004344 <HAL_TIM_PWM_Start>
 800177c:	e049      	b.n	8001812 <main+0x402>
 800177e:	bf00      	nop
 8001780:	47ae147b 	.word	0x47ae147b
 8001784:	bf747ae1 	.word	0xbf747ae1
 8001788:	00000000 	.word	0x00000000
 800178c:	40240000 	.word	0x40240000
	...
 800179c:	3fe00000 	.word	0x3fe00000
 80017a0:	200004c8 	.word	0x200004c8
 80017a4:	20000424 	.word	0x20000424
 80017a8:	200003e8 	.word	0x200003e8
 80017ac:	200003ec 	.word	0x200003ec
 80017b0:	200003f0 	.word	0x200003f0
 80017b4:	200003f4 	.word	0x200003f4
 80017b8:	200003f8 	.word	0x200003f8
 80017bc:	200003fc 	.word	0x200003fc
 80017c0:	20000400 	.word	0x20000400
 80017c4:	20000404 	.word	0x20000404
 80017c8:	20000418 	.word	0x20000418
 80017cc:	2000041c 	.word	0x2000041c
 80017d0:	20000420 	.word	0x20000420
 80017d4:	0800cfc8 	.word	0x0800cfc8
 80017d8:	20000264 	.word	0x20000264
 80017dc:	200003e4 	.word	0x200003e4
 80017e0:	20000438 	.word	0x20000438
 80017e4:	3ff80000 	.word	0x3ff80000
 80017e8:	20000410 	.word	0x20000410
 80017ec:	200004b0 	.word	0x200004b0
 80017f0:	20000414 	.word	0x20000414
 80017f4:	40020800 	.word	0x40020800
 80017f8:	200004bc 	.word	0x200004bc
 80017fc:	40010000 	.word	0x40010000
 8001800:	2000021c 	.word	0x2000021c
		} else {
			TIM1->CCR1 = 0;
 8001804:	4b8d      	ldr	r3, [pc, #564]	@ (8001a3c <main+0x62c>)
 8001806:	2200      	movs	r2, #0
 8001808:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800180a:	2100      	movs	r1, #0
 800180c:	488c      	ldr	r0, [pc, #560]	@ (8001a40 <main+0x630>)
 800180e:	f002 fd99 	bl	8004344 <HAL_TIM_PWM_Start>
		}

		printf("Counts = %d \r\n", signed_counter);
 8001812:	4b8c      	ldr	r3, [pc, #560]	@ (8001a44 <main+0x634>)
 8001814:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001818:	4619      	mov	r1, r3
 800181a:	488b      	ldr	r0, [pc, #556]	@ (8001a48 <main+0x638>)
 800181c:	f005 fe18 	bl	8007450 <iprintf>

		/* stepper */
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13,
 8001820:	4b8a      	ldr	r3, [pc, #552]	@ (8001a4c <main+0x63c>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	bf14      	ite	ne
 8001828:	2301      	movne	r3, #1
 800182a:	2300      	moveq	r3, #0
 800182c:	b2db      	uxtb	r3, r3
 800182e:	461a      	mov	r2, r3
 8001830:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001834:	4886      	ldr	r0, [pc, #536]	@ (8001a50 <main+0x640>)
 8001836:	f001 fedb 	bl	80035f0 <HAL_GPIO_WritePin>
				direction ? GPIO_PIN_SET : GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3,
 800183a:	4b86      	ldr	r3, [pc, #536]	@ (8001a54 <main+0x644>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	bf14      	ite	ne
 8001842:	2301      	movne	r3, #1
 8001844:	2300      	moveq	r3, #0
 8001846:	b2db      	uxtb	r3, r3
 8001848:	461a      	mov	r2, r3
 800184a:	2108      	movs	r1, #8
 800184c:	4882      	ldr	r0, [pc, #520]	@ (8001a58 <main+0x648>)
 800184e:	f001 fecf 	bl	80035f0 <HAL_GPIO_WritePin>
				direction1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6,
 8001852:	4b80      	ldr	r3, [pc, #512]	@ (8001a54 <main+0x644>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	bf0c      	ite	eq
 800185a:	2301      	moveq	r3, #1
 800185c:	2300      	movne	r3, #0
 800185e:	b2db      	uxtb	r3, r3
 8001860:	461a      	mov	r2, r3
 8001862:	2140      	movs	r1, #64	@ 0x40
 8001864:	487c      	ldr	r0, [pc, #496]	@ (8001a58 <main+0x648>)
 8001866:	f001 fec3 	bl	80035f0 <HAL_GPIO_WritePin>
				!direction1 ? GPIO_PIN_SET : GPIO_PIN_RESET);

		if (ll1 == 1 && !prev_ll1) {  // LL1 button pressed
 800186a:	4b7c      	ldr	r3, [pc, #496]	@ (8001a5c <main+0x64c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2b01      	cmp	r3, #1
 8001870:	d117      	bne.n	80018a2 <main+0x492>
 8001872:	4b7b      	ldr	r3, [pc, #492]	@ (8001a60 <main+0x650>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d113      	bne.n	80018a2 <main+0x492>
			direction1 = 1;  // Set to Anti-clockwise
 800187a:	4b76      	ldr	r3, [pc, #472]	@ (8001a54 <main+0x644>)
 800187c:	2201      	movs	r2, #1
 800187e:	601a      	str	r2, [r3, #0]
			stepper_running = 1;
 8001880:	4b78      	ldr	r3, [pc, #480]	@ (8001a64 <main+0x654>)
 8001882:	2201      	movs	r2, #1
 8001884:	601a      	str	r2, [r3, #0]
			stepper_running1 = 1;
 8001886:	4b78      	ldr	r3, [pc, #480]	@ (8001a68 <main+0x658>)
 8001888:	2201      	movs	r2, #1
 800188a:	601a      	str	r2, [r3, #0]
			target_steps = STEPS;
 800188c:	4b77      	ldr	r3, [pc, #476]	@ (8001a6c <main+0x65c>)
 800188e:	22f0      	movs	r2, #240	@ 0xf0
 8001890:	601a      	str	r2, [r3, #0]
			target_steps1 = STEPS;
 8001892:	4b77      	ldr	r3, [pc, #476]	@ (8001a70 <main+0x660>)
 8001894:	22f0      	movs	r2, #240	@ 0xf0
 8001896:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001898:	2200      	movs	r2, #0
 800189a:	2180      	movs	r1, #128	@ 0x80
 800189c:	486e      	ldr	r0, [pc, #440]	@ (8001a58 <main+0x648>)
 800189e:	f001 fea7 	bl	80035f0 <HAL_GPIO_WritePin>
		}
		if (rr1 == 1 && !prev_rr1) {  // RR1 button pressed
 80018a2:	4b74      	ldr	r3, [pc, #464]	@ (8001a74 <main+0x664>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d117      	bne.n	80018da <main+0x4ca>
 80018aa:	4b73      	ldr	r3, [pc, #460]	@ (8001a78 <main+0x668>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d113      	bne.n	80018da <main+0x4ca>
			direction1 = 0;  // Set to Clockwise
 80018b2:	4b68      	ldr	r3, [pc, #416]	@ (8001a54 <main+0x644>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
			stepper_running = 1;
 80018b8:	4b6a      	ldr	r3, [pc, #424]	@ (8001a64 <main+0x654>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	601a      	str	r2, [r3, #0]
			stepper_running1 = 1;
 80018be:	4b6a      	ldr	r3, [pc, #424]	@ (8001a68 <main+0x658>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	601a      	str	r2, [r3, #0]
			target_steps = STEPS;
 80018c4:	4b69      	ldr	r3, [pc, #420]	@ (8001a6c <main+0x65c>)
 80018c6:	22f0      	movs	r2, #240	@ 0xf0
 80018c8:	601a      	str	r2, [r3, #0]
			target_steps1 = STEPS;
 80018ca:	4b69      	ldr	r3, [pc, #420]	@ (8001a70 <main+0x660>)
 80018cc:	22f0      	movs	r2, #240	@ 0xf0
 80018ce:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80018d0:	2200      	movs	r2, #0
 80018d2:	2180      	movs	r1, #128	@ 0x80
 80018d4:	4860      	ldr	r0, [pc, #384]	@ (8001a58 <main+0x648>)
 80018d6:	f001 fe8b 	bl	80035f0 <HAL_GPIO_WritePin>
		}
		if (ll2 == 1 && !prev_ll2) {  // LL1 button pressed
 80018da:	4b68      	ldr	r3, [pc, #416]	@ (8001a7c <main+0x66c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d115      	bne.n	800190e <main+0x4fe>
 80018e2:	4b67      	ldr	r3, [pc, #412]	@ (8001a80 <main+0x670>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d111      	bne.n	800190e <main+0x4fe>
			direction = 1;  // Set to Anti-clockwise
 80018ea:	4b58      	ldr	r3, [pc, #352]	@ (8001a4c <main+0x63c>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	601a      	str	r2, [r3, #0]
			stepper_running2 = !stepper_running2;
 80018f0:	4b64      	ldr	r3, [pc, #400]	@ (8001a84 <main+0x674>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	bf0c      	ite	eq
 80018f8:	2301      	moveq	r3, #1
 80018fa:	2300      	movne	r3, #0
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	461a      	mov	r2, r3
 8001900:	4b60      	ldr	r3, [pc, #384]	@ (8001a84 <main+0x674>)
 8001902:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	2180      	movs	r1, #128	@ 0x80
 8001908:	4853      	ldr	r0, [pc, #332]	@ (8001a58 <main+0x648>)
 800190a:	f001 fe71 	bl	80035f0 <HAL_GPIO_WritePin>
		}
		if (rr2 == 1 && !prev_rr2) {  // RR1 button pressed
 800190e:	4b5e      	ldr	r3, [pc, #376]	@ (8001a88 <main+0x678>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2b01      	cmp	r3, #1
 8001914:	d115      	bne.n	8001942 <main+0x532>
 8001916:	4b5d      	ldr	r3, [pc, #372]	@ (8001a8c <main+0x67c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d111      	bne.n	8001942 <main+0x532>
			direction = 0;  // Set to Clockwise
 800191e:	4b4b      	ldr	r3, [pc, #300]	@ (8001a4c <main+0x63c>)
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
			stepper_running2 = !stepper_running2;
 8001924:	4b57      	ldr	r3, [pc, #348]	@ (8001a84 <main+0x674>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	bf0c      	ite	eq
 800192c:	2301      	moveq	r3, #1
 800192e:	2300      	movne	r3, #0
 8001930:	b2db      	uxtb	r3, r3
 8001932:	461a      	mov	r2, r3
 8001934:	4b53      	ldr	r3, [pc, #332]	@ (8001a84 <main+0x674>)
 8001936:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001938:	2200      	movs	r2, #0
 800193a:	2180      	movs	r1, #128	@ 0x80
 800193c:	4846      	ldr	r0, [pc, #280]	@ (8001a58 <main+0x648>)
 800193e:	f001 fe57 	bl	80035f0 <HAL_GPIO_WritePin>
		}
		if (cir == 1 && !prev_cir) {
 8001942:	4b53      	ldr	r3, [pc, #332]	@ (8001a90 <main+0x680>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2b01      	cmp	r3, #1
 8001948:	d111      	bne.n	800196e <main+0x55e>
 800194a:	4b52      	ldr	r3, [pc, #328]	@ (8001a94 <main+0x684>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d10d      	bne.n	800196e <main+0x55e>
			stepper_running1 = 0;
 8001952:	4b45      	ldr	r3, [pc, #276]	@ (8001a68 <main+0x658>)
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
			current_steps = 0;
 8001958:	4b4f      	ldr	r3, [pc, #316]	@ (8001a98 <main+0x688>)
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
			current_steps1 = 0;
 800195e:	4b4f      	ldr	r3, [pc, #316]	@ (8001a9c <main+0x68c>)
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001964:	2201      	movs	r2, #1
 8001966:	2180      	movs	r1, #128	@ 0x80
 8001968:	483b      	ldr	r0, [pc, #236]	@ (8001a58 <main+0x648>)
 800196a:	f001 fe41 	bl	80035f0 <HAL_GPIO_WritePin>
		}
		prev_ll1 = ll1;
 800196e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a5c <main+0x64c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a3b      	ldr	r2, [pc, #236]	@ (8001a60 <main+0x650>)
 8001974:	6013      	str	r3, [r2, #0]
		prev_rr1 = rr1;
 8001976:	4b3f      	ldr	r3, [pc, #252]	@ (8001a74 <main+0x664>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a3f      	ldr	r2, [pc, #252]	@ (8001a78 <main+0x668>)
 800197c:	6013      	str	r3, [r2, #0]
		prev_ll2 = ll2;
 800197e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a7c <main+0x66c>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a3f      	ldr	r2, [pc, #252]	@ (8001a80 <main+0x670>)
 8001984:	6013      	str	r3, [r2, #0]
		prev_rr2 = rr2;
 8001986:	4b40      	ldr	r3, [pc, #256]	@ (8001a88 <main+0x678>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a40      	ldr	r2, [pc, #256]	@ (8001a8c <main+0x67c>)
 800198c:	6013      	str	r3, [r2, #0]
		prev_cir = cir;
 800198e:	4b40      	ldr	r3, [pc, #256]	@ (8001a90 <main+0x680>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a40      	ldr	r2, [pc, #256]	@ (8001a94 <main+0x684>)
 8001994:	6013      	str	r3, [r2, #0]
		//			} else {
		//				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET); // Step LOW
		//				step_state1 = 0;
		//			}
		//		}
		if (stepper_running && (HAL_GetTick() - last_step_time) >= step_delay) {
 8001996:	4b33      	ldr	r3, [pc, #204]	@ (8001a64 <main+0x654>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d028      	beq.n	80019f0 <main+0x5e0>
 800199e:	f000 ff73 	bl	8002888 <HAL_GetTick>
 80019a2:	4602      	mov	r2, r0
 80019a4:	4b3e      	ldr	r3, [pc, #248]	@ (8001aa0 <main+0x690>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	4a3e      	ldr	r2, [pc, #248]	@ (8001aa4 <main+0x694>)
 80019ac:	6812      	ldr	r2, [r2, #0]
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d31e      	bcc.n	80019f0 <main+0x5e0>
			last_step_time = HAL_GetTick(); // Update last step time
 80019b2:	f000 ff69 	bl	8002888 <HAL_GetTick>
 80019b6:	4603      	mov	r3, r0
 80019b8:	4a39      	ldr	r2, [pc, #228]	@ (8001aa0 <main+0x690>)
 80019ba:	6013      	str	r3, [r2, #0]

			if (step_state == 0) {
 80019bc:	4b3a      	ldr	r3, [pc, #232]	@ (8001aa8 <main+0x698>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d10d      	bne.n	80019e0 <main+0x5d0>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET); // Step HIGH
 80019c4:	2201      	movs	r2, #1
 80019c6:	2120      	movs	r1, #32
 80019c8:	4823      	ldr	r0, [pc, #140]	@ (8001a58 <main+0x648>)
 80019ca:	f001 fe11 	bl	80035f0 <HAL_GPIO_WritePin>
				step_state = 1;
 80019ce:	4b36      	ldr	r3, [pc, #216]	@ (8001aa8 <main+0x698>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	601a      	str	r2, [r3, #0]
				current_steps++;
 80019d4:	4b30      	ldr	r3, [pc, #192]	@ (8001a98 <main+0x688>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	3301      	adds	r3, #1
 80019da:	4a2f      	ldr	r2, [pc, #188]	@ (8001a98 <main+0x688>)
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	e007      	b.n	80019f0 <main+0x5e0>
			} else {
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET); // Step LOW
 80019e0:	2200      	movs	r2, #0
 80019e2:	2120      	movs	r1, #32
 80019e4:	481c      	ldr	r0, [pc, #112]	@ (8001a58 <main+0x648>)
 80019e6:	f001 fe03 	bl	80035f0 <HAL_GPIO_WritePin>
				step_state = 0;
 80019ea:	4b2f      	ldr	r3, [pc, #188]	@ (8001aa8 <main+0x698>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
			}
		}
		if (stepper_running1
 80019f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a68 <main+0x658>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d068      	beq.n	8001aca <main+0x6ba>
				&& (HAL_GetTick() - last_step_time1) >= step_delay1) {
 80019f8:	f000 ff46 	bl	8002888 <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	4b2b      	ldr	r3, [pc, #172]	@ (8001aac <main+0x69c>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	4a2a      	ldr	r2, [pc, #168]	@ (8001ab0 <main+0x6a0>)
 8001a06:	6812      	ldr	r2, [r2, #0]
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d35e      	bcc.n	8001aca <main+0x6ba>
			last_step_time1 = HAL_GetTick(); // Update last step time
 8001a0c:	f000 ff3c 	bl	8002888 <HAL_GetTick>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4a26      	ldr	r2, [pc, #152]	@ (8001aac <main+0x69c>)
 8001a14:	6013      	str	r3, [r2, #0]

			if (step_state1 == 0) {
 8001a16:	4b27      	ldr	r3, [pc, #156]	@ (8001ab4 <main+0x6a4>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d14c      	bne.n	8001ab8 <main+0x6a8>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET); // Step HIGH
 8001a1e:	2201      	movs	r2, #1
 8001a20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a24:	480a      	ldr	r0, [pc, #40]	@ (8001a50 <main+0x640>)
 8001a26:	f001 fde3 	bl	80035f0 <HAL_GPIO_WritePin>
				step_state1 = 1;
 8001a2a:	4b22      	ldr	r3, [pc, #136]	@ (8001ab4 <main+0x6a4>)
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	601a      	str	r2, [r3, #0]
				current_steps1++;
 8001a30:	4b1a      	ldr	r3, [pc, #104]	@ (8001a9c <main+0x68c>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	3301      	adds	r3, #1
 8001a36:	4a19      	ldr	r2, [pc, #100]	@ (8001a9c <main+0x68c>)
 8001a38:	6013      	str	r3, [r2, #0]
 8001a3a:	e046      	b.n	8001aca <main+0x6ba>
 8001a3c:	40010000 	.word	0x40010000
 8001a40:	2000021c 	.word	0x2000021c
 8001a44:	200003e4 	.word	0x200003e4
 8001a48:	0800d010 	.word	0x0800d010
 8001a4c:	20000000 	.word	0x20000000
 8001a50:	40020400 	.word	0x40020400
 8001a54:	20000004 	.word	0x20000004
 8001a58:	40020800 	.word	0x40020800
 8001a5c:	20000418 	.word	0x20000418
 8001a60:	2000048c 	.word	0x2000048c
 8001a64:	20000470 	.word	0x20000470
 8001a68:	20000474 	.word	0x20000474
 8001a6c:	2000049c 	.word	0x2000049c
 8001a70:	200004a4 	.word	0x200004a4
 8001a74:	2000041c 	.word	0x2000041c
 8001a78:	20000490 	.word	0x20000490
 8001a7c:	20000420 	.word	0x20000420
 8001a80:	20000494 	.word	0x20000494
 8001a84:	20000478 	.word	0x20000478
 8001a88:	20000424 	.word	0x20000424
 8001a8c:	20000498 	.word	0x20000498
 8001a90:	20000404 	.word	0x20000404
 8001a94:	20000480 	.word	0x20000480
 8001a98:	200004a0 	.word	0x200004a0
 8001a9c:	200004a8 	.word	0x200004a8
 8001aa0:	20000458 	.word	0x20000458
 8001aa4:	20000008 	.word	0x20000008
 8001aa8:	20000464 	.word	0x20000464
 8001aac:	2000045c 	.word	0x2000045c
 8001ab0:	2000000c 	.word	0x2000000c
 8001ab4:	20000468 	.word	0x20000468
			} else {
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET); // Step LOW
 8001ab8:	2200      	movs	r2, #0
 8001aba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001abe:	4843      	ldr	r0, [pc, #268]	@ (8001bcc <main+0x7bc>)
 8001ac0:	f001 fd96 	bl	80035f0 <HAL_GPIO_WritePin>
				step_state1 = 0;
 8001ac4:	4b42      	ldr	r3, [pc, #264]	@ (8001bd0 <main+0x7c0>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	601a      	str	r2, [r3, #0]
			}
		}
		if (stepper_running2
 8001aca:	4b42      	ldr	r3, [pc, #264]	@ (8001bd4 <main+0x7c4>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d02a      	beq.n	8001b28 <main+0x718>
				&& (HAL_GetTick() - last_step_time2) >= step_delay2) {
 8001ad2:	f000 fed9 	bl	8002888 <HAL_GetTick>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	4b3f      	ldr	r3, [pc, #252]	@ (8001bd8 <main+0x7c8>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	4a3f      	ldr	r2, [pc, #252]	@ (8001bdc <main+0x7cc>)
 8001ae0:	6812      	ldr	r2, [r2, #0]
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d320      	bcc.n	8001b28 <main+0x718>
			last_step_time2 = HAL_GetTick(); // Update last step time
 8001ae6:	f000 fecf 	bl	8002888 <HAL_GetTick>
 8001aea:	4603      	mov	r3, r0
 8001aec:	4a3a      	ldr	r2, [pc, #232]	@ (8001bd8 <main+0x7c8>)
 8001aee:	6013      	str	r3, [r2, #0]

			if (step_state2 == 0) {
 8001af0:	4b3b      	ldr	r3, [pc, #236]	@ (8001be0 <main+0x7d0>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d10e      	bne.n	8001b16 <main+0x706>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // Step HIGH
 8001af8:	2201      	movs	r2, #1
 8001afa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001afe:	4833      	ldr	r0, [pc, #204]	@ (8001bcc <main+0x7bc>)
 8001b00:	f001 fd76 	bl	80035f0 <HAL_GPIO_WritePin>
				step_state2 = 1;
 8001b04:	4b36      	ldr	r3, [pc, #216]	@ (8001be0 <main+0x7d0>)
 8001b06:	2201      	movs	r2, #1
 8001b08:	601a      	str	r2, [r3, #0]
				current_steps2++;
 8001b0a:	4b36      	ldr	r3, [pc, #216]	@ (8001be4 <main+0x7d4>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	4a34      	ldr	r2, [pc, #208]	@ (8001be4 <main+0x7d4>)
 8001b12:	6013      	str	r3, [r2, #0]
 8001b14:	e008      	b.n	8001b28 <main+0x718>
			} else {
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // Step LOW
 8001b16:	2200      	movs	r2, #0
 8001b18:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b1c:	482b      	ldr	r0, [pc, #172]	@ (8001bcc <main+0x7bc>)
 8001b1e:	f001 fd67 	bl	80035f0 <HAL_GPIO_WritePin>
				step_state2 = 0;
 8001b22:	4b2f      	ldr	r3, [pc, #188]	@ (8001be0 <main+0x7d0>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
		//			current_steps1 = 0;
		//			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
		//		}

		/* shooting */
		calulateProjectileEquation();
 8001b28:	f7ff fbd2 	bl	80012d0 <calulateProjectileEquation>
		printf("rpm = %.2f \r\n",rpm);
 8001b2c:	4b2e      	ldr	r3, [pc, #184]	@ (8001be8 <main+0x7d8>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fd29 	bl	8000588 <__aeabi_f2d>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	482c      	ldr	r0, [pc, #176]	@ (8001bec <main+0x7dc>)
 8001b3c:	f005 fc88 	bl	8007450 <iprintf>
		if (tri == 1 && !prev_tri) {
 8001b40:	4b2b      	ldr	r3, [pc, #172]	@ (8001bf0 <main+0x7e0>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d106      	bne.n	8001b56 <main+0x746>
 8001b48:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf4 <main+0x7e4>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d102      	bne.n	8001b56 <main+0x746>
			ebike_running = 1;
 8001b50:	4b29      	ldr	r3, [pc, #164]	@ (8001bf8 <main+0x7e8>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	601a      	str	r2, [r3, #0]
		}
		if (cro == 1 && !prev_cro) {
 8001b56:	4b29      	ldr	r3, [pc, #164]	@ (8001bfc <main+0x7ec>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d106      	bne.n	8001b6c <main+0x75c>
 8001b5e:	4b28      	ldr	r3, [pc, #160]	@ (8001c00 <main+0x7f0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d102      	bne.n	8001b6c <main+0x75c>
			ebike_running = 0;
 8001b66:	4b24      	ldr	r3, [pc, #144]	@ (8001bf8 <main+0x7e8>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
		}
		prev_tri = tri;
 8001b6c:	4b20      	ldr	r3, [pc, #128]	@ (8001bf0 <main+0x7e0>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a20      	ldr	r2, [pc, #128]	@ (8001bf4 <main+0x7e4>)
 8001b72:	6013      	str	r3, [r2, #0]
		prev_cro = cro;
 8001b74:	4b21      	ldr	r3, [pc, #132]	@ (8001bfc <main+0x7ec>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a21      	ldr	r2, [pc, #132]	@ (8001c00 <main+0x7f0>)
 8001b7a:	6013      	str	r3, [r2, #0]
//			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
//		} else {
//			TIM1->CCR2 = 0;
//			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
//		}
		if (ebike_running) {
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf8 <main+0x7e8>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d01b      	beq.n	8001bbc <main+0x7ac>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8001b84:	2201      	movs	r2, #1
 8001b86:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001b8a:	481e      	ldr	r0, [pc, #120]	@ (8001c04 <main+0x7f4>)
 8001b8c:	f001 fd30 	bl	80035f0 <HAL_GPIO_WritePin>
			TIM1->CCR2 = (rpm * 999) / 3500;  //rpm 2000 test
 8001b90:	4b15      	ldr	r3, [pc, #84]	@ (8001be8 <main+0x7d8>)
 8001b92:	edd3 7a00 	vldr	s15, [r3]
 8001b96:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001c08 <main+0x7f8>
 8001b9a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b9e:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8001c0c <main+0x7fc>
 8001ba2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c10 <main+0x800>)
 8001ba8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bac:	ee17 2a90 	vmov	r2, s15
 8001bb0:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001bb2:	2104      	movs	r1, #4
 8001bb4:	4817      	ldr	r0, [pc, #92]	@ (8001c14 <main+0x804>)
 8001bb6:	f002 fbc5 	bl	8004344 <HAL_TIM_PWM_Start>
 8001bba:	e447      	b.n	800144c <main+0x3c>
		} else {
			TIM1->CCR2 = 0;
 8001bbc:	4b14      	ldr	r3, [pc, #80]	@ (8001c10 <main+0x800>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001bc2:	2104      	movs	r1, #4
 8001bc4:	4813      	ldr	r0, [pc, #76]	@ (8001c14 <main+0x804>)
 8001bc6:	f002 fbbd 	bl	8004344 <HAL_TIM_PWM_Start>
	while (1) {
 8001bca:	e43f      	b.n	800144c <main+0x3c>
 8001bcc:	40020400 	.word	0x40020400
 8001bd0:	20000468 	.word	0x20000468
 8001bd4:	20000478 	.word	0x20000478
 8001bd8:	20000460 	.word	0x20000460
 8001bdc:	20000010 	.word	0x20000010
 8001be0:	2000046c 	.word	0x2000046c
 8001be4:	200004ac 	.word	0x200004ac
 8001be8:	200004d8 	.word	0x200004d8
 8001bec:	0800d020 	.word	0x0800d020
 8001bf0:	20000400 	.word	0x20000400
 8001bf4:	20000484 	.word	0x20000484
 8001bf8:	2000047c 	.word	0x2000047c
 8001bfc:	200003f8 	.word	0x200003f8
 8001c00:	20000488 	.word	0x20000488
 8001c04:	40020000 	.word	0x40020000
 8001c08:	4479c000 	.word	0x4479c000
 8001c0c:	455ac000 	.word	0x455ac000
 8001c10:	40010000 	.word	0x40010000
 8001c14:	2000021c 	.word	0x2000021c

08001c18 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b094      	sub	sp, #80	@ 0x50
 8001c1c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001c1e:	f107 031c 	add.w	r3, r7, #28
 8001c22:	2234      	movs	r2, #52	@ 0x34
 8001c24:	2100      	movs	r1, #0
 8001c26:	4618      	mov	r0, r3
 8001c28:	f005 fc87 	bl	800753a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001c2c:	f107 0308 	add.w	r3, r7, #8
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	607b      	str	r3, [r7, #4]
 8001c40:	4b2a      	ldr	r3, [pc, #168]	@ (8001cec <SystemClock_Config+0xd4>)
 8001c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c44:	4a29      	ldr	r2, [pc, #164]	@ (8001cec <SystemClock_Config+0xd4>)
 8001c46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c4c:	4b27      	ldr	r3, [pc, #156]	@ (8001cec <SystemClock_Config+0xd4>)
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c54:	607b      	str	r3, [r7, #4]
 8001c56:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001c58:	2300      	movs	r3, #0
 8001c5a:	603b      	str	r3, [r7, #0]
 8001c5c:	4b24      	ldr	r3, [pc, #144]	@ (8001cf0 <SystemClock_Config+0xd8>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001c64:	4a22      	ldr	r2, [pc, #136]	@ (8001cf0 <SystemClock_Config+0xd8>)
 8001c66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c6a:	6013      	str	r3, [r2, #0]
 8001c6c:	4b20      	ldr	r3, [pc, #128]	@ (8001cf0 <SystemClock_Config+0xd8>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c74:	603b      	str	r3, [r7, #0]
 8001c76:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c80:	2310      	movs	r3, #16
 8001c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c84:	2302      	movs	r3, #2
 8001c86:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001c8c:	2310      	movs	r3, #16
 8001c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001c90:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001c94:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001c96:	2304      	movs	r3, #4
 8001c98:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001ca2:	f107 031c 	add.w	r3, r7, #28
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f002 f806 	bl	8003cb8 <HAL_RCC_OscConfig>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <SystemClock_Config+0x9e>
		Error_Handler();
 8001cb2:	f000 fa93 	bl	80021dc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001cb6:	230f      	movs	r3, #15
 8001cb8:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cba:	2302      	movs	r3, #2
 8001cbc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cc6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001ccc:	f107 0308 	add.w	r3, r7, #8
 8001cd0:	2102      	movs	r1, #2
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f001 fca6 	bl	8003624 <HAL_RCC_ClockConfig>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <SystemClock_Config+0xca>
		Error_Handler();
 8001cde:	f000 fa7d 	bl	80021dc <Error_Handler>
	}
}
 8001ce2:	bf00      	nop
 8001ce4:	3750      	adds	r7, #80	@ 0x50
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40007000 	.word	0x40007000

08001cf4 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b096      	sub	sp, #88	@ 0x58
 8001cf8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001cfa:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d08:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001d12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
 8001d1e:	60da      	str	r2, [r3, #12]
 8001d20:	611a      	str	r2, [r3, #16]
 8001d22:	615a      	str	r2, [r3, #20]
 8001d24:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	2220      	movs	r2, #32
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f005 fc04 	bl	800753a <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001d32:	4b44      	ldr	r3, [pc, #272]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001d34:	4a44      	ldr	r2, [pc, #272]	@ (8001e48 <MX_TIM1_Init+0x154>)
 8001d36:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 179;
 8001d38:	4b42      	ldr	r3, [pc, #264]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001d3a:	22b3      	movs	r2, #179	@ 0xb3
 8001d3c:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3e:	4b41      	ldr	r3, [pc, #260]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 999;
 8001d44:	4b3f      	ldr	r3, [pc, #252]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001d46:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d4a:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d4c:	4b3d      	ldr	r3, [pc, #244]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001d52:	4b3c      	ldr	r3, [pc, #240]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d58:	4b3a      	ldr	r3, [pc, #232]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001d5e:	4839      	ldr	r0, [pc, #228]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001d60:	f002 fa48 	bl	80041f4 <HAL_TIM_Base_Init>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_TIM1_Init+0x7a>
		Error_Handler();
 8001d6a:	f000 fa37 	bl	80021dc <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d72:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001d74:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4832      	ldr	r0, [pc, #200]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001d7c:	f002 fda0 	bl	80048c0 <HAL_TIM_ConfigClockSource>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_TIM1_Init+0x96>
		Error_Handler();
 8001d86:	f000 fa29 	bl	80021dc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001d8a:	482e      	ldr	r0, [pc, #184]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001d8c:	f002 fa81 	bl	8004292 <HAL_TIM_PWM_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM1_Init+0xa6>
		Error_Handler();
 8001d96:	f000 fa21 	bl	80021dc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	643b      	str	r3, [r7, #64]	@ 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001da2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001da6:	4619      	mov	r1, r3
 8001da8:	4826      	ldr	r0, [pc, #152]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001daa:	f003 f96d 	bl	8005088 <HAL_TIMEx_MasterConfigSynchronization>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM1_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 8001db4:	f000 fa12 	bl	80021dc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db8:	2360      	movs	r3, #96	@ 0x60
 8001dba:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigOC.Pulse = 0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8001dd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dd8:	2200      	movs	r2, #0
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4819      	ldr	r0, [pc, #100]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001dde:	f002 fcad 	bl	800473c <HAL_TIM_PWM_ConfigChannel>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM1_Init+0xf8>
			!= HAL_OK) {
		Error_Handler();
 8001de8:	f000 f9f8 	bl	80021dc <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2)
 8001dec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df0:	2204      	movs	r2, #4
 8001df2:	4619      	mov	r1, r3
 8001df4:	4813      	ldr	r0, [pc, #76]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001df6:	f002 fca1 	bl	800473c <HAL_TIM_PWM_ConfigChannel>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_TIM1_Init+0x110>
			!= HAL_OK) {
		Error_Handler();
 8001e00:	f000 f9ec 	bl	80021dc <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e04:	2300      	movs	r3, #0
 8001e06:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e1c:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001e22:	1d3b      	adds	r3, r7, #4
 8001e24:	4619      	mov	r1, r3
 8001e26:	4807      	ldr	r0, [pc, #28]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001e28:	f003 f9aa 	bl	8005180 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_TIM1_Init+0x142>
			!= HAL_OK) {
		Error_Handler();
 8001e32:	f000 f9d3 	bl	80021dc <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8001e36:	4803      	ldr	r0, [pc, #12]	@ (8001e44 <MX_TIM1_Init+0x150>)
 8001e38:	f000 fa7c 	bl	8002334 <HAL_TIM_MspPostInit>

}
 8001e3c:	bf00      	nop
 8001e3e:	3758      	adds	r7, #88	@ 0x58
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	2000021c 	.word	0x2000021c
 8001e48:	40010000 	.word	0x40010000

08001e4c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b08c      	sub	sp, #48	@ 0x30
 8001e50:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001e52:	f107 030c 	add.w	r3, r7, #12
 8001e56:	2224      	movs	r2, #36	@ 0x24
 8001e58:	2100      	movs	r1, #0
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f005 fb6d 	bl	800753a <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001e60:	1d3b      	adds	r3, r7, #4
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001e68:	4b21      	ldr	r3, [pc, #132]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e6a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e6e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8001e70:	4b1f      	ldr	r3, [pc, #124]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e76:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8001e7c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e82:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e84:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e8a:	4b19      	ldr	r3, [pc, #100]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001e90:	2301      	movs	r3, #1
 8001e92:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e94:	2300      	movs	r3, #0
 8001e96:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001eac:	2300      	movs	r3, #0
 8001eae:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 8001eb4:	f107 030c 	add.w	r3, r7, #12
 8001eb8:	4619      	mov	r1, r3
 8001eba:	480d      	ldr	r0, [pc, #52]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001ebc:	f002 fb0a 	bl	80044d4 <HAL_TIM_Encoder_Init>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_TIM2_Init+0x7e>
		Error_Handler();
 8001ec6:	f000 f989 	bl	80021dc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001ed2:	1d3b      	adds	r3, r7, #4
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4806      	ldr	r0, [pc, #24]	@ (8001ef0 <MX_TIM2_Init+0xa4>)
 8001ed8:	f003 f8d6 	bl	8005088 <HAL_TIMEx_MasterConfigSynchronization>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_TIM2_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 8001ee2:	f000 f97b 	bl	80021dc <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001ee6:	bf00      	nop
 8001ee8:	3730      	adds	r7, #48	@ 0x30
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000264 	.word	0x20000264

08001ef4 <MX_TIM13_Init>:
/**
 * @brief TIM13 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM13_Init(void) {
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b088      	sub	sp, #32
 8001ef8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM13_Init 0 */

	/* USER CODE END TIM13_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001efa:	1d3b      	adds	r3, r7, #4
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
 8001f00:	605a      	str	r2, [r3, #4]
 8001f02:	609a      	str	r2, [r3, #8]
 8001f04:	60da      	str	r2, [r3, #12]
 8001f06:	611a      	str	r2, [r3, #16]
 8001f08:	615a      	str	r2, [r3, #20]
 8001f0a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM13_Init 1 */

	/* USER CODE END TIM13_Init 1 */
	htim13.Instance = TIM13;
 8001f0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001f88 <MX_TIM13_Init+0x94>)
 8001f0e:	4a1f      	ldr	r2, [pc, #124]	@ (8001f8c <MX_TIM13_Init+0x98>)
 8001f10:	601a      	str	r2, [r3, #0]
	htim13.Init.Prescaler = 179;
 8001f12:	4b1d      	ldr	r3, [pc, #116]	@ (8001f88 <MX_TIM13_Init+0x94>)
 8001f14:	22b3      	movs	r2, #179	@ 0xb3
 8001f16:	605a      	str	r2, [r3, #4]
	htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f18:	4b1b      	ldr	r3, [pc, #108]	@ (8001f88 <MX_TIM13_Init+0x94>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	609a      	str	r2, [r3, #8]
	htim13.Init.Period = 999;
 8001f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <MX_TIM13_Init+0x94>)
 8001f20:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f24:	60da      	str	r2, [r3, #12]
	htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f26:	4b18      	ldr	r3, [pc, #96]	@ (8001f88 <MX_TIM13_Init+0x94>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	611a      	str	r2, [r3, #16]
	htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f2c:	4b16      	ldr	r3, [pc, #88]	@ (8001f88 <MX_TIM13_Init+0x94>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim13) != HAL_OK) {
 8001f32:	4815      	ldr	r0, [pc, #84]	@ (8001f88 <MX_TIM13_Init+0x94>)
 8001f34:	f002 f95e 	bl	80041f4 <HAL_TIM_Base_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_TIM13_Init+0x4e>
		Error_Handler();
 8001f3e:	f000 f94d 	bl	80021dc <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim13) != HAL_OK) {
 8001f42:	4811      	ldr	r0, [pc, #68]	@ (8001f88 <MX_TIM13_Init+0x94>)
 8001f44:	f002 f9a5 	bl	8004292 <HAL_TIM_PWM_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_TIM13_Init+0x5e>
		Error_Handler();
 8001f4e:	f000 f945 	bl	80021dc <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f52:	2360      	movs	r3, #96	@ 0x60
 8001f54:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1)
 8001f62:	1d3b      	adds	r3, r7, #4
 8001f64:	2200      	movs	r2, #0
 8001f66:	4619      	mov	r1, r3
 8001f68:	4807      	ldr	r0, [pc, #28]	@ (8001f88 <MX_TIM13_Init+0x94>)
 8001f6a:	f002 fbe7 	bl	800473c <HAL_TIM_PWM_ConfigChannel>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_TIM13_Init+0x84>
			!= HAL_OK) {
		Error_Handler();
 8001f74:	f000 f932 	bl	80021dc <Error_Handler>
	}
	/* USER CODE BEGIN TIM13_Init 2 */

	/* USER CODE END TIM13_Init 2 */
	HAL_TIM_MspPostInit(&htim13);
 8001f78:	4803      	ldr	r0, [pc, #12]	@ (8001f88 <MX_TIM13_Init+0x94>)
 8001f7a:	f000 f9db 	bl	8002334 <HAL_TIM_MspPostInit>

}
 8001f7e:	bf00      	nop
 8001f80:	3720      	adds	r7, #32
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	200002ac 	.word	0x200002ac
 8001f8c:	40001c00 	.word	0x40001c00

08001f90 <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 8001f94:	4b11      	ldr	r3, [pc, #68]	@ (8001fdc <MX_UART4_Init+0x4c>)
 8001f96:	4a12      	ldr	r2, [pc, #72]	@ (8001fe0 <MX_UART4_Init+0x50>)
 8001f98:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 8001f9a:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <MX_UART4_Init+0x4c>)
 8001f9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fa0:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001fa2:	4b0e      	ldr	r3, [pc, #56]	@ (8001fdc <MX_UART4_Init+0x4c>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8001fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8001fdc <MX_UART4_Init+0x4c>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8001fae:	4b0b      	ldr	r3, [pc, #44]	@ (8001fdc <MX_UART4_Init+0x4c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 8001fb4:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <MX_UART4_Init+0x4c>)
 8001fb6:	220c      	movs	r2, #12
 8001fb8:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fba:	4b08      	ldr	r3, [pc, #32]	@ (8001fdc <MX_UART4_Init+0x4c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc0:	4b06      	ldr	r3, [pc, #24]	@ (8001fdc <MX_UART4_Init+0x4c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8001fc6:	4805      	ldr	r0, [pc, #20]	@ (8001fdc <MX_UART4_Init+0x4c>)
 8001fc8:	f003 f92c 	bl	8005224 <HAL_UART_Init>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_UART4_Init+0x46>
		Error_Handler();
 8001fd2:	f000 f903 	bl	80021dc <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	200002f4 	.word	0x200002f4
 8001fe0:	40004c00 	.word	0x40004c00

08001fe4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001fe8:	4b11      	ldr	r3, [pc, #68]	@ (8002030 <MX_USART2_UART_Init+0x4c>)
 8001fea:	4a12      	ldr	r2, [pc, #72]	@ (8002034 <MX_USART2_UART_Init+0x50>)
 8001fec:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001fee:	4b10      	ldr	r3, [pc, #64]	@ (8002030 <MX_USART2_UART_Init+0x4c>)
 8001ff0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ff4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	@ (8002030 <MX_USART2_UART_Init+0x4c>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8002030 <MX_USART2_UART_Init+0x4c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002002:	4b0b      	ldr	r3, [pc, #44]	@ (8002030 <MX_USART2_UART_Init+0x4c>)
 8002004:	2200      	movs	r2, #0
 8002006:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002008:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <MX_USART2_UART_Init+0x4c>)
 800200a:	220c      	movs	r2, #12
 800200c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800200e:	4b08      	ldr	r3, [pc, #32]	@ (8002030 <MX_USART2_UART_Init+0x4c>)
 8002010:	2200      	movs	r2, #0
 8002012:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002014:	4b06      	ldr	r3, [pc, #24]	@ (8002030 <MX_USART2_UART_Init+0x4c>)
 8002016:	2200      	movs	r2, #0
 8002018:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800201a:	4805      	ldr	r0, [pc, #20]	@ (8002030 <MX_USART2_UART_Init+0x4c>)
 800201c:	f003 f902 	bl	8005224 <HAL_UART_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8002026:	f000 f8d9 	bl	80021dc <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	2000033c 	.word	0x2000033c
 8002034:	40004400 	.word	0x40004400

08002038 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800203e:	2300      	movs	r3, #0
 8002040:	607b      	str	r3, [r7, #4]
 8002042:	4b0c      	ldr	r3, [pc, #48]	@ (8002074 <MX_DMA_Init+0x3c>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	4a0b      	ldr	r2, [pc, #44]	@ (8002074 <MX_DMA_Init+0x3c>)
 8002048:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800204c:	6313      	str	r3, [r2, #48]	@ 0x30
 800204e:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <MX_DMA_Init+0x3c>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002056:	607b      	str	r3, [r7, #4]
 8002058:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800205a:	2200      	movs	r2, #0
 800205c:	2100      	movs	r1, #0
 800205e:	200d      	movs	r0, #13
 8002060:	f000 fcf9 	bl	8002a56 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002064:	200d      	movs	r0, #13
 8002066:	f000 fd12 	bl	8002a8e <HAL_NVIC_EnableIRQ>

}
 800206a:	bf00      	nop
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	40023800 	.word	0x40023800

08002078 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002078:	b580      	push	{r7, lr}
 800207a:	b08a      	sub	sp, #40	@ 0x28
 800207c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800207e:	f107 0314 	add.w	r3, r7, #20
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
 8002086:	605a      	str	r2, [r3, #4]
 8002088:	609a      	str	r2, [r3, #8]
 800208a:	60da      	str	r2, [r3, #12]
 800208c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
 8002092:	4b43      	ldr	r3, [pc, #268]	@ (80021a0 <MX_GPIO_Init+0x128>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	4a42      	ldr	r2, [pc, #264]	@ (80021a0 <MX_GPIO_Init+0x128>)
 8002098:	f043 0304 	orr.w	r3, r3, #4
 800209c:	6313      	str	r3, [r2, #48]	@ 0x30
 800209e:	4b40      	ldr	r3, [pc, #256]	@ (80021a0 <MX_GPIO_Init+0x128>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	f003 0304 	and.w	r3, r3, #4
 80020a6:	613b      	str	r3, [r7, #16]
 80020a8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b3c      	ldr	r3, [pc, #240]	@ (80021a0 <MX_GPIO_Init+0x128>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	4a3b      	ldr	r2, [pc, #236]	@ (80021a0 <MX_GPIO_Init+0x128>)
 80020b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ba:	4b39      	ldr	r3, [pc, #228]	@ (80021a0 <MX_GPIO_Init+0x128>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	4b35      	ldr	r3, [pc, #212]	@ (80021a0 <MX_GPIO_Init+0x128>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ce:	4a34      	ldr	r2, [pc, #208]	@ (80021a0 <MX_GPIO_Init+0x128>)
 80020d0:	f043 0301 	orr.w	r3, r3, #1
 80020d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d6:	4b32      	ldr	r3, [pc, #200]	@ (80021a0 <MX_GPIO_Init+0x128>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	60bb      	str	r3, [r7, #8]
 80020e0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	607b      	str	r3, [r7, #4]
 80020e6:	4b2e      	ldr	r3, [pc, #184]	@ (80021a0 <MX_GPIO_Init+0x128>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	4a2d      	ldr	r2, [pc, #180]	@ (80021a0 <MX_GPIO_Init+0x128>)
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f2:	4b2b      	ldr	r3, [pc, #172]	@ (80021a0 <MX_GPIO_Init+0x128>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	607b      	str	r3, [r7, #4]
 80020fc:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 80020fe:	2200      	movs	r2, #0
 8002100:	f44f 713a 	mov.w	r1, #744	@ 0x2e8
 8002104:	4827      	ldr	r0, [pc, #156]	@ (80021a4 <MX_GPIO_Init+0x12c>)
 8002106:	f001 fa73 	bl	80035f0 <HAL_GPIO_WritePin>
			GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin | GPIO_PIN_11, GPIO_PIN_RESET);
 800210a:	2200      	movs	r2, #0
 800210c:	f44f 6102 	mov.w	r1, #2080	@ 0x820
 8002110:	4825      	ldr	r0, [pc, #148]	@ (80021a8 <MX_GPIO_Init+0x130>)
 8002112:	f001 fa6d 	bl	80035f0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15,
 8002116:	2200      	movs	r2, #0
 8002118:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800211c:	4823      	ldr	r0, [pc, #140]	@ (80021ac <MX_GPIO_Init+0x134>)
 800211e:	f001 fa67 	bl	80035f0 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8002122:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002126:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002128:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800212c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212e:	2300      	movs	r3, #0
 8002130:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002132:	f107 0314 	add.w	r3, r7, #20
 8002136:	4619      	mov	r1, r3
 8002138:	481a      	ldr	r0, [pc, #104]	@ (80021a4 <MX_GPIO_Init+0x12c>)
 800213a:	f001 f8c5 	bl	80032c8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC3 PC5 PC6 PC7
	 PC9 */
	GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
 800213e:	f44f 733a 	mov.w	r3, #744	@ 0x2e8
 8002142:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002144:	2301      	movs	r3, #1
 8002146:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002148:	2300      	movs	r3, #0
 800214a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214c:	2300      	movs	r3, #0
 800214e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	4619      	mov	r1, r3
 8002156:	4813      	ldr	r0, [pc, #76]	@ (80021a4 <MX_GPIO_Init+0x12c>)
 8002158:	f001 f8b6 	bl	80032c8 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD2_Pin PA11 */
	GPIO_InitStruct.Pin = LD2_Pin | GPIO_PIN_11;
 800215c:	f44f 6302 	mov.w	r3, #2080	@ 0x820
 8002160:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002162:	2301      	movs	r3, #1
 8002164:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002166:	2300      	movs	r3, #0
 8002168:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216a:	2300      	movs	r3, #0
 800216c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800216e:	f107 0314 	add.w	r3, r7, #20
 8002172:	4619      	mov	r1, r3
 8002174:	480c      	ldr	r0, [pc, #48]	@ (80021a8 <MX_GPIO_Init+0x130>)
 8002176:	f001 f8a7 	bl	80032c8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB13 PB14 PB15 */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 800217a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800217e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002180:	2301      	movs	r3, #1
 8002182:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002188:	2300      	movs	r3, #0
 800218a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	4619      	mov	r1, r3
 8002192:	4806      	ldr	r0, [pc, #24]	@ (80021ac <MX_GPIO_Init+0x134>)
 8002194:	f001 f898 	bl	80032c8 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8002198:	bf00      	nop
 800219a:	3728      	adds	r7, #40	@ 0x28
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40023800 	.word	0x40023800
 80021a4:	40020800 	.word	0x40020800
 80021a8:	40020000 	.word	0x40020000
 80021ac:	40020400 	.word	0x40020400

080021b0 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	b29a      	uxth	r2, r3
 80021c0:	f04f 33ff 	mov.w	r3, #4294967295
 80021c4:	68b9      	ldr	r1, [r7, #8]
 80021c6:	4804      	ldr	r0, [pc, #16]	@ (80021d8 <_write+0x28>)
 80021c8:	f003 f87c 	bl	80052c4 <HAL_UART_Transmit>
	return len;
 80021cc:	687b      	ldr	r3, [r7, #4]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	2000033c 	.word	0x2000033c

080021dc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021e0:	b672      	cpsid	i
}
 80021e2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80021e4:	bf00      	nop
 80021e6:	e7fd      	b.n	80021e4 <Error_Handler+0x8>

080021e8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	607b      	str	r3, [r7, #4]
 80021f2:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <HAL_MspInit+0x4c>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f6:	4a0f      	ldr	r2, [pc, #60]	@ (8002234 <HAL_MspInit+0x4c>)
 80021f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002234 <HAL_MspInit+0x4c>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002206:	607b      	str	r3, [r7, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800220a:	2300      	movs	r3, #0
 800220c:	603b      	str	r3, [r7, #0]
 800220e:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <HAL_MspInit+0x4c>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	4a08      	ldr	r2, [pc, #32]	@ (8002234 <HAL_MspInit+0x4c>)
 8002214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002218:	6413      	str	r3, [r2, #64]	@ 0x40
 800221a:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <HAL_MspInit+0x4c>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002226:	2007      	movs	r0, #7
 8002228:	f000 fc0a 	bl	8002a40 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40023800 	.word	0x40023800

08002238 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a15      	ldr	r2, [pc, #84]	@ (800229c <HAL_TIM_Base_MspInit+0x64>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d10e      	bne.n	8002268 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	60fb      	str	r3, [r7, #12]
 800224e:	4b14      	ldr	r3, [pc, #80]	@ (80022a0 <HAL_TIM_Base_MspInit+0x68>)
 8002250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002252:	4a13      	ldr	r2, [pc, #76]	@ (80022a0 <HAL_TIM_Base_MspInit+0x68>)
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	6453      	str	r3, [r2, #68]	@ 0x44
 800225a:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <HAL_TIM_Base_MspInit+0x68>)
 800225c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8002266:	e012      	b.n	800228e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM13)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a0d      	ldr	r2, [pc, #52]	@ (80022a4 <HAL_TIM_Base_MspInit+0x6c>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d10d      	bne.n	800228e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002272:	2300      	movs	r3, #0
 8002274:	60bb      	str	r3, [r7, #8]
 8002276:	4b0a      	ldr	r3, [pc, #40]	@ (80022a0 <HAL_TIM_Base_MspInit+0x68>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227a:	4a09      	ldr	r2, [pc, #36]	@ (80022a0 <HAL_TIM_Base_MspInit+0x68>)
 800227c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002280:	6413      	str	r3, [r2, #64]	@ 0x40
 8002282:	4b07      	ldr	r3, [pc, #28]	@ (80022a0 <HAL_TIM_Base_MspInit+0x68>)
 8002284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800228a:	60bb      	str	r3, [r7, #8]
 800228c:	68bb      	ldr	r3, [r7, #8]
}
 800228e:	bf00      	nop
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40010000 	.word	0x40010000
 80022a0:	40023800 	.word	0x40023800
 80022a4:	40001c00 	.word	0x40001c00

080022a8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08a      	sub	sp, #40	@ 0x28
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b0:	f107 0314 	add.w	r3, r7, #20
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	605a      	str	r2, [r3, #4]
 80022ba:	609a      	str	r2, [r3, #8]
 80022bc:	60da      	str	r2, [r3, #12]
 80022be:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022c8:	d12b      	bne.n	8002322 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	4b17      	ldr	r3, [pc, #92]	@ (800232c <HAL_TIM_Encoder_MspInit+0x84>)
 80022d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d2:	4a16      	ldr	r2, [pc, #88]	@ (800232c <HAL_TIM_Encoder_MspInit+0x84>)
 80022d4:	f043 0301 	orr.w	r3, r3, #1
 80022d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022da:	4b14      	ldr	r3, [pc, #80]	@ (800232c <HAL_TIM_Encoder_MspInit+0x84>)
 80022dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	4b10      	ldr	r3, [pc, #64]	@ (800232c <HAL_TIM_Encoder_MspInit+0x84>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	4a0f      	ldr	r2, [pc, #60]	@ (800232c <HAL_TIM_Encoder_MspInit+0x84>)
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f6:	4b0d      	ldr	r3, [pc, #52]	@ (800232c <HAL_TIM_Encoder_MspInit+0x84>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002302:	2303      	movs	r3, #3
 8002304:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002306:	2302      	movs	r3, #2
 8002308:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800230a:	2301      	movs	r3, #1
 800230c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230e:	2300      	movs	r3, #0
 8002310:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002312:	2301      	movs	r3, #1
 8002314:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002316:	f107 0314 	add.w	r3, r7, #20
 800231a:	4619      	mov	r1, r3
 800231c:	4804      	ldr	r0, [pc, #16]	@ (8002330 <HAL_TIM_Encoder_MspInit+0x88>)
 800231e:	f000 ffd3 	bl	80032c8 <HAL_GPIO_Init>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002322:	bf00      	nop
 8002324:	3728      	adds	r7, #40	@ 0x28
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	40023800 	.word	0x40023800
 8002330:	40020000 	.word	0x40020000

08002334 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b08a      	sub	sp, #40	@ 0x28
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800233c:	f107 0314 	add.w	r3, r7, #20
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	605a      	str	r2, [r3, #4]
 8002346:	609a      	str	r2, [r3, #8]
 8002348:	60da      	str	r2, [r3, #12]
 800234a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a24      	ldr	r2, [pc, #144]	@ (80023e4 <HAL_TIM_MspPostInit+0xb0>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d11f      	bne.n	8002396 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	613b      	str	r3, [r7, #16]
 800235a:	4b23      	ldr	r3, [pc, #140]	@ (80023e8 <HAL_TIM_MspPostInit+0xb4>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a22      	ldr	r2, [pc, #136]	@ (80023e8 <HAL_TIM_MspPostInit+0xb4>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b20      	ldr	r3, [pc, #128]	@ (80023e8 <HAL_TIM_MspPostInit+0xb4>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	613b      	str	r3, [r7, #16]
 8002370:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002372:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002378:	2302      	movs	r3, #2
 800237a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002380:	2300      	movs	r3, #0
 8002382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002384:	2301      	movs	r3, #1
 8002386:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002388:	f107 0314 	add.w	r3, r7, #20
 800238c:	4619      	mov	r1, r3
 800238e:	4817      	ldr	r0, [pc, #92]	@ (80023ec <HAL_TIM_MspPostInit+0xb8>)
 8002390:	f000 ff9a 	bl	80032c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8002394:	e022      	b.n	80023dc <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM13)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a15      	ldr	r2, [pc, #84]	@ (80023f0 <HAL_TIM_MspPostInit+0xbc>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d11d      	bne.n	80023dc <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a0:	2300      	movs	r3, #0
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	4b10      	ldr	r3, [pc, #64]	@ (80023e8 <HAL_TIM_MspPostInit+0xb4>)
 80023a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a8:	4a0f      	ldr	r2, [pc, #60]	@ (80023e8 <HAL_TIM_MspPostInit+0xb4>)
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b0:	4b0d      	ldr	r3, [pc, #52]	@ (80023e8 <HAL_TIM_MspPostInit+0xb4>)
 80023b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b4:	f003 0301 	and.w	r3, r3, #1
 80023b8:	60fb      	str	r3, [r7, #12]
 80023ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023bc:	2340      	movs	r3, #64	@ 0x40
 80023be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c0:	2302      	movs	r3, #2
 80023c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c8:	2300      	movs	r3, #0
 80023ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80023cc:	2309      	movs	r3, #9
 80023ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d0:	f107 0314 	add.w	r3, r7, #20
 80023d4:	4619      	mov	r1, r3
 80023d6:	4805      	ldr	r0, [pc, #20]	@ (80023ec <HAL_TIM_MspPostInit+0xb8>)
 80023d8:	f000 ff76 	bl	80032c8 <HAL_GPIO_Init>
}
 80023dc:	bf00      	nop
 80023de:	3728      	adds	r7, #40	@ 0x28
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40010000 	.word	0x40010000
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40020000 	.word	0x40020000
 80023f0:	40001c00 	.word	0x40001c00

080023f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08c      	sub	sp, #48	@ 0x30
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 031c 	add.w	r3, r7, #28
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a4e      	ldr	r2, [pc, #312]	@ (800254c <HAL_UART_MspInit+0x158>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d164      	bne.n	80024e0 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	61bb      	str	r3, [r7, #24]
 800241a:	4b4d      	ldr	r3, [pc, #308]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 800241c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241e:	4a4c      	ldr	r2, [pc, #304]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 8002420:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002424:	6413      	str	r3, [r2, #64]	@ 0x40
 8002426:	4b4a      	ldr	r3, [pc, #296]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 8002428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800242e:	61bb      	str	r3, [r7, #24]
 8002430:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
 8002436:	4b46      	ldr	r3, [pc, #280]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	4a45      	ldr	r2, [pc, #276]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 800243c:	f043 0304 	orr.w	r3, r3, #4
 8002440:	6313      	str	r3, [r2, #48]	@ 0x30
 8002442:	4b43      	ldr	r3, [pc, #268]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	f003 0304 	and.w	r3, r3, #4
 800244a:	617b      	str	r3, [r7, #20]
 800244c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800244e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002452:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002454:	2302      	movs	r3, #2
 8002456:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800245c:	2303      	movs	r3, #3
 800245e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002460:	2308      	movs	r3, #8
 8002462:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002464:	f107 031c 	add.w	r3, r7, #28
 8002468:	4619      	mov	r1, r3
 800246a:	483a      	ldr	r0, [pc, #232]	@ (8002554 <HAL_UART_MspInit+0x160>)
 800246c:	f000 ff2c 	bl	80032c8 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002470:	4b39      	ldr	r3, [pc, #228]	@ (8002558 <HAL_UART_MspInit+0x164>)
 8002472:	4a3a      	ldr	r2, [pc, #232]	@ (800255c <HAL_UART_MspInit+0x168>)
 8002474:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002476:	4b38      	ldr	r3, [pc, #224]	@ (8002558 <HAL_UART_MspInit+0x164>)
 8002478:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800247c:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800247e:	4b36      	ldr	r3, [pc, #216]	@ (8002558 <HAL_UART_MspInit+0x164>)
 8002480:	2200      	movs	r2, #0
 8002482:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002484:	4b34      	ldr	r3, [pc, #208]	@ (8002558 <HAL_UART_MspInit+0x164>)
 8002486:	2200      	movs	r2, #0
 8002488:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800248a:	4b33      	ldr	r3, [pc, #204]	@ (8002558 <HAL_UART_MspInit+0x164>)
 800248c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002490:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002492:	4b31      	ldr	r3, [pc, #196]	@ (8002558 <HAL_UART_MspInit+0x164>)
 8002494:	2200      	movs	r2, #0
 8002496:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002498:	4b2f      	ldr	r3, [pc, #188]	@ (8002558 <HAL_UART_MspInit+0x164>)
 800249a:	2200      	movs	r2, #0
 800249c:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800249e:	4b2e      	ldr	r3, [pc, #184]	@ (8002558 <HAL_UART_MspInit+0x164>)
 80024a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024a4:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002558 <HAL_UART_MspInit+0x164>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002558 <HAL_UART_MspInit+0x164>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 80024b2:	4829      	ldr	r0, [pc, #164]	@ (8002558 <HAL_UART_MspInit+0x164>)
 80024b4:	f000 fb06 	bl	8002ac4 <HAL_DMA_Init>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80024be:	f7ff fe8d 	bl	80021dc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a24      	ldr	r2, [pc, #144]	@ (8002558 <HAL_UART_MspInit+0x164>)
 80024c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80024c8:	4a23      	ldr	r2, [pc, #140]	@ (8002558 <HAL_UART_MspInit+0x164>)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2100      	movs	r1, #0
 80024d2:	2034      	movs	r0, #52	@ 0x34
 80024d4:	f000 fabf 	bl	8002a56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80024d8:	2034      	movs	r0, #52	@ 0x34
 80024da:	f000 fad8 	bl	8002a8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80024de:	e030      	b.n	8002542 <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a1e      	ldr	r2, [pc, #120]	@ (8002560 <HAL_UART_MspInit+0x16c>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d12b      	bne.n	8002542 <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80024ea:	2300      	movs	r3, #0
 80024ec:	613b      	str	r3, [r7, #16]
 80024ee:	4b18      	ldr	r3, [pc, #96]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 80024f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f2:	4a17      	ldr	r2, [pc, #92]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 80024f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80024fa:	4b15      	ldr	r3, [pc, #84]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 80024fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002502:	613b      	str	r3, [r7, #16]
 8002504:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	60fb      	str	r3, [r7, #12]
 800250a:	4b11      	ldr	r3, [pc, #68]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	4a10      	ldr	r2, [pc, #64]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 8002510:	f043 0301 	orr.w	r3, r3, #1
 8002514:	6313      	str	r3, [r2, #48]	@ 0x30
 8002516:	4b0e      	ldr	r3, [pc, #56]	@ (8002550 <HAL_UART_MspInit+0x15c>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	60fb      	str	r3, [r7, #12]
 8002520:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002522:	230c      	movs	r3, #12
 8002524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002526:	2302      	movs	r3, #2
 8002528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252a:	2300      	movs	r3, #0
 800252c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800252e:	2303      	movs	r3, #3
 8002530:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002532:	2307      	movs	r3, #7
 8002534:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002536:	f107 031c 	add.w	r3, r7, #28
 800253a:	4619      	mov	r1, r3
 800253c:	4809      	ldr	r0, [pc, #36]	@ (8002564 <HAL_UART_MspInit+0x170>)
 800253e:	f000 fec3 	bl	80032c8 <HAL_GPIO_Init>
}
 8002542:	bf00      	nop
 8002544:	3730      	adds	r7, #48	@ 0x30
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40004c00 	.word	0x40004c00
 8002550:	40023800 	.word	0x40023800
 8002554:	40020800 	.word	0x40020800
 8002558:	20000384 	.word	0x20000384
 800255c:	40026040 	.word	0x40026040
 8002560:	40004400 	.word	0x40004400
 8002564:	40020000 	.word	0x40020000

08002568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800256c:	bf00      	nop
 800256e:	e7fd      	b.n	800256c <NMI_Handler+0x4>

08002570 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002574:	bf00      	nop
 8002576:	e7fd      	b.n	8002574 <HardFault_Handler+0x4>

08002578 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800257c:	bf00      	nop
 800257e:	e7fd      	b.n	800257c <MemManage_Handler+0x4>

08002580 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002584:	bf00      	nop
 8002586:	e7fd      	b.n	8002584 <BusFault_Handler+0x4>

08002588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800258c:	bf00      	nop
 800258e:	e7fd      	b.n	800258c <UsageFault_Handler+0x4>

08002590 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002594:	bf00      	nop
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr

0800259e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800259e:	b480      	push	{r7}
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025b0:	bf00      	nop
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025be:	f000 f94f 	bl	8002860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
	...

080025c8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80025cc:	4802      	ldr	r0, [pc, #8]	@ (80025d8 <DMA1_Stream2_IRQHandler+0x10>)
 80025ce:	f000 fc11 	bl	8002df4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80025d2:	bf00      	nop
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	20000384 	.word	0x20000384

080025dc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80025e0:	4802      	ldr	r0, [pc, #8]	@ (80025ec <UART4_IRQHandler+0x10>)
 80025e2:	f002 ff1f 	bl	8005424 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	200002f4 	.word	0x200002f4

080025f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return 1;
 80025f4:	2301      	movs	r3, #1
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <_kill>:

int _kill(int pid, int sig)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800260a:	f004 ffe9 	bl	80075e0 <__errno>
 800260e:	4603      	mov	r3, r0
 8002610:	2216      	movs	r2, #22
 8002612:	601a      	str	r2, [r3, #0]
  return -1;
 8002614:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002618:	4618      	mov	r0, r3
 800261a:	3708      	adds	r7, #8
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <_exit>:

void _exit (int status)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002628:	f04f 31ff 	mov.w	r1, #4294967295
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff ffe7 	bl	8002600 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002632:	bf00      	nop
 8002634:	e7fd      	b.n	8002632 <_exit+0x12>

08002636 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b086      	sub	sp, #24
 800263a:	af00      	add	r7, sp, #0
 800263c:	60f8      	str	r0, [r7, #12]
 800263e:	60b9      	str	r1, [r7, #8]
 8002640:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002642:	2300      	movs	r3, #0
 8002644:	617b      	str	r3, [r7, #20]
 8002646:	e00a      	b.n	800265e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002648:	f3af 8000 	nop.w
 800264c:	4601      	mov	r1, r0
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	60ba      	str	r2, [r7, #8]
 8002654:	b2ca      	uxtb	r2, r1
 8002656:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	3301      	adds	r3, #1
 800265c:	617b      	str	r3, [r7, #20]
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	429a      	cmp	r2, r3
 8002664:	dbf0      	blt.n	8002648 <_read+0x12>
  }

  return len;
 8002666:	687b      	ldr	r3, [r7, #4]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002678:	f04f 33ff 	mov.w	r3, #4294967295
}
 800267c:	4618      	mov	r0, r3
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002698:	605a      	str	r2, [r3, #4]
  return 0;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <_isatty>:

int _isatty(int file)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026b0:	2301      	movs	r3, #1
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026be:	b480      	push	{r7}
 80026c0:	b085      	sub	sp, #20
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	60f8      	str	r0, [r7, #12]
 80026c6:	60b9      	str	r1, [r7, #8]
 80026c8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026e0:	4a14      	ldr	r2, [pc, #80]	@ (8002734 <_sbrk+0x5c>)
 80026e2:	4b15      	ldr	r3, [pc, #84]	@ (8002738 <_sbrk+0x60>)
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026ec:	4b13      	ldr	r3, [pc, #76]	@ (800273c <_sbrk+0x64>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d102      	bne.n	80026fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026f4:	4b11      	ldr	r3, [pc, #68]	@ (800273c <_sbrk+0x64>)
 80026f6:	4a12      	ldr	r2, [pc, #72]	@ (8002740 <_sbrk+0x68>)
 80026f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026fa:	4b10      	ldr	r3, [pc, #64]	@ (800273c <_sbrk+0x64>)
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4413      	add	r3, r2
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	429a      	cmp	r2, r3
 8002706:	d207      	bcs.n	8002718 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002708:	f004 ff6a 	bl	80075e0 <__errno>
 800270c:	4603      	mov	r3, r0
 800270e:	220c      	movs	r2, #12
 8002710:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002712:	f04f 33ff 	mov.w	r3, #4294967295
 8002716:	e009      	b.n	800272c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002718:	4b08      	ldr	r3, [pc, #32]	@ (800273c <_sbrk+0x64>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800271e:	4b07      	ldr	r3, [pc, #28]	@ (800273c <_sbrk+0x64>)
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4413      	add	r3, r2
 8002726:	4a05      	ldr	r2, [pc, #20]	@ (800273c <_sbrk+0x64>)
 8002728:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800272a:	68fb      	ldr	r3, [r7, #12]
}
 800272c:	4618      	mov	r0, r3
 800272e:	3718      	adds	r7, #24
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	20020000 	.word	0x20020000
 8002738:	00000400 	.word	0x00000400
 800273c:	200004dc 	.word	0x200004dc
 8002740:	20000630 	.word	0x20000630

08002744 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002748:	4b06      	ldr	r3, [pc, #24]	@ (8002764 <SystemInit+0x20>)
 800274a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800274e:	4a05      	ldr	r2, [pc, #20]	@ (8002764 <SystemInit+0x20>)
 8002750:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002754:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002758:	bf00      	nop
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002768:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027a0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800276c:	f7ff ffea 	bl	8002744 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002770:	480c      	ldr	r0, [pc, #48]	@ (80027a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002772:	490d      	ldr	r1, [pc, #52]	@ (80027a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002774:	4a0d      	ldr	r2, [pc, #52]	@ (80027ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002776:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002778:	e002      	b.n	8002780 <LoopCopyDataInit>

0800277a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800277a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800277c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800277e:	3304      	adds	r3, #4

08002780 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002780:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002782:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002784:	d3f9      	bcc.n	800277a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002786:	4a0a      	ldr	r2, [pc, #40]	@ (80027b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002788:	4c0a      	ldr	r4, [pc, #40]	@ (80027b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800278a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800278c:	e001      	b.n	8002792 <LoopFillZerobss>

0800278e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800278e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002790:	3204      	adds	r2, #4

08002792 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002792:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002794:	d3fb      	bcc.n	800278e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002796:	f004 ff29 	bl	80075ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800279a:	f7fe fe39 	bl	8001410 <main>
  bx  lr    
 800279e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027a8:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80027ac:	0800d698 	.word	0x0800d698
  ldr r2, =_sbss
 80027b0:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80027b4:	20000630 	.word	0x20000630

080027b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027b8:	e7fe      	b.n	80027b8 <ADC_IRQHandler>
	...

080027bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027c0:	4b0e      	ldr	r3, [pc, #56]	@ (80027fc <HAL_Init+0x40>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a0d      	ldr	r2, [pc, #52]	@ (80027fc <HAL_Init+0x40>)
 80027c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027cc:	4b0b      	ldr	r3, [pc, #44]	@ (80027fc <HAL_Init+0x40>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a0a      	ldr	r2, [pc, #40]	@ (80027fc <HAL_Init+0x40>)
 80027d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027d8:	4b08      	ldr	r3, [pc, #32]	@ (80027fc <HAL_Init+0x40>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a07      	ldr	r2, [pc, #28]	@ (80027fc <HAL_Init+0x40>)
 80027de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027e4:	2003      	movs	r0, #3
 80027e6:	f000 f92b 	bl	8002a40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027ea:	2000      	movs	r0, #0
 80027ec:	f000 f808 	bl	8002800 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027f0:	f7ff fcfa 	bl	80021e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	40023c00 	.word	0x40023c00

08002800 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002808:	4b12      	ldr	r3, [pc, #72]	@ (8002854 <HAL_InitTick+0x54>)
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	4b12      	ldr	r3, [pc, #72]	@ (8002858 <HAL_InitTick+0x58>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	4619      	mov	r1, r3
 8002812:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002816:	fbb3 f3f1 	udiv	r3, r3, r1
 800281a:	fbb2 f3f3 	udiv	r3, r2, r3
 800281e:	4618      	mov	r0, r3
 8002820:	f000 f943 	bl	8002aaa <HAL_SYSTICK_Config>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e00e      	b.n	800284c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b0f      	cmp	r3, #15
 8002832:	d80a      	bhi.n	800284a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002834:	2200      	movs	r2, #0
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	f04f 30ff 	mov.w	r0, #4294967295
 800283c:	f000 f90b 	bl	8002a56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002840:	4a06      	ldr	r2, [pc, #24]	@ (800285c <HAL_InitTick+0x5c>)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002846:	2300      	movs	r3, #0
 8002848:	e000      	b.n	800284c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
}
 800284c:	4618      	mov	r0, r3
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}
 8002854:	2000001c 	.word	0x2000001c
 8002858:	20000024 	.word	0x20000024
 800285c:	20000020 	.word	0x20000020

08002860 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002864:	4b06      	ldr	r3, [pc, #24]	@ (8002880 <HAL_IncTick+0x20>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	461a      	mov	r2, r3
 800286a:	4b06      	ldr	r3, [pc, #24]	@ (8002884 <HAL_IncTick+0x24>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4413      	add	r3, r2
 8002870:	4a04      	ldr	r2, [pc, #16]	@ (8002884 <HAL_IncTick+0x24>)
 8002872:	6013      	str	r3, [r2, #0]
}
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	20000024 	.word	0x20000024
 8002884:	200004e0 	.word	0x200004e0

08002888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  return uwTick;
 800288c:	4b03      	ldr	r3, [pc, #12]	@ (800289c <HAL_GetTick+0x14>)
 800288e:	681b      	ldr	r3, [r3, #0]
}
 8002890:	4618      	mov	r0, r3
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	200004e0 	.word	0x200004e0

080028a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b085      	sub	sp, #20
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028b0:	4b0c      	ldr	r3, [pc, #48]	@ (80028e4 <__NVIC_SetPriorityGrouping+0x44>)
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028bc:	4013      	ands	r3, r2
 80028be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028d2:	4a04      	ldr	r2, [pc, #16]	@ (80028e4 <__NVIC_SetPriorityGrouping+0x44>)
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	60d3      	str	r3, [r2, #12]
}
 80028d8:	bf00      	nop
 80028da:	3714      	adds	r7, #20
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	e000ed00 	.word	0xe000ed00

080028e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028ec:	4b04      	ldr	r3, [pc, #16]	@ (8002900 <__NVIC_GetPriorityGrouping+0x18>)
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	0a1b      	lsrs	r3, r3, #8
 80028f2:	f003 0307 	and.w	r3, r3, #7
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	e000ed00 	.word	0xe000ed00

08002904 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800290e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002912:	2b00      	cmp	r3, #0
 8002914:	db0b      	blt.n	800292e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	f003 021f 	and.w	r2, r3, #31
 800291c:	4907      	ldr	r1, [pc, #28]	@ (800293c <__NVIC_EnableIRQ+0x38>)
 800291e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002922:	095b      	lsrs	r3, r3, #5
 8002924:	2001      	movs	r0, #1
 8002926:	fa00 f202 	lsl.w	r2, r0, r2
 800292a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800292e:	bf00      	nop
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	e000e100 	.word	0xe000e100

08002940 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	4603      	mov	r3, r0
 8002948:	6039      	str	r1, [r7, #0]
 800294a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800294c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002950:	2b00      	cmp	r3, #0
 8002952:	db0a      	blt.n	800296a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	b2da      	uxtb	r2, r3
 8002958:	490c      	ldr	r1, [pc, #48]	@ (800298c <__NVIC_SetPriority+0x4c>)
 800295a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800295e:	0112      	lsls	r2, r2, #4
 8002960:	b2d2      	uxtb	r2, r2
 8002962:	440b      	add	r3, r1
 8002964:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002968:	e00a      	b.n	8002980 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	b2da      	uxtb	r2, r3
 800296e:	4908      	ldr	r1, [pc, #32]	@ (8002990 <__NVIC_SetPriority+0x50>)
 8002970:	79fb      	ldrb	r3, [r7, #7]
 8002972:	f003 030f 	and.w	r3, r3, #15
 8002976:	3b04      	subs	r3, #4
 8002978:	0112      	lsls	r2, r2, #4
 800297a:	b2d2      	uxtb	r2, r2
 800297c:	440b      	add	r3, r1
 800297e:	761a      	strb	r2, [r3, #24]
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr
 800298c:	e000e100 	.word	0xe000e100
 8002990:	e000ed00 	.word	0xe000ed00

08002994 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002994:	b480      	push	{r7}
 8002996:	b089      	sub	sp, #36	@ 0x24
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f003 0307 	and.w	r3, r3, #7
 80029a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	f1c3 0307 	rsb	r3, r3, #7
 80029ae:	2b04      	cmp	r3, #4
 80029b0:	bf28      	it	cs
 80029b2:	2304      	movcs	r3, #4
 80029b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	3304      	adds	r3, #4
 80029ba:	2b06      	cmp	r3, #6
 80029bc:	d902      	bls.n	80029c4 <NVIC_EncodePriority+0x30>
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	3b03      	subs	r3, #3
 80029c2:	e000      	b.n	80029c6 <NVIC_EncodePriority+0x32>
 80029c4:	2300      	movs	r3, #0
 80029c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c8:	f04f 32ff 	mov.w	r2, #4294967295
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	43da      	mvns	r2, r3
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	401a      	ands	r2, r3
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029dc:	f04f 31ff 	mov.w	r1, #4294967295
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	fa01 f303 	lsl.w	r3, r1, r3
 80029e6:	43d9      	mvns	r1, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029ec:	4313      	orrs	r3, r2
         );
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3724      	adds	r7, #36	@ 0x24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
	...

080029fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	3b01      	subs	r3, #1
 8002a08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a0c:	d301      	bcc.n	8002a12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e00f      	b.n	8002a32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a12:	4a0a      	ldr	r2, [pc, #40]	@ (8002a3c <SysTick_Config+0x40>)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3b01      	subs	r3, #1
 8002a18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a1a:	210f      	movs	r1, #15
 8002a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a20:	f7ff ff8e 	bl	8002940 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a24:	4b05      	ldr	r3, [pc, #20]	@ (8002a3c <SysTick_Config+0x40>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a2a:	4b04      	ldr	r3, [pc, #16]	@ (8002a3c <SysTick_Config+0x40>)
 8002a2c:	2207      	movs	r2, #7
 8002a2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	e000e010 	.word	0xe000e010

08002a40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b082      	sub	sp, #8
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f7ff ff29 	bl	80028a0 <__NVIC_SetPriorityGrouping>
}
 8002a4e:	bf00      	nop
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b086      	sub	sp, #24
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	60b9      	str	r1, [r7, #8]
 8002a60:	607a      	str	r2, [r7, #4]
 8002a62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a64:	2300      	movs	r3, #0
 8002a66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a68:	f7ff ff3e 	bl	80028e8 <__NVIC_GetPriorityGrouping>
 8002a6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	68b9      	ldr	r1, [r7, #8]
 8002a72:	6978      	ldr	r0, [r7, #20]
 8002a74:	f7ff ff8e 	bl	8002994 <NVIC_EncodePriority>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a7e:	4611      	mov	r1, r2
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff ff5d 	bl	8002940 <__NVIC_SetPriority>
}
 8002a86:	bf00      	nop
 8002a88:	3718      	adds	r7, #24
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b082      	sub	sp, #8
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	4603      	mov	r3, r0
 8002a96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7ff ff31 	bl	8002904 <__NVIC_EnableIRQ>
}
 8002aa2:	bf00      	nop
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b082      	sub	sp, #8
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	f7ff ffa2 	bl	80029fc <SysTick_Config>
 8002ab8:	4603      	mov	r3, r0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
	...

08002ac4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ad0:	f7ff feda 	bl	8002888 <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d101      	bne.n	8002ae0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e099      	b.n	8002c14 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f022 0201 	bic.w	r2, r2, #1
 8002afe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b00:	e00f      	b.n	8002b22 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b02:	f7ff fec1 	bl	8002888 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b05      	cmp	r3, #5
 8002b0e:	d908      	bls.n	8002b22 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2220      	movs	r2, #32
 8002b14:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2203      	movs	r2, #3
 8002b1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e078      	b.n	8002c14 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d1e8      	bne.n	8002b02 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	4b38      	ldr	r3, [pc, #224]	@ (8002c1c <HAL_DMA_Init+0x158>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b6e:	697a      	ldr	r2, [r7, #20]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b78:	2b04      	cmp	r3, #4
 8002b7a:	d107      	bne.n	8002b8c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b84:	4313      	orrs	r3, r2
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	697a      	ldr	r2, [r7, #20]
 8002b92:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f023 0307 	bic.w	r3, r3, #7
 8002ba2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d117      	bne.n	8002be6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d00e      	beq.n	8002be6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 fb01 	bl	80031d0 <DMA_CheckFifoParam>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d008      	beq.n	8002be6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2240      	movs	r2, #64	@ 0x40
 8002bd8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002be2:	2301      	movs	r3, #1
 8002be4:	e016      	b.n	8002c14 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f000 fab8 	bl	8003164 <DMA_CalcBaseAndBitshift>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfc:	223f      	movs	r2, #63	@ 0x3f
 8002bfe:	409a      	lsls	r2, r3
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002c12:	2300      	movs	r3, #0
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	f010803f 	.word	0xf010803f

08002c20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
 8002c2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c36:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_DMA_Start_IT+0x26>
 8002c42:	2302      	movs	r3, #2
 8002c44:	e040      	b.n	8002cc8 <HAL_DMA_Start_IT+0xa8>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d12f      	bne.n	8002cba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	68b9      	ldr	r1, [r7, #8]
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f000 fa4a 	bl	8003108 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c78:	223f      	movs	r2, #63	@ 0x3f
 8002c7a:	409a      	lsls	r2, r3
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0216 	orr.w	r2, r2, #22
 8002c8e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d007      	beq.n	8002ca8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f042 0208 	orr.w	r2, r2, #8
 8002ca6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0201 	orr.w	r2, r2, #1
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	e005      	b.n	8002cc6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002cc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3718      	adds	r7, #24
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cdc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002cde:	f7ff fdd3 	bl	8002888 <HAL_GetTick>
 8002ce2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d008      	beq.n	8002d02 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2280      	movs	r2, #128	@ 0x80
 8002cf4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e052      	b.n	8002da8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f022 0216 	bic.w	r2, r2, #22
 8002d10:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	695a      	ldr	r2, [r3, #20]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d20:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d103      	bne.n	8002d32 <HAL_DMA_Abort+0x62>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d007      	beq.n	8002d42 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 0208 	bic.w	r2, r2, #8
 8002d40:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 0201 	bic.w	r2, r2, #1
 8002d50:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d52:	e013      	b.n	8002d7c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d54:	f7ff fd98 	bl	8002888 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b05      	cmp	r3, #5
 8002d60:	d90c      	bls.n	8002d7c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2220      	movs	r2, #32
 8002d66:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2203      	movs	r2, #3
 8002d6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e015      	b.n	8002da8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1e4      	bne.n	8002d54 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d8e:	223f      	movs	r2, #63	@ 0x3f
 8002d90:	409a      	lsls	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d004      	beq.n	8002dce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2280      	movs	r2, #128	@ 0x80
 8002dc8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e00c      	b.n	8002de8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2205      	movs	r2, #5
 8002dd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f022 0201 	bic.w	r2, r2, #1
 8002de4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e00:	4b8e      	ldr	r3, [pc, #568]	@ (800303c <HAL_DMA_IRQHandler+0x248>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a8e      	ldr	r2, [pc, #568]	@ (8003040 <HAL_DMA_IRQHandler+0x24c>)
 8002e06:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0a:	0a9b      	lsrs	r3, r3, #10
 8002e0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e1e:	2208      	movs	r2, #8
 8002e20:	409a      	lsls	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	4013      	ands	r3, r2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d01a      	beq.n	8002e60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f003 0304 	and.w	r3, r3, #4
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d013      	beq.n	8002e60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0204 	bic.w	r2, r2, #4
 8002e46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e4c:	2208      	movs	r2, #8
 8002e4e:	409a      	lsls	r2, r3
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e58:	f043 0201 	orr.w	r2, r3, #1
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e64:	2201      	movs	r2, #1
 8002e66:	409a      	lsls	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d012      	beq.n	8002e96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00b      	beq.n	8002e96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e82:	2201      	movs	r2, #1
 8002e84:	409a      	lsls	r2, r3
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e8e:	f043 0202 	orr.w	r2, r3, #2
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9a:	2204      	movs	r2, #4
 8002e9c:	409a      	lsls	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d012      	beq.n	8002ecc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00b      	beq.n	8002ecc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb8:	2204      	movs	r2, #4
 8002eba:	409a      	lsls	r2, r3
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec4:	f043 0204 	orr.w	r2, r3, #4
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed0:	2210      	movs	r2, #16
 8002ed2:	409a      	lsls	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d043      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0308 	and.w	r3, r3, #8
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d03c      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eee:	2210      	movs	r2, #16
 8002ef0:	409a      	lsls	r2, r3
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d018      	beq.n	8002f36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d108      	bne.n	8002f24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d024      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	4798      	blx	r3
 8002f22:	e01f      	b.n	8002f64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d01b      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	4798      	blx	r3
 8002f34:	e016      	b.n	8002f64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d107      	bne.n	8002f54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0208 	bic.w	r2, r2, #8
 8002f52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d003      	beq.n	8002f64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f68:	2220      	movs	r2, #32
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 808f 	beq.w	8003094 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0310 	and.w	r3, r3, #16
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f000 8087 	beq.w	8003094 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8a:	2220      	movs	r2, #32
 8002f8c:	409a      	lsls	r2, r3
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	2b05      	cmp	r3, #5
 8002f9c:	d136      	bne.n	800300c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 0216 	bic.w	r2, r2, #22
 8002fac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	695a      	ldr	r2, [r3, #20]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002fbc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d103      	bne.n	8002fce <HAL_DMA_IRQHandler+0x1da>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d007      	beq.n	8002fde <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f022 0208 	bic.w	r2, r2, #8
 8002fdc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe2:	223f      	movs	r2, #63	@ 0x3f
 8002fe4:	409a      	lsls	r2, r3
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d07e      	beq.n	8003100 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	4798      	blx	r3
        }
        return;
 800300a:	e079      	b.n	8003100 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d01d      	beq.n	8003056 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10d      	bne.n	8003044 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800302c:	2b00      	cmp	r3, #0
 800302e:	d031      	beq.n	8003094 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	4798      	blx	r3
 8003038:	e02c      	b.n	8003094 <HAL_DMA_IRQHandler+0x2a0>
 800303a:	bf00      	nop
 800303c:	2000001c 	.word	0x2000001c
 8003040:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003048:	2b00      	cmp	r3, #0
 800304a:	d023      	beq.n	8003094 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	4798      	blx	r3
 8003054:	e01e      	b.n	8003094 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10f      	bne.n	8003084 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 0210 	bic.w	r2, r2, #16
 8003072:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003098:	2b00      	cmp	r3, #0
 800309a:	d032      	beq.n	8003102 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d022      	beq.n	80030ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2205      	movs	r2, #5
 80030ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 0201 	bic.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	3301      	adds	r3, #1
 80030c4:	60bb      	str	r3, [r7, #8]
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d307      	bcc.n	80030dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f2      	bne.n	80030c0 <HAL_DMA_IRQHandler+0x2cc>
 80030da:	e000      	b.n	80030de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80030dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d005      	beq.n	8003102 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	4798      	blx	r3
 80030fe:	e000      	b.n	8003102 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003100:	bf00      	nop
    }
  }
}
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	60f8      	str	r0, [r7, #12]
 8003110:	60b9      	str	r1, [r7, #8]
 8003112:	607a      	str	r2, [r7, #4]
 8003114:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003124:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	683a      	ldr	r2, [r7, #0]
 800312c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	2b40      	cmp	r3, #64	@ 0x40
 8003134:	d108      	bne.n	8003148 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003146:	e007      	b.n	8003158 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68ba      	ldr	r2, [r7, #8]
 800314e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	60da      	str	r2, [r3, #12]
}
 8003158:	bf00      	nop
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	b2db      	uxtb	r3, r3
 8003172:	3b10      	subs	r3, #16
 8003174:	4a14      	ldr	r2, [pc, #80]	@ (80031c8 <DMA_CalcBaseAndBitshift+0x64>)
 8003176:	fba2 2303 	umull	r2, r3, r2, r3
 800317a:	091b      	lsrs	r3, r3, #4
 800317c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800317e:	4a13      	ldr	r2, [pc, #76]	@ (80031cc <DMA_CalcBaseAndBitshift+0x68>)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4413      	add	r3, r2
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	461a      	mov	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2b03      	cmp	r3, #3
 8003190:	d909      	bls.n	80031a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800319a:	f023 0303 	bic.w	r3, r3, #3
 800319e:	1d1a      	adds	r2, r3, #4
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	659a      	str	r2, [r3, #88]	@ 0x58
 80031a4:	e007      	b.n	80031b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80031ae:	f023 0303 	bic.w	r3, r3, #3
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3714      	adds	r7, #20
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	aaaaaaab 	.word	0xaaaaaaab
 80031cc:	0800d048 	.word	0x0800d048

080031d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031d8:	2300      	movs	r3, #0
 80031da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d11f      	bne.n	800322a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2b03      	cmp	r3, #3
 80031ee:	d856      	bhi.n	800329e <DMA_CheckFifoParam+0xce>
 80031f0:	a201      	add	r2, pc, #4	@ (adr r2, 80031f8 <DMA_CheckFifoParam+0x28>)
 80031f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f6:	bf00      	nop
 80031f8:	08003209 	.word	0x08003209
 80031fc:	0800321b 	.word	0x0800321b
 8003200:	08003209 	.word	0x08003209
 8003204:	0800329f 	.word	0x0800329f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800320c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d046      	beq.n	80032a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003218:	e043      	b.n	80032a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003222:	d140      	bne.n	80032a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003228:	e03d      	b.n	80032a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	699b      	ldr	r3, [r3, #24]
 800322e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003232:	d121      	bne.n	8003278 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	2b03      	cmp	r3, #3
 8003238:	d837      	bhi.n	80032aa <DMA_CheckFifoParam+0xda>
 800323a:	a201      	add	r2, pc, #4	@ (adr r2, 8003240 <DMA_CheckFifoParam+0x70>)
 800323c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003240:	08003251 	.word	0x08003251
 8003244:	08003257 	.word	0x08003257
 8003248:	08003251 	.word	0x08003251
 800324c:	08003269 	.word	0x08003269
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	73fb      	strb	r3, [r7, #15]
      break;
 8003254:	e030      	b.n	80032b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800325a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d025      	beq.n	80032ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003266:	e022      	b.n	80032ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800326c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003270:	d11f      	bne.n	80032b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003276:	e01c      	b.n	80032b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	2b02      	cmp	r3, #2
 800327c:	d903      	bls.n	8003286 <DMA_CheckFifoParam+0xb6>
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	2b03      	cmp	r3, #3
 8003282:	d003      	beq.n	800328c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003284:	e018      	b.n	80032b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	73fb      	strb	r3, [r7, #15]
      break;
 800328a:	e015      	b.n	80032b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003290:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00e      	beq.n	80032b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	73fb      	strb	r3, [r7, #15]
      break;
 800329c:	e00b      	b.n	80032b6 <DMA_CheckFifoParam+0xe6>
      break;
 800329e:	bf00      	nop
 80032a0:	e00a      	b.n	80032b8 <DMA_CheckFifoParam+0xe8>
      break;
 80032a2:	bf00      	nop
 80032a4:	e008      	b.n	80032b8 <DMA_CheckFifoParam+0xe8>
      break;
 80032a6:	bf00      	nop
 80032a8:	e006      	b.n	80032b8 <DMA_CheckFifoParam+0xe8>
      break;
 80032aa:	bf00      	nop
 80032ac:	e004      	b.n	80032b8 <DMA_CheckFifoParam+0xe8>
      break;
 80032ae:	bf00      	nop
 80032b0:	e002      	b.n	80032b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80032b2:	bf00      	nop
 80032b4:	e000      	b.n	80032b8 <DMA_CheckFifoParam+0xe8>
      break;
 80032b6:	bf00      	nop
    }
  } 
  
  return status; 
 80032b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3714      	adds	r7, #20
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop

080032c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b089      	sub	sp, #36	@ 0x24
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032d6:	2300      	movs	r3, #0
 80032d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032da:	2300      	movs	r3, #0
 80032dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032de:	2300      	movs	r3, #0
 80032e0:	61fb      	str	r3, [r7, #28]
 80032e2:	e165      	b.n	80035b0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032e4:	2201      	movs	r2, #1
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	4013      	ands	r3, r2
 80032f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	f040 8154 	bne.w	80035aa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	2b01      	cmp	r3, #1
 800330c:	d005      	beq.n	800331a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003316:	2b02      	cmp	r3, #2
 8003318:	d130      	bne.n	800337c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	2203      	movs	r2, #3
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43db      	mvns	r3, r3
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	4013      	ands	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	68da      	ldr	r2, [r3, #12]
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	4313      	orrs	r3, r2
 8003342:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003350:	2201      	movs	r2, #1
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	fa02 f303 	lsl.w	r3, r2, r3
 8003358:	43db      	mvns	r3, r3
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	4013      	ands	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	091b      	lsrs	r3, r3, #4
 8003366:	f003 0201 	and.w	r2, r3, #1
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	4313      	orrs	r3, r2
 8003374:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f003 0303 	and.w	r3, r3, #3
 8003384:	2b03      	cmp	r3, #3
 8003386:	d017      	beq.n	80033b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	2203      	movs	r2, #3
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	43db      	mvns	r3, r3
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	4013      	ands	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	689a      	ldr	r2, [r3, #8]
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 0303 	and.w	r3, r3, #3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d123      	bne.n	800340c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	08da      	lsrs	r2, r3, #3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	3208      	adds	r2, #8
 80033cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	f003 0307 	and.w	r3, r3, #7
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	220f      	movs	r2, #15
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	43db      	mvns	r3, r3
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	4013      	ands	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	691a      	ldr	r2, [r3, #16]
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f003 0307 	and.w	r3, r3, #7
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	08da      	lsrs	r2, r3, #3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	3208      	adds	r2, #8
 8003406:	69b9      	ldr	r1, [r7, #24]
 8003408:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	2203      	movs	r2, #3
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4013      	ands	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f003 0203 	and.w	r2, r3, #3
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4313      	orrs	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 80ae 	beq.w	80035aa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800344e:	2300      	movs	r3, #0
 8003450:	60fb      	str	r3, [r7, #12]
 8003452:	4b5d      	ldr	r3, [pc, #372]	@ (80035c8 <HAL_GPIO_Init+0x300>)
 8003454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003456:	4a5c      	ldr	r2, [pc, #368]	@ (80035c8 <HAL_GPIO_Init+0x300>)
 8003458:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800345c:	6453      	str	r3, [r2, #68]	@ 0x44
 800345e:	4b5a      	ldr	r3, [pc, #360]	@ (80035c8 <HAL_GPIO_Init+0x300>)
 8003460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003462:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003466:	60fb      	str	r3, [r7, #12]
 8003468:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800346a:	4a58      	ldr	r2, [pc, #352]	@ (80035cc <HAL_GPIO_Init+0x304>)
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	089b      	lsrs	r3, r3, #2
 8003470:	3302      	adds	r3, #2
 8003472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003476:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	220f      	movs	r2, #15
 8003482:	fa02 f303 	lsl.w	r3, r2, r3
 8003486:	43db      	mvns	r3, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4013      	ands	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a4f      	ldr	r2, [pc, #316]	@ (80035d0 <HAL_GPIO_Init+0x308>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d025      	beq.n	80034e2 <HAL_GPIO_Init+0x21a>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a4e      	ldr	r2, [pc, #312]	@ (80035d4 <HAL_GPIO_Init+0x30c>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d01f      	beq.n	80034de <HAL_GPIO_Init+0x216>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a4d      	ldr	r2, [pc, #308]	@ (80035d8 <HAL_GPIO_Init+0x310>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d019      	beq.n	80034da <HAL_GPIO_Init+0x212>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a4c      	ldr	r2, [pc, #304]	@ (80035dc <HAL_GPIO_Init+0x314>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d013      	beq.n	80034d6 <HAL_GPIO_Init+0x20e>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a4b      	ldr	r2, [pc, #300]	@ (80035e0 <HAL_GPIO_Init+0x318>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d00d      	beq.n	80034d2 <HAL_GPIO_Init+0x20a>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a4a      	ldr	r2, [pc, #296]	@ (80035e4 <HAL_GPIO_Init+0x31c>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d007      	beq.n	80034ce <HAL_GPIO_Init+0x206>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a49      	ldr	r2, [pc, #292]	@ (80035e8 <HAL_GPIO_Init+0x320>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d101      	bne.n	80034ca <HAL_GPIO_Init+0x202>
 80034c6:	2306      	movs	r3, #6
 80034c8:	e00c      	b.n	80034e4 <HAL_GPIO_Init+0x21c>
 80034ca:	2307      	movs	r3, #7
 80034cc:	e00a      	b.n	80034e4 <HAL_GPIO_Init+0x21c>
 80034ce:	2305      	movs	r3, #5
 80034d0:	e008      	b.n	80034e4 <HAL_GPIO_Init+0x21c>
 80034d2:	2304      	movs	r3, #4
 80034d4:	e006      	b.n	80034e4 <HAL_GPIO_Init+0x21c>
 80034d6:	2303      	movs	r3, #3
 80034d8:	e004      	b.n	80034e4 <HAL_GPIO_Init+0x21c>
 80034da:	2302      	movs	r3, #2
 80034dc:	e002      	b.n	80034e4 <HAL_GPIO_Init+0x21c>
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <HAL_GPIO_Init+0x21c>
 80034e2:	2300      	movs	r3, #0
 80034e4:	69fa      	ldr	r2, [r7, #28]
 80034e6:	f002 0203 	and.w	r2, r2, #3
 80034ea:	0092      	lsls	r2, r2, #2
 80034ec:	4093      	lsls	r3, r2
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034f4:	4935      	ldr	r1, [pc, #212]	@ (80035cc <HAL_GPIO_Init+0x304>)
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	089b      	lsrs	r3, r3, #2
 80034fa:	3302      	adds	r3, #2
 80034fc:	69ba      	ldr	r2, [r7, #24]
 80034fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003502:	4b3a      	ldr	r3, [pc, #232]	@ (80035ec <HAL_GPIO_Init+0x324>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	43db      	mvns	r3, r3
 800350c:	69ba      	ldr	r2, [r7, #24]
 800350e:	4013      	ands	r3, r2
 8003510:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800351a:	2b00      	cmp	r3, #0
 800351c:	d003      	beq.n	8003526 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800351e:	69ba      	ldr	r2, [r7, #24]
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003526:	4a31      	ldr	r2, [pc, #196]	@ (80035ec <HAL_GPIO_Init+0x324>)
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800352c:	4b2f      	ldr	r3, [pc, #188]	@ (80035ec <HAL_GPIO_Init+0x324>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	43db      	mvns	r3, r3
 8003536:	69ba      	ldr	r2, [r7, #24]
 8003538:	4013      	ands	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d003      	beq.n	8003550 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	4313      	orrs	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003550:	4a26      	ldr	r2, [pc, #152]	@ (80035ec <HAL_GPIO_Init+0x324>)
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003556:	4b25      	ldr	r3, [pc, #148]	@ (80035ec <HAL_GPIO_Init+0x324>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	43db      	mvns	r3, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4013      	ands	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	4313      	orrs	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800357a:	4a1c      	ldr	r2, [pc, #112]	@ (80035ec <HAL_GPIO_Init+0x324>)
 800357c:	69bb      	ldr	r3, [r7, #24]
 800357e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003580:	4b1a      	ldr	r3, [pc, #104]	@ (80035ec <HAL_GPIO_Init+0x324>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	43db      	mvns	r3, r3
 800358a:	69ba      	ldr	r2, [r7, #24]
 800358c:	4013      	ands	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d003      	beq.n	80035a4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035a4:	4a11      	ldr	r2, [pc, #68]	@ (80035ec <HAL_GPIO_Init+0x324>)
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	3301      	adds	r3, #1
 80035ae:	61fb      	str	r3, [r7, #28]
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	2b0f      	cmp	r3, #15
 80035b4:	f67f ae96 	bls.w	80032e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035b8:	bf00      	nop
 80035ba:	bf00      	nop
 80035bc:	3724      	adds	r7, #36	@ 0x24
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	40023800 	.word	0x40023800
 80035cc:	40013800 	.word	0x40013800
 80035d0:	40020000 	.word	0x40020000
 80035d4:	40020400 	.word	0x40020400
 80035d8:	40020800 	.word	0x40020800
 80035dc:	40020c00 	.word	0x40020c00
 80035e0:	40021000 	.word	0x40021000
 80035e4:	40021400 	.word	0x40021400
 80035e8:	40021800 	.word	0x40021800
 80035ec:	40013c00 	.word	0x40013c00

080035f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	460b      	mov	r3, r1
 80035fa:	807b      	strh	r3, [r7, #2]
 80035fc:	4613      	mov	r3, r2
 80035fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003600:	787b      	ldrb	r3, [r7, #1]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d003      	beq.n	800360e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003606:	887a      	ldrh	r2, [r7, #2]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800360c:	e003      	b.n	8003616 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800360e:	887b      	ldrh	r3, [r7, #2]
 8003610:	041a      	lsls	r2, r3, #16
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	619a      	str	r2, [r3, #24]
}
 8003616:	bf00      	nop
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
	...

08003624 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d101      	bne.n	8003638 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e0cc      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003638:	4b68      	ldr	r3, [pc, #416]	@ (80037dc <HAL_RCC_ClockConfig+0x1b8>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 030f 	and.w	r3, r3, #15
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	429a      	cmp	r2, r3
 8003644:	d90c      	bls.n	8003660 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003646:	4b65      	ldr	r3, [pc, #404]	@ (80037dc <HAL_RCC_ClockConfig+0x1b8>)
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	b2d2      	uxtb	r2, r2
 800364c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800364e:	4b63      	ldr	r3, [pc, #396]	@ (80037dc <HAL_RCC_ClockConfig+0x1b8>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 030f 	and.w	r3, r3, #15
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	429a      	cmp	r2, r3
 800365a:	d001      	beq.n	8003660 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0b8      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d020      	beq.n	80036ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0304 	and.w	r3, r3, #4
 8003674:	2b00      	cmp	r3, #0
 8003676:	d005      	beq.n	8003684 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003678:	4b59      	ldr	r3, [pc, #356]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	4a58      	ldr	r2, [pc, #352]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 800367e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003682:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0308 	and.w	r3, r3, #8
 800368c:	2b00      	cmp	r3, #0
 800368e:	d005      	beq.n	800369c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003690:	4b53      	ldr	r3, [pc, #332]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	4a52      	ldr	r2, [pc, #328]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003696:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800369a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800369c:	4b50      	ldr	r3, [pc, #320]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 800369e:	689b      	ldr	r3, [r3, #8]
 80036a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	494d      	ldr	r1, [pc, #308]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d044      	beq.n	8003744 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d107      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036c2:	4b47      	ldr	r3, [pc, #284]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d119      	bne.n	8003702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e07f      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d003      	beq.n	80036e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036de:	2b03      	cmp	r3, #3
 80036e0:	d107      	bne.n	80036f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036e2:	4b3f      	ldr	r3, [pc, #252]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d109      	bne.n	8003702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e06f      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036f2:	4b3b      	ldr	r3, [pc, #236]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e067      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003702:	4b37      	ldr	r3, [pc, #220]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f023 0203 	bic.w	r2, r3, #3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	4934      	ldr	r1, [pc, #208]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003710:	4313      	orrs	r3, r2
 8003712:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003714:	f7ff f8b8 	bl	8002888 <HAL_GetTick>
 8003718:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800371a:	e00a      	b.n	8003732 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800371c:	f7ff f8b4 	bl	8002888 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800372a:	4293      	cmp	r3, r2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e04f      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003732:	4b2b      	ldr	r3, [pc, #172]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	f003 020c 	and.w	r2, r3, #12
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	429a      	cmp	r2, r3
 8003742:	d1eb      	bne.n	800371c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003744:	4b25      	ldr	r3, [pc, #148]	@ (80037dc <HAL_RCC_ClockConfig+0x1b8>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 030f 	and.w	r3, r3, #15
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	429a      	cmp	r2, r3
 8003750:	d20c      	bcs.n	800376c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003752:	4b22      	ldr	r3, [pc, #136]	@ (80037dc <HAL_RCC_ClockConfig+0x1b8>)
 8003754:	683a      	ldr	r2, [r7, #0]
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800375a:	4b20      	ldr	r3, [pc, #128]	@ (80037dc <HAL_RCC_ClockConfig+0x1b8>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 030f 	and.w	r3, r3, #15
 8003762:	683a      	ldr	r2, [r7, #0]
 8003764:	429a      	cmp	r2, r3
 8003766:	d001      	beq.n	800376c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e032      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	2b00      	cmp	r3, #0
 8003776:	d008      	beq.n	800378a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003778:	4b19      	ldr	r3, [pc, #100]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	4916      	ldr	r1, [pc, #88]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003786:	4313      	orrs	r3, r2
 8003788:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0308 	and.w	r3, r3, #8
 8003792:	2b00      	cmp	r3, #0
 8003794:	d009      	beq.n	80037aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003796:	4b12      	ldr	r3, [pc, #72]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	490e      	ldr	r1, [pc, #56]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037aa:	f000 f855 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 80037ae:	4602      	mov	r2, r0
 80037b0:	4b0b      	ldr	r3, [pc, #44]	@ (80037e0 <HAL_RCC_ClockConfig+0x1bc>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	091b      	lsrs	r3, r3, #4
 80037b6:	f003 030f 	and.w	r3, r3, #15
 80037ba:	490a      	ldr	r1, [pc, #40]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c0>)
 80037bc:	5ccb      	ldrb	r3, [r1, r3]
 80037be:	fa22 f303 	lsr.w	r3, r2, r3
 80037c2:	4a09      	ldr	r2, [pc, #36]	@ (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 80037c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80037c6:	4b09      	ldr	r3, [pc, #36]	@ (80037ec <HAL_RCC_ClockConfig+0x1c8>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff f818 	bl	8002800 <HAL_InitTick>

  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	40023c00 	.word	0x40023c00
 80037e0:	40023800 	.word	0x40023800
 80037e4:	0800d030 	.word	0x0800d030
 80037e8:	2000001c 	.word	0x2000001c
 80037ec:	20000020 	.word	0x20000020

080037f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037f4:	4b03      	ldr	r3, [pc, #12]	@ (8003804 <HAL_RCC_GetHCLKFreq+0x14>)
 80037f6:	681b      	ldr	r3, [r3, #0]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	2000001c 	.word	0x2000001c

08003808 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800380c:	f7ff fff0 	bl	80037f0 <HAL_RCC_GetHCLKFreq>
 8003810:	4602      	mov	r2, r0
 8003812:	4b05      	ldr	r3, [pc, #20]	@ (8003828 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	0a9b      	lsrs	r3, r3, #10
 8003818:	f003 0307 	and.w	r3, r3, #7
 800381c:	4903      	ldr	r1, [pc, #12]	@ (800382c <HAL_RCC_GetPCLK1Freq+0x24>)
 800381e:	5ccb      	ldrb	r3, [r1, r3]
 8003820:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003824:	4618      	mov	r0, r3
 8003826:	bd80      	pop	{r7, pc}
 8003828:	40023800 	.word	0x40023800
 800382c:	0800d040 	.word	0x0800d040

08003830 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003834:	f7ff ffdc 	bl	80037f0 <HAL_RCC_GetHCLKFreq>
 8003838:	4602      	mov	r2, r0
 800383a:	4b05      	ldr	r3, [pc, #20]	@ (8003850 <HAL_RCC_GetPCLK2Freq+0x20>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	0b5b      	lsrs	r3, r3, #13
 8003840:	f003 0307 	and.w	r3, r3, #7
 8003844:	4903      	ldr	r1, [pc, #12]	@ (8003854 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003846:	5ccb      	ldrb	r3, [r1, r3]
 8003848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800384c:	4618      	mov	r0, r3
 800384e:	bd80      	pop	{r7, pc}
 8003850:	40023800 	.word	0x40023800
 8003854:	0800d040 	.word	0x0800d040

08003858 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003858:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800385c:	b0ae      	sub	sp, #184	@ 0xb8
 800385e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003860:	2300      	movs	r3, #0
 8003862:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003866:	2300      	movs	r3, #0
 8003868:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800386c:	2300      	movs	r3, #0
 800386e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003872:	2300      	movs	r3, #0
 8003874:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800387e:	4bcb      	ldr	r3, [pc, #812]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x354>)
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f003 030c 	and.w	r3, r3, #12
 8003886:	2b0c      	cmp	r3, #12
 8003888:	f200 8206 	bhi.w	8003c98 <HAL_RCC_GetSysClockFreq+0x440>
 800388c:	a201      	add	r2, pc, #4	@ (adr r2, 8003894 <HAL_RCC_GetSysClockFreq+0x3c>)
 800388e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003892:	bf00      	nop
 8003894:	080038c9 	.word	0x080038c9
 8003898:	08003c99 	.word	0x08003c99
 800389c:	08003c99 	.word	0x08003c99
 80038a0:	08003c99 	.word	0x08003c99
 80038a4:	080038d1 	.word	0x080038d1
 80038a8:	08003c99 	.word	0x08003c99
 80038ac:	08003c99 	.word	0x08003c99
 80038b0:	08003c99 	.word	0x08003c99
 80038b4:	080038d9 	.word	0x080038d9
 80038b8:	08003c99 	.word	0x08003c99
 80038bc:	08003c99 	.word	0x08003c99
 80038c0:	08003c99 	.word	0x08003c99
 80038c4:	08003ac9 	.word	0x08003ac9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038c8:	4bb9      	ldr	r3, [pc, #740]	@ (8003bb0 <HAL_RCC_GetSysClockFreq+0x358>)
 80038ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80038ce:	e1e7      	b.n	8003ca0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038d0:	4bb8      	ldr	r3, [pc, #736]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80038d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80038d6:	e1e3      	b.n	8003ca0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038d8:	4bb4      	ldr	r3, [pc, #720]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x354>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038e4:	4bb1      	ldr	r3, [pc, #708]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x354>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d071      	beq.n	80039d4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038f0:	4bae      	ldr	r3, [pc, #696]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x354>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	099b      	lsrs	r3, r3, #6
 80038f6:	2200      	movs	r2, #0
 80038f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80038fc:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003900:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003904:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003908:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800390c:	2300      	movs	r3, #0
 800390e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003912:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003916:	4622      	mov	r2, r4
 8003918:	462b      	mov	r3, r5
 800391a:	f04f 0000 	mov.w	r0, #0
 800391e:	f04f 0100 	mov.w	r1, #0
 8003922:	0159      	lsls	r1, r3, #5
 8003924:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003928:	0150      	lsls	r0, r2, #5
 800392a:	4602      	mov	r2, r0
 800392c:	460b      	mov	r3, r1
 800392e:	4621      	mov	r1, r4
 8003930:	1a51      	subs	r1, r2, r1
 8003932:	6439      	str	r1, [r7, #64]	@ 0x40
 8003934:	4629      	mov	r1, r5
 8003936:	eb63 0301 	sbc.w	r3, r3, r1
 800393a:	647b      	str	r3, [r7, #68]	@ 0x44
 800393c:	f04f 0200 	mov.w	r2, #0
 8003940:	f04f 0300 	mov.w	r3, #0
 8003944:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003948:	4649      	mov	r1, r9
 800394a:	018b      	lsls	r3, r1, #6
 800394c:	4641      	mov	r1, r8
 800394e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003952:	4641      	mov	r1, r8
 8003954:	018a      	lsls	r2, r1, #6
 8003956:	4641      	mov	r1, r8
 8003958:	1a51      	subs	r1, r2, r1
 800395a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800395c:	4649      	mov	r1, r9
 800395e:	eb63 0301 	sbc.w	r3, r3, r1
 8003962:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003964:	f04f 0200 	mov.w	r2, #0
 8003968:	f04f 0300 	mov.w	r3, #0
 800396c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003970:	4649      	mov	r1, r9
 8003972:	00cb      	lsls	r3, r1, #3
 8003974:	4641      	mov	r1, r8
 8003976:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800397a:	4641      	mov	r1, r8
 800397c:	00ca      	lsls	r2, r1, #3
 800397e:	4610      	mov	r0, r2
 8003980:	4619      	mov	r1, r3
 8003982:	4603      	mov	r3, r0
 8003984:	4622      	mov	r2, r4
 8003986:	189b      	adds	r3, r3, r2
 8003988:	633b      	str	r3, [r7, #48]	@ 0x30
 800398a:	462b      	mov	r3, r5
 800398c:	460a      	mov	r2, r1
 800398e:	eb42 0303 	adc.w	r3, r2, r3
 8003992:	637b      	str	r3, [r7, #52]	@ 0x34
 8003994:	f04f 0200 	mov.w	r2, #0
 8003998:	f04f 0300 	mov.w	r3, #0
 800399c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80039a0:	4629      	mov	r1, r5
 80039a2:	024b      	lsls	r3, r1, #9
 80039a4:	4621      	mov	r1, r4
 80039a6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80039aa:	4621      	mov	r1, r4
 80039ac:	024a      	lsls	r2, r1, #9
 80039ae:	4610      	mov	r0, r2
 80039b0:	4619      	mov	r1, r3
 80039b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80039b6:	2200      	movs	r2, #0
 80039b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80039bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80039c0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80039c4:	f7fd f980 	bl	8000cc8 <__aeabi_uldivmod>
 80039c8:	4602      	mov	r2, r0
 80039ca:	460b      	mov	r3, r1
 80039cc:	4613      	mov	r3, r2
 80039ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039d2:	e067      	b.n	8003aa4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039d4:	4b75      	ldr	r3, [pc, #468]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x354>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	099b      	lsrs	r3, r3, #6
 80039da:	2200      	movs	r2, #0
 80039dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039e0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80039e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80039ee:	2300      	movs	r3, #0
 80039f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80039f2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80039f6:	4622      	mov	r2, r4
 80039f8:	462b      	mov	r3, r5
 80039fa:	f04f 0000 	mov.w	r0, #0
 80039fe:	f04f 0100 	mov.w	r1, #0
 8003a02:	0159      	lsls	r1, r3, #5
 8003a04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a08:	0150      	lsls	r0, r2, #5
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4621      	mov	r1, r4
 8003a10:	1a51      	subs	r1, r2, r1
 8003a12:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003a14:	4629      	mov	r1, r5
 8003a16:	eb63 0301 	sbc.w	r3, r3, r1
 8003a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a1c:	f04f 0200 	mov.w	r2, #0
 8003a20:	f04f 0300 	mov.w	r3, #0
 8003a24:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003a28:	4649      	mov	r1, r9
 8003a2a:	018b      	lsls	r3, r1, #6
 8003a2c:	4641      	mov	r1, r8
 8003a2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a32:	4641      	mov	r1, r8
 8003a34:	018a      	lsls	r2, r1, #6
 8003a36:	4641      	mov	r1, r8
 8003a38:	ebb2 0a01 	subs.w	sl, r2, r1
 8003a3c:	4649      	mov	r1, r9
 8003a3e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003a42:	f04f 0200 	mov.w	r2, #0
 8003a46:	f04f 0300 	mov.w	r3, #0
 8003a4a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a4e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a52:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a56:	4692      	mov	sl, r2
 8003a58:	469b      	mov	fp, r3
 8003a5a:	4623      	mov	r3, r4
 8003a5c:	eb1a 0303 	adds.w	r3, sl, r3
 8003a60:	623b      	str	r3, [r7, #32]
 8003a62:	462b      	mov	r3, r5
 8003a64:	eb4b 0303 	adc.w	r3, fp, r3
 8003a68:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a6a:	f04f 0200 	mov.w	r2, #0
 8003a6e:	f04f 0300 	mov.w	r3, #0
 8003a72:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003a76:	4629      	mov	r1, r5
 8003a78:	028b      	lsls	r3, r1, #10
 8003a7a:	4621      	mov	r1, r4
 8003a7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a80:	4621      	mov	r1, r4
 8003a82:	028a      	lsls	r2, r1, #10
 8003a84:	4610      	mov	r0, r2
 8003a86:	4619      	mov	r1, r3
 8003a88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a90:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a92:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003a96:	f7fd f917 	bl	8000cc8 <__aeabi_uldivmod>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003aa4:	4b41      	ldr	r3, [pc, #260]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x354>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	0c1b      	lsrs	r3, r3, #16
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	3301      	adds	r3, #1
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8003ab6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003aba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003ac6:	e0eb      	b.n	8003ca0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ac8:	4b38      	ldr	r3, [pc, #224]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x354>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ad0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ad4:	4b35      	ldr	r3, [pc, #212]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x354>)
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d06b      	beq.n	8003bb8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ae0:	4b32      	ldr	r3, [pc, #200]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x354>)
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	099b      	lsrs	r3, r3, #6
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003aea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003aec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003aee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003af2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003af4:	2300      	movs	r3, #0
 8003af6:	667b      	str	r3, [r7, #100]	@ 0x64
 8003af8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003afc:	4622      	mov	r2, r4
 8003afe:	462b      	mov	r3, r5
 8003b00:	f04f 0000 	mov.w	r0, #0
 8003b04:	f04f 0100 	mov.w	r1, #0
 8003b08:	0159      	lsls	r1, r3, #5
 8003b0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b0e:	0150      	lsls	r0, r2, #5
 8003b10:	4602      	mov	r2, r0
 8003b12:	460b      	mov	r3, r1
 8003b14:	4621      	mov	r1, r4
 8003b16:	1a51      	subs	r1, r2, r1
 8003b18:	61b9      	str	r1, [r7, #24]
 8003b1a:	4629      	mov	r1, r5
 8003b1c:	eb63 0301 	sbc.w	r3, r3, r1
 8003b20:	61fb      	str	r3, [r7, #28]
 8003b22:	f04f 0200 	mov.w	r2, #0
 8003b26:	f04f 0300 	mov.w	r3, #0
 8003b2a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003b2e:	4659      	mov	r1, fp
 8003b30:	018b      	lsls	r3, r1, #6
 8003b32:	4651      	mov	r1, sl
 8003b34:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b38:	4651      	mov	r1, sl
 8003b3a:	018a      	lsls	r2, r1, #6
 8003b3c:	4651      	mov	r1, sl
 8003b3e:	ebb2 0801 	subs.w	r8, r2, r1
 8003b42:	4659      	mov	r1, fp
 8003b44:	eb63 0901 	sbc.w	r9, r3, r1
 8003b48:	f04f 0200 	mov.w	r2, #0
 8003b4c:	f04f 0300 	mov.w	r3, #0
 8003b50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b54:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b58:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b5c:	4690      	mov	r8, r2
 8003b5e:	4699      	mov	r9, r3
 8003b60:	4623      	mov	r3, r4
 8003b62:	eb18 0303 	adds.w	r3, r8, r3
 8003b66:	613b      	str	r3, [r7, #16]
 8003b68:	462b      	mov	r3, r5
 8003b6a:	eb49 0303 	adc.w	r3, r9, r3
 8003b6e:	617b      	str	r3, [r7, #20]
 8003b70:	f04f 0200 	mov.w	r2, #0
 8003b74:	f04f 0300 	mov.w	r3, #0
 8003b78:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003b7c:	4629      	mov	r1, r5
 8003b7e:	024b      	lsls	r3, r1, #9
 8003b80:	4621      	mov	r1, r4
 8003b82:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b86:	4621      	mov	r1, r4
 8003b88:	024a      	lsls	r2, r1, #9
 8003b8a:	4610      	mov	r0, r2
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b92:	2200      	movs	r2, #0
 8003b94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b96:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003b98:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b9c:	f7fd f894 	bl	8000cc8 <__aeabi_uldivmod>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003baa:	e065      	b.n	8003c78 <HAL_RCC_GetSysClockFreq+0x420>
 8003bac:	40023800 	.word	0x40023800
 8003bb0:	00f42400 	.word	0x00f42400
 8003bb4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bb8:	4b3d      	ldr	r3, [pc, #244]	@ (8003cb0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	099b      	lsrs	r3, r3, #6
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	4611      	mov	r1, r2
 8003bc4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003bc8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bca:	2300      	movs	r3, #0
 8003bcc:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003bd2:	4642      	mov	r2, r8
 8003bd4:	464b      	mov	r3, r9
 8003bd6:	f04f 0000 	mov.w	r0, #0
 8003bda:	f04f 0100 	mov.w	r1, #0
 8003bde:	0159      	lsls	r1, r3, #5
 8003be0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003be4:	0150      	lsls	r0, r2, #5
 8003be6:	4602      	mov	r2, r0
 8003be8:	460b      	mov	r3, r1
 8003bea:	4641      	mov	r1, r8
 8003bec:	1a51      	subs	r1, r2, r1
 8003bee:	60b9      	str	r1, [r7, #8]
 8003bf0:	4649      	mov	r1, r9
 8003bf2:	eb63 0301 	sbc.w	r3, r3, r1
 8003bf6:	60fb      	str	r3, [r7, #12]
 8003bf8:	f04f 0200 	mov.w	r2, #0
 8003bfc:	f04f 0300 	mov.w	r3, #0
 8003c00:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003c04:	4659      	mov	r1, fp
 8003c06:	018b      	lsls	r3, r1, #6
 8003c08:	4651      	mov	r1, sl
 8003c0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c0e:	4651      	mov	r1, sl
 8003c10:	018a      	lsls	r2, r1, #6
 8003c12:	4651      	mov	r1, sl
 8003c14:	1a54      	subs	r4, r2, r1
 8003c16:	4659      	mov	r1, fp
 8003c18:	eb63 0501 	sbc.w	r5, r3, r1
 8003c1c:	f04f 0200 	mov.w	r2, #0
 8003c20:	f04f 0300 	mov.w	r3, #0
 8003c24:	00eb      	lsls	r3, r5, #3
 8003c26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c2a:	00e2      	lsls	r2, r4, #3
 8003c2c:	4614      	mov	r4, r2
 8003c2e:	461d      	mov	r5, r3
 8003c30:	4643      	mov	r3, r8
 8003c32:	18e3      	adds	r3, r4, r3
 8003c34:	603b      	str	r3, [r7, #0]
 8003c36:	464b      	mov	r3, r9
 8003c38:	eb45 0303 	adc.w	r3, r5, r3
 8003c3c:	607b      	str	r3, [r7, #4]
 8003c3e:	f04f 0200 	mov.w	r2, #0
 8003c42:	f04f 0300 	mov.w	r3, #0
 8003c46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c4a:	4629      	mov	r1, r5
 8003c4c:	028b      	lsls	r3, r1, #10
 8003c4e:	4621      	mov	r1, r4
 8003c50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c54:	4621      	mov	r1, r4
 8003c56:	028a      	lsls	r2, r1, #10
 8003c58:	4610      	mov	r0, r2
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c60:	2200      	movs	r2, #0
 8003c62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c64:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003c66:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003c6a:	f7fd f82d 	bl	8000cc8 <__aeabi_uldivmod>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
 8003c72:	4613      	mov	r3, r2
 8003c74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003c78:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	0f1b      	lsrs	r3, r3, #28
 8003c7e:	f003 0307 	and.w	r3, r3, #7
 8003c82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003c86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003c8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c92:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c96:	e003      	b.n	8003ca0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c98:	4b06      	ldr	r3, [pc, #24]	@ (8003cb4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003c9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003c9e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ca0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	37b8      	adds	r7, #184	@ 0xb8
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003cae:	bf00      	nop
 8003cb0:	40023800 	.word	0x40023800
 8003cb4:	00f42400 	.word	0x00f42400

08003cb8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d101      	bne.n	8003cca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e28d      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f000 8083 	beq.w	8003dde <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003cd8:	4b94      	ldr	r3, [pc, #592]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f003 030c 	and.w	r3, r3, #12
 8003ce0:	2b04      	cmp	r3, #4
 8003ce2:	d019      	beq.n	8003d18 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003ce4:	4b91      	ldr	r3, [pc, #580]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f003 030c 	and.w	r3, r3, #12
        || \
 8003cec:	2b08      	cmp	r3, #8
 8003cee:	d106      	bne.n	8003cfe <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003cf0:	4b8e      	ldr	r3, [pc, #568]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cf8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cfc:	d00c      	beq.n	8003d18 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cfe:	4b8b      	ldr	r3, [pc, #556]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003d06:	2b0c      	cmp	r3, #12
 8003d08:	d112      	bne.n	8003d30 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d0a:	4b88      	ldr	r3, [pc, #544]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d16:	d10b      	bne.n	8003d30 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d18:	4b84      	ldr	r3, [pc, #528]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d05b      	beq.n	8003ddc <HAL_RCC_OscConfig+0x124>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d157      	bne.n	8003ddc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e25a      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d38:	d106      	bne.n	8003d48 <HAL_RCC_OscConfig+0x90>
 8003d3a:	4b7c      	ldr	r3, [pc, #496]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a7b      	ldr	r2, [pc, #492]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d44:	6013      	str	r3, [r2, #0]
 8003d46:	e01d      	b.n	8003d84 <HAL_RCC_OscConfig+0xcc>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d50:	d10c      	bne.n	8003d6c <HAL_RCC_OscConfig+0xb4>
 8003d52:	4b76      	ldr	r3, [pc, #472]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a75      	ldr	r2, [pc, #468]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d5c:	6013      	str	r3, [r2, #0]
 8003d5e:	4b73      	ldr	r3, [pc, #460]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a72      	ldr	r2, [pc, #456]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d68:	6013      	str	r3, [r2, #0]
 8003d6a:	e00b      	b.n	8003d84 <HAL_RCC_OscConfig+0xcc>
 8003d6c:	4b6f      	ldr	r3, [pc, #444]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a6e      	ldr	r2, [pc, #440]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d76:	6013      	str	r3, [r2, #0]
 8003d78:	4b6c      	ldr	r3, [pc, #432]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a6b      	ldr	r2, [pc, #428]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003d7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d013      	beq.n	8003db4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d8c:	f7fe fd7c 	bl	8002888 <HAL_GetTick>
 8003d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d92:	e008      	b.n	8003da6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d94:	f7fe fd78 	bl	8002888 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b64      	cmp	r3, #100	@ 0x64
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e21f      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003da6:	4b61      	ldr	r3, [pc, #388]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d0f0      	beq.n	8003d94 <HAL_RCC_OscConfig+0xdc>
 8003db2:	e014      	b.n	8003dde <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db4:	f7fe fd68 	bl	8002888 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dba:	e008      	b.n	8003dce <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dbc:	f7fe fd64 	bl	8002888 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b64      	cmp	r3, #100	@ 0x64
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e20b      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dce:	4b57      	ldr	r3, [pc, #348]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d1f0      	bne.n	8003dbc <HAL_RCC_OscConfig+0x104>
 8003dda:	e000      	b.n	8003dde <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ddc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d06f      	beq.n	8003eca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003dea:	4b50      	ldr	r3, [pc, #320]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f003 030c 	and.w	r3, r3, #12
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d017      	beq.n	8003e26 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003df6:	4b4d      	ldr	r3, [pc, #308]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	f003 030c 	and.w	r3, r3, #12
        || \
 8003dfe:	2b08      	cmp	r3, #8
 8003e00:	d105      	bne.n	8003e0e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003e02:	4b4a      	ldr	r3, [pc, #296]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00b      	beq.n	8003e26 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e0e:	4b47      	ldr	r3, [pc, #284]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003e16:	2b0c      	cmp	r3, #12
 8003e18:	d11c      	bne.n	8003e54 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e1a:	4b44      	ldr	r3, [pc, #272]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d116      	bne.n	8003e54 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e26:	4b41      	ldr	r3, [pc, #260]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d005      	beq.n	8003e3e <HAL_RCC_OscConfig+0x186>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d001      	beq.n	8003e3e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e1d3      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e3e:	4b3b      	ldr	r3, [pc, #236]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	691b      	ldr	r3, [r3, #16]
 8003e4a:	00db      	lsls	r3, r3, #3
 8003e4c:	4937      	ldr	r1, [pc, #220]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e52:	e03a      	b.n	8003eca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d020      	beq.n	8003e9e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e5c:	4b34      	ldr	r3, [pc, #208]	@ (8003f30 <HAL_RCC_OscConfig+0x278>)
 8003e5e:	2201      	movs	r2, #1
 8003e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e62:	f7fe fd11 	bl	8002888 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e6a:	f7fe fd0d 	bl	8002888 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e1b4      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0302 	and.w	r3, r3, #2
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0f0      	beq.n	8003e6a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e88:	4b28      	ldr	r3, [pc, #160]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	4925      	ldr	r1, [pc, #148]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	600b      	str	r3, [r1, #0]
 8003e9c:	e015      	b.n	8003eca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e9e:	4b24      	ldr	r3, [pc, #144]	@ (8003f30 <HAL_RCC_OscConfig+0x278>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea4:	f7fe fcf0 	bl	8002888 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003eac:	f7fe fcec 	bl	8002888 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e193      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0308 	and.w	r3, r3, #8
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d036      	beq.n	8003f44 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d016      	beq.n	8003f0c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ede:	4b15      	ldr	r3, [pc, #84]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee4:	f7fe fcd0 	bl	8002888 <HAL_GetTick>
 8003ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eea:	e008      	b.n	8003efe <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eec:	f7fe fccc 	bl	8002888 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d901      	bls.n	8003efe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e173      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003efe:	4b0b      	ldr	r3, [pc, #44]	@ (8003f2c <HAL_RCC_OscConfig+0x274>)
 8003f00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f02:	f003 0302 	and.w	r3, r3, #2
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d0f0      	beq.n	8003eec <HAL_RCC_OscConfig+0x234>
 8003f0a:	e01b      	b.n	8003f44 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f0c:	4b09      	ldr	r3, [pc, #36]	@ (8003f34 <HAL_RCC_OscConfig+0x27c>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f12:	f7fe fcb9 	bl	8002888 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f18:	e00e      	b.n	8003f38 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f1a:	f7fe fcb5 	bl	8002888 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d907      	bls.n	8003f38 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e15c      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	42470000 	.word	0x42470000
 8003f34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f38:	4b8a      	ldr	r3, [pc, #552]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003f3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1ea      	bne.n	8003f1a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8097 	beq.w	8004080 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f52:	2300      	movs	r3, #0
 8003f54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f56:	4b83      	ldr	r3, [pc, #524]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10f      	bne.n	8003f82 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f62:	2300      	movs	r3, #0
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	4b7f      	ldr	r3, [pc, #508]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	4a7e      	ldr	r2, [pc, #504]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003f6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f72:	4b7c      	ldr	r3, [pc, #496]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f7a:	60bb      	str	r3, [r7, #8]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f82:	4b79      	ldr	r3, [pc, #484]	@ (8004168 <HAL_RCC_OscConfig+0x4b0>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d118      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f8e:	4b76      	ldr	r3, [pc, #472]	@ (8004168 <HAL_RCC_OscConfig+0x4b0>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a75      	ldr	r2, [pc, #468]	@ (8004168 <HAL_RCC_OscConfig+0x4b0>)
 8003f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f9a:	f7fe fc75 	bl	8002888 <HAL_GetTick>
 8003f9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa0:	e008      	b.n	8003fb4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fa2:	f7fe fc71 	bl	8002888 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	1ad3      	subs	r3, r2, r3
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e118      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fb4:	4b6c      	ldr	r3, [pc, #432]	@ (8004168 <HAL_RCC_OscConfig+0x4b0>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d0f0      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d106      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x31e>
 8003fc8:	4b66      	ldr	r3, [pc, #408]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003fca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fcc:	4a65      	ldr	r2, [pc, #404]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003fce:	f043 0301 	orr.w	r3, r3, #1
 8003fd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fd4:	e01c      	b.n	8004010 <HAL_RCC_OscConfig+0x358>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2b05      	cmp	r3, #5
 8003fdc:	d10c      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x340>
 8003fde:	4b61      	ldr	r3, [pc, #388]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe2:	4a60      	ldr	r2, [pc, #384]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003fe4:	f043 0304 	orr.w	r3, r3, #4
 8003fe8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fea:	4b5e      	ldr	r3, [pc, #376]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003fec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fee:	4a5d      	ldr	r2, [pc, #372]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003ff0:	f043 0301 	orr.w	r3, r3, #1
 8003ff4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ff6:	e00b      	b.n	8004010 <HAL_RCC_OscConfig+0x358>
 8003ff8:	4b5a      	ldr	r3, [pc, #360]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003ffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ffc:	4a59      	ldr	r2, [pc, #356]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8003ffe:	f023 0301 	bic.w	r3, r3, #1
 8004002:	6713      	str	r3, [r2, #112]	@ 0x70
 8004004:	4b57      	ldr	r3, [pc, #348]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8004006:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004008:	4a56      	ldr	r2, [pc, #344]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 800400a:	f023 0304 	bic.w	r3, r3, #4
 800400e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d015      	beq.n	8004044 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004018:	f7fe fc36 	bl	8002888 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800401e:	e00a      	b.n	8004036 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004020:	f7fe fc32 	bl	8002888 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800402e:	4293      	cmp	r3, r2
 8004030:	d901      	bls.n	8004036 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e0d7      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004036:	4b4b      	ldr	r3, [pc, #300]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8004038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d0ee      	beq.n	8004020 <HAL_RCC_OscConfig+0x368>
 8004042:	e014      	b.n	800406e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004044:	f7fe fc20 	bl	8002888 <HAL_GetTick>
 8004048:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800404a:	e00a      	b.n	8004062 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800404c:	f7fe fc1c 	bl	8002888 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	f241 3288 	movw	r2, #5000	@ 0x1388
 800405a:	4293      	cmp	r3, r2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e0c1      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004062:	4b40      	ldr	r3, [pc, #256]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8004064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1ee      	bne.n	800404c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800406e:	7dfb      	ldrb	r3, [r7, #23]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d105      	bne.n	8004080 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004074:	4b3b      	ldr	r3, [pc, #236]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 8004076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004078:	4a3a      	ldr	r2, [pc, #232]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 800407a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800407e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	2b00      	cmp	r3, #0
 8004086:	f000 80ad 	beq.w	80041e4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800408a:	4b36      	ldr	r3, [pc, #216]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 030c 	and.w	r3, r3, #12
 8004092:	2b08      	cmp	r3, #8
 8004094:	d060      	beq.n	8004158 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	2b02      	cmp	r3, #2
 800409c:	d145      	bne.n	800412a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800409e:	4b33      	ldr	r3, [pc, #204]	@ (800416c <HAL_RCC_OscConfig+0x4b4>)
 80040a0:	2200      	movs	r2, #0
 80040a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a4:	f7fe fbf0 	bl	8002888 <HAL_GetTick>
 80040a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ac:	f7fe fbec 	bl	8002888 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e093      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040be:	4b29      	ldr	r3, [pc, #164]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d1f0      	bne.n	80040ac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69da      	ldr	r2, [r3, #28]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a1b      	ldr	r3, [r3, #32]
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	019b      	lsls	r3, r3, #6
 80040da:	431a      	orrs	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e0:	085b      	lsrs	r3, r3, #1
 80040e2:	3b01      	subs	r3, #1
 80040e4:	041b      	lsls	r3, r3, #16
 80040e6:	431a      	orrs	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ec:	061b      	lsls	r3, r3, #24
 80040ee:	431a      	orrs	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f4:	071b      	lsls	r3, r3, #28
 80040f6:	491b      	ldr	r1, [pc, #108]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040fc:	4b1b      	ldr	r3, [pc, #108]	@ (800416c <HAL_RCC_OscConfig+0x4b4>)
 80040fe:	2201      	movs	r2, #1
 8004100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004102:	f7fe fbc1 	bl	8002888 <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004108:	e008      	b.n	800411c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800410a:	f7fe fbbd 	bl	8002888 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e064      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800411c:	4b11      	ldr	r3, [pc, #68]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004124:	2b00      	cmp	r3, #0
 8004126:	d0f0      	beq.n	800410a <HAL_RCC_OscConfig+0x452>
 8004128:	e05c      	b.n	80041e4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800412a:	4b10      	ldr	r3, [pc, #64]	@ (800416c <HAL_RCC_OscConfig+0x4b4>)
 800412c:	2200      	movs	r2, #0
 800412e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004130:	f7fe fbaa 	bl	8002888 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004138:	f7fe fba6 	bl	8002888 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e04d      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800414a:	4b06      	ldr	r3, [pc, #24]	@ (8004164 <HAL_RCC_OscConfig+0x4ac>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1f0      	bne.n	8004138 <HAL_RCC_OscConfig+0x480>
 8004156:	e045      	b.n	80041e4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	2b01      	cmp	r3, #1
 800415e:	d107      	bne.n	8004170 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	e040      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
 8004164:	40023800 	.word	0x40023800
 8004168:	40007000 	.word	0x40007000
 800416c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004170:	4b1f      	ldr	r3, [pc, #124]	@ (80041f0 <HAL_RCC_OscConfig+0x538>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d030      	beq.n	80041e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004188:	429a      	cmp	r2, r3
 800418a:	d129      	bne.n	80041e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004196:	429a      	cmp	r2, r3
 8004198:	d122      	bne.n	80041e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80041a0:	4013      	ands	r3, r2
 80041a2:	687a      	ldr	r2, [r7, #4]
 80041a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d119      	bne.n	80041e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041b6:	085b      	lsrs	r3, r3, #1
 80041b8:	3b01      	subs	r3, #1
 80041ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041bc:	429a      	cmp	r2, r3
 80041be:	d10f      	bne.n	80041e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d107      	bne.n	80041e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041da:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041dc:	429a      	cmp	r2, r3
 80041de:	d001      	beq.n	80041e4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e000      	b.n	80041e6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3718      	adds	r7, #24
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	40023800 	.word	0x40023800

080041f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e041      	b.n	800428a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d106      	bne.n	8004220 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7fe f80c 	bl	8002238 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2202      	movs	r2, #2
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	3304      	adds	r3, #4
 8004230:	4619      	mov	r1, r3
 8004232:	4610      	mov	r0, r2
 8004234:	f000 fc0c 	bl	8004a50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2201      	movs	r2, #1
 8004284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3708      	adds	r7, #8
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b082      	sub	sp, #8
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d101      	bne.n	80042a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e041      	b.n	8004328 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d106      	bne.n	80042be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 f839 	bl	8004330 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2202      	movs	r2, #2
 80042c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	3304      	adds	r3, #4
 80042ce:	4619      	mov	r1, r3
 80042d0:	4610      	mov	r0, r2
 80042d2:	f000 fbbd 	bl	8004a50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2201      	movs	r2, #1
 80042da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2201      	movs	r2, #1
 80042f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2201      	movs	r2, #1
 800431a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3708      	adds	r7, #8
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d109      	bne.n	8004368 <HAL_TIM_PWM_Start+0x24>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2b01      	cmp	r3, #1
 800435e:	bf14      	ite	ne
 8004360:	2301      	movne	r3, #1
 8004362:	2300      	moveq	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	e022      	b.n	80043ae <HAL_TIM_PWM_Start+0x6a>
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	2b04      	cmp	r3, #4
 800436c:	d109      	bne.n	8004382 <HAL_TIM_PWM_Start+0x3e>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b01      	cmp	r3, #1
 8004378:	bf14      	ite	ne
 800437a:	2301      	movne	r3, #1
 800437c:	2300      	moveq	r3, #0
 800437e:	b2db      	uxtb	r3, r3
 8004380:	e015      	b.n	80043ae <HAL_TIM_PWM_Start+0x6a>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	2b08      	cmp	r3, #8
 8004386:	d109      	bne.n	800439c <HAL_TIM_PWM_Start+0x58>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800438e:	b2db      	uxtb	r3, r3
 8004390:	2b01      	cmp	r3, #1
 8004392:	bf14      	ite	ne
 8004394:	2301      	movne	r3, #1
 8004396:	2300      	moveq	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	e008      	b.n	80043ae <HAL_TIM_PWM_Start+0x6a>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	bf14      	ite	ne
 80043a8:	2301      	movne	r3, #1
 80043aa:	2300      	moveq	r3, #0
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e07c      	b.n	80044b0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d104      	bne.n	80043c6 <HAL_TIM_PWM_Start+0x82>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2202      	movs	r2, #2
 80043c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043c4:	e013      	b.n	80043ee <HAL_TIM_PWM_Start+0xaa>
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b04      	cmp	r3, #4
 80043ca:	d104      	bne.n	80043d6 <HAL_TIM_PWM_Start+0x92>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2202      	movs	r2, #2
 80043d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043d4:	e00b      	b.n	80043ee <HAL_TIM_PWM_Start+0xaa>
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2b08      	cmp	r3, #8
 80043da:	d104      	bne.n	80043e6 <HAL_TIM_PWM_Start+0xa2>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2202      	movs	r2, #2
 80043e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043e4:	e003      	b.n	80043ee <HAL_TIM_PWM_Start+0xaa>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2202      	movs	r2, #2
 80043ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2201      	movs	r2, #1
 80043f4:	6839      	ldr	r1, [r7, #0]
 80043f6:	4618      	mov	r0, r3
 80043f8:	f000 fe20 	bl	800503c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a2d      	ldr	r2, [pc, #180]	@ (80044b8 <HAL_TIM_PWM_Start+0x174>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d004      	beq.n	8004410 <HAL_TIM_PWM_Start+0xcc>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a2c      	ldr	r2, [pc, #176]	@ (80044bc <HAL_TIM_PWM_Start+0x178>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d101      	bne.n	8004414 <HAL_TIM_PWM_Start+0xd0>
 8004410:	2301      	movs	r3, #1
 8004412:	e000      	b.n	8004416 <HAL_TIM_PWM_Start+0xd2>
 8004414:	2300      	movs	r3, #0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d007      	beq.n	800442a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004428:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a22      	ldr	r2, [pc, #136]	@ (80044b8 <HAL_TIM_PWM_Start+0x174>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d022      	beq.n	800447a <HAL_TIM_PWM_Start+0x136>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800443c:	d01d      	beq.n	800447a <HAL_TIM_PWM_Start+0x136>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a1f      	ldr	r2, [pc, #124]	@ (80044c0 <HAL_TIM_PWM_Start+0x17c>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d018      	beq.n	800447a <HAL_TIM_PWM_Start+0x136>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a1d      	ldr	r2, [pc, #116]	@ (80044c4 <HAL_TIM_PWM_Start+0x180>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d013      	beq.n	800447a <HAL_TIM_PWM_Start+0x136>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a1c      	ldr	r2, [pc, #112]	@ (80044c8 <HAL_TIM_PWM_Start+0x184>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d00e      	beq.n	800447a <HAL_TIM_PWM_Start+0x136>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a16      	ldr	r2, [pc, #88]	@ (80044bc <HAL_TIM_PWM_Start+0x178>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d009      	beq.n	800447a <HAL_TIM_PWM_Start+0x136>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a18      	ldr	r2, [pc, #96]	@ (80044cc <HAL_TIM_PWM_Start+0x188>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d004      	beq.n	800447a <HAL_TIM_PWM_Start+0x136>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a16      	ldr	r2, [pc, #88]	@ (80044d0 <HAL_TIM_PWM_Start+0x18c>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d111      	bne.n	800449e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f003 0307 	and.w	r3, r3, #7
 8004484:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2b06      	cmp	r3, #6
 800448a:	d010      	beq.n	80044ae <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f042 0201 	orr.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800449c:	e007      	b.n	80044ae <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f042 0201 	orr.w	r2, r2, #1
 80044ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40010000 	.word	0x40010000
 80044bc:	40010400 	.word	0x40010400
 80044c0:	40000400 	.word	0x40000400
 80044c4:	40000800 	.word	0x40000800
 80044c8:	40000c00 	.word	0x40000c00
 80044cc:	40014000 	.word	0x40014000
 80044d0:	40001800 	.word	0x40001800

080044d4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d101      	bne.n	80044e8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e097      	b.n	8004618 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d106      	bne.n	8004502 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f7fd fed3 	bl	80022a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2202      	movs	r2, #2
 8004506:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	6812      	ldr	r2, [r2, #0]
 8004514:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004518:	f023 0307 	bic.w	r3, r3, #7
 800451c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	3304      	adds	r3, #4
 8004526:	4619      	mov	r1, r3
 8004528:	4610      	mov	r0, r2
 800452a:	f000 fa91 	bl	8004a50 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	699b      	ldr	r3, [r3, #24]
 800453c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	4313      	orrs	r3, r2
 800454e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004556:	f023 0303 	bic.w	r3, r3, #3
 800455a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	689a      	ldr	r2, [r3, #8]
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	021b      	lsls	r3, r3, #8
 8004566:	4313      	orrs	r3, r2
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	4313      	orrs	r3, r2
 800456c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004574:	f023 030c 	bic.w	r3, r3, #12
 8004578:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004580:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004584:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	021b      	lsls	r3, r3, #8
 8004590:	4313      	orrs	r3, r2
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	4313      	orrs	r3, r2
 8004596:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	691b      	ldr	r3, [r3, #16]
 800459c:	011a      	lsls	r2, r3, #4
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	031b      	lsls	r3, r3, #12
 80045a4:	4313      	orrs	r3, r2
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80045b2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80045ba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	011b      	lsls	r3, r3, #4
 80045c6:	4313      	orrs	r3, r2
 80045c8:	68fa      	ldr	r2, [r7, #12]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	697a      	ldr	r2, [r7, #20]
 80045d4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3718      	adds	r7, #24
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004630:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004638:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004640:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004648:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d110      	bne.n	8004672 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004650:	7bfb      	ldrb	r3, [r7, #15]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d102      	bne.n	800465c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004656:	7b7b      	ldrb	r3, [r7, #13]
 8004658:	2b01      	cmp	r3, #1
 800465a:	d001      	beq.n	8004660 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e069      	b.n	8004734 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2202      	movs	r2, #2
 800466c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004670:	e031      	b.n	80046d6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	2b04      	cmp	r3, #4
 8004676:	d110      	bne.n	800469a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004678:	7bbb      	ldrb	r3, [r7, #14]
 800467a:	2b01      	cmp	r3, #1
 800467c:	d102      	bne.n	8004684 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800467e:	7b3b      	ldrb	r3, [r7, #12]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d001      	beq.n	8004688 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e055      	b.n	8004734 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2202      	movs	r2, #2
 800468c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2202      	movs	r2, #2
 8004694:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004698:	e01d      	b.n	80046d6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800469a:	7bfb      	ldrb	r3, [r7, #15]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d108      	bne.n	80046b2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80046a0:	7bbb      	ldrb	r3, [r7, #14]
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d105      	bne.n	80046b2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80046a6:	7b7b      	ldrb	r3, [r7, #13]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d102      	bne.n	80046b2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80046ac:	7b3b      	ldrb	r3, [r7, #12]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d001      	beq.n	80046b6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e03e      	b.n	8004734 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2202      	movs	r2, #2
 80046ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2202      	movs	r2, #2
 80046c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2202      	movs	r2, #2
 80046ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2202      	movs	r2, #2
 80046d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d003      	beq.n	80046e4 <HAL_TIM_Encoder_Start+0xc4>
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	2b04      	cmp	r3, #4
 80046e0:	d008      	beq.n	80046f4 <HAL_TIM_Encoder_Start+0xd4>
 80046e2:	e00f      	b.n	8004704 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2201      	movs	r2, #1
 80046ea:	2100      	movs	r1, #0
 80046ec:	4618      	mov	r0, r3
 80046ee:	f000 fca5 	bl	800503c <TIM_CCxChannelCmd>
      break;
 80046f2:	e016      	b.n	8004722 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2201      	movs	r2, #1
 80046fa:	2104      	movs	r1, #4
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 fc9d 	bl	800503c <TIM_CCxChannelCmd>
      break;
 8004702:	e00e      	b.n	8004722 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2201      	movs	r2, #1
 800470a:	2100      	movs	r1, #0
 800470c:	4618      	mov	r0, r3
 800470e:	f000 fc95 	bl	800503c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2201      	movs	r2, #1
 8004718:	2104      	movs	r1, #4
 800471a:	4618      	mov	r0, r3
 800471c:	f000 fc8e 	bl	800503c <TIM_CCxChannelCmd>
      break;
 8004720:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f042 0201 	orr.w	r2, r2, #1
 8004730:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af00      	add	r7, sp, #0
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004748:	2300      	movs	r3, #0
 800474a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004752:	2b01      	cmp	r3, #1
 8004754:	d101      	bne.n	800475a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004756:	2302      	movs	r3, #2
 8004758:	e0ae      	b.n	80048b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2b0c      	cmp	r3, #12
 8004766:	f200 809f 	bhi.w	80048a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800476a:	a201      	add	r2, pc, #4	@ (adr r2, 8004770 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800476c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004770:	080047a5 	.word	0x080047a5
 8004774:	080048a9 	.word	0x080048a9
 8004778:	080048a9 	.word	0x080048a9
 800477c:	080048a9 	.word	0x080048a9
 8004780:	080047e5 	.word	0x080047e5
 8004784:	080048a9 	.word	0x080048a9
 8004788:	080048a9 	.word	0x080048a9
 800478c:	080048a9 	.word	0x080048a9
 8004790:	08004827 	.word	0x08004827
 8004794:	080048a9 	.word	0x080048a9
 8004798:	080048a9 	.word	0x080048a9
 800479c:	080048a9 	.word	0x080048a9
 80047a0:	08004867 	.word	0x08004867
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68b9      	ldr	r1, [r7, #8]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f000 f9fc 	bl	8004ba8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	699a      	ldr	r2, [r3, #24]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f042 0208 	orr.w	r2, r2, #8
 80047be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	699a      	ldr	r2, [r3, #24]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f022 0204 	bic.w	r2, r2, #4
 80047ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6999      	ldr	r1, [r3, #24]
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	691a      	ldr	r2, [r3, #16]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	430a      	orrs	r2, r1
 80047e0:	619a      	str	r2, [r3, #24]
      break;
 80047e2:	e064      	b.n	80048ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68b9      	ldr	r1, [r7, #8]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f000 fa4c 	bl	8004c88 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	699a      	ldr	r2, [r3, #24]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	699a      	ldr	r2, [r3, #24]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800480e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	6999      	ldr	r1, [r3, #24]
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	021a      	lsls	r2, r3, #8
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	619a      	str	r2, [r3, #24]
      break;
 8004824:	e043      	b.n	80048ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68b9      	ldr	r1, [r7, #8]
 800482c:	4618      	mov	r0, r3
 800482e:	f000 faa1 	bl	8004d74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	69da      	ldr	r2, [r3, #28]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f042 0208 	orr.w	r2, r2, #8
 8004840:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	69da      	ldr	r2, [r3, #28]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f022 0204 	bic.w	r2, r2, #4
 8004850:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	69d9      	ldr	r1, [r3, #28]
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	691a      	ldr	r2, [r3, #16]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	61da      	str	r2, [r3, #28]
      break;
 8004864:	e023      	b.n	80048ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68b9      	ldr	r1, [r7, #8]
 800486c:	4618      	mov	r0, r3
 800486e:	f000 faf5 	bl	8004e5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	69da      	ldr	r2, [r3, #28]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004880:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	69da      	ldr	r2, [r3, #28]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004890:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	69d9      	ldr	r1, [r3, #28]
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	691b      	ldr	r3, [r3, #16]
 800489c:	021a      	lsls	r2, r3, #8
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	61da      	str	r2, [r3, #28]
      break;
 80048a6:	e002      	b.n	80048ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	75fb      	strb	r3, [r7, #23]
      break;
 80048ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3718      	adds	r7, #24
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ca:	2300      	movs	r3, #0
 80048cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d101      	bne.n	80048dc <HAL_TIM_ConfigClockSource+0x1c>
 80048d8:	2302      	movs	r3, #2
 80048da:	e0b4      	b.n	8004a46 <HAL_TIM_ConfigClockSource+0x186>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2202      	movs	r2, #2
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004902:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004914:	d03e      	beq.n	8004994 <HAL_TIM_ConfigClockSource+0xd4>
 8004916:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800491a:	f200 8087 	bhi.w	8004a2c <HAL_TIM_ConfigClockSource+0x16c>
 800491e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004922:	f000 8086 	beq.w	8004a32 <HAL_TIM_ConfigClockSource+0x172>
 8004926:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800492a:	d87f      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x16c>
 800492c:	2b70      	cmp	r3, #112	@ 0x70
 800492e:	d01a      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0xa6>
 8004930:	2b70      	cmp	r3, #112	@ 0x70
 8004932:	d87b      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x16c>
 8004934:	2b60      	cmp	r3, #96	@ 0x60
 8004936:	d050      	beq.n	80049da <HAL_TIM_ConfigClockSource+0x11a>
 8004938:	2b60      	cmp	r3, #96	@ 0x60
 800493a:	d877      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x16c>
 800493c:	2b50      	cmp	r3, #80	@ 0x50
 800493e:	d03c      	beq.n	80049ba <HAL_TIM_ConfigClockSource+0xfa>
 8004940:	2b50      	cmp	r3, #80	@ 0x50
 8004942:	d873      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x16c>
 8004944:	2b40      	cmp	r3, #64	@ 0x40
 8004946:	d058      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x13a>
 8004948:	2b40      	cmp	r3, #64	@ 0x40
 800494a:	d86f      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x16c>
 800494c:	2b30      	cmp	r3, #48	@ 0x30
 800494e:	d064      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0x15a>
 8004950:	2b30      	cmp	r3, #48	@ 0x30
 8004952:	d86b      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x16c>
 8004954:	2b20      	cmp	r3, #32
 8004956:	d060      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0x15a>
 8004958:	2b20      	cmp	r3, #32
 800495a:	d867      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x16c>
 800495c:	2b00      	cmp	r3, #0
 800495e:	d05c      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0x15a>
 8004960:	2b10      	cmp	r3, #16
 8004962:	d05a      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0x15a>
 8004964:	e062      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004976:	f000 fb41 	bl	8004ffc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004988:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	609a      	str	r2, [r3, #8]
      break;
 8004992:	e04f      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049a4:	f000 fb2a 	bl	8004ffc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689a      	ldr	r2, [r3, #8]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049b6:	609a      	str	r2, [r3, #8]
      break;
 80049b8:	e03c      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049c6:	461a      	mov	r2, r3
 80049c8:	f000 fa9e 	bl	8004f08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2150      	movs	r1, #80	@ 0x50
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 faf7 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 80049d8:	e02c      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049e6:	461a      	mov	r2, r3
 80049e8:	f000 fabd 	bl	8004f66 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2160      	movs	r1, #96	@ 0x60
 80049f2:	4618      	mov	r0, r3
 80049f4:	f000 fae7 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 80049f8:	e01c      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a06:	461a      	mov	r2, r3
 8004a08:	f000 fa7e 	bl	8004f08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2140      	movs	r1, #64	@ 0x40
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 fad7 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 8004a18:	e00c      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4619      	mov	r1, r3
 8004a24:	4610      	mov	r0, r2
 8004a26:	f000 face 	bl	8004fc6 <TIM_ITRx_SetConfig>
      break;
 8004a2a:	e003      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a30:	e000      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
	...

08004a50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a46      	ldr	r2, [pc, #280]	@ (8004b7c <TIM_Base_SetConfig+0x12c>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d013      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a6e:	d00f      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a43      	ldr	r2, [pc, #268]	@ (8004b80 <TIM_Base_SetConfig+0x130>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d00b      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a42      	ldr	r2, [pc, #264]	@ (8004b84 <TIM_Base_SetConfig+0x134>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d007      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a41      	ldr	r2, [pc, #260]	@ (8004b88 <TIM_Base_SetConfig+0x138>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d003      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a40      	ldr	r2, [pc, #256]	@ (8004b8c <TIM_Base_SetConfig+0x13c>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d108      	bne.n	8004aa2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a35      	ldr	r2, [pc, #212]	@ (8004b7c <TIM_Base_SetConfig+0x12c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d02b      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ab0:	d027      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a32      	ldr	r2, [pc, #200]	@ (8004b80 <TIM_Base_SetConfig+0x130>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d023      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a31      	ldr	r2, [pc, #196]	@ (8004b84 <TIM_Base_SetConfig+0x134>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d01f      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a30      	ldr	r2, [pc, #192]	@ (8004b88 <TIM_Base_SetConfig+0x138>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d01b      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a2f      	ldr	r2, [pc, #188]	@ (8004b8c <TIM_Base_SetConfig+0x13c>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d017      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a2e      	ldr	r2, [pc, #184]	@ (8004b90 <TIM_Base_SetConfig+0x140>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d013      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a2d      	ldr	r2, [pc, #180]	@ (8004b94 <TIM_Base_SetConfig+0x144>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d00f      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a2c      	ldr	r2, [pc, #176]	@ (8004b98 <TIM_Base_SetConfig+0x148>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d00b      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a2b      	ldr	r2, [pc, #172]	@ (8004b9c <TIM_Base_SetConfig+0x14c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d007      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a2a      	ldr	r2, [pc, #168]	@ (8004ba0 <TIM_Base_SetConfig+0x150>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d003      	beq.n	8004b02 <TIM_Base_SetConfig+0xb2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a29      	ldr	r2, [pc, #164]	@ (8004ba4 <TIM_Base_SetConfig+0x154>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d108      	bne.n	8004b14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	689a      	ldr	r2, [r3, #8]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a10      	ldr	r2, [pc, #64]	@ (8004b7c <TIM_Base_SetConfig+0x12c>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d003      	beq.n	8004b48 <TIM_Base_SetConfig+0xf8>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a12      	ldr	r2, [pc, #72]	@ (8004b8c <TIM_Base_SetConfig+0x13c>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d103      	bne.n	8004b50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	691a      	ldr	r2, [r3, #16]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	f003 0301 	and.w	r3, r3, #1
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d105      	bne.n	8004b6e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	f023 0201 	bic.w	r2, r3, #1
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	611a      	str	r2, [r3, #16]
  }
}
 8004b6e:	bf00      	nop
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40010000 	.word	0x40010000
 8004b80:	40000400 	.word	0x40000400
 8004b84:	40000800 	.word	0x40000800
 8004b88:	40000c00 	.word	0x40000c00
 8004b8c:	40010400 	.word	0x40010400
 8004b90:	40014000 	.word	0x40014000
 8004b94:	40014400 	.word	0x40014400
 8004b98:	40014800 	.word	0x40014800
 8004b9c:	40001800 	.word	0x40001800
 8004ba0:	40001c00 	.word	0x40001c00
 8004ba4:	40002000 	.word	0x40002000

08004ba8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b087      	sub	sp, #28
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a1b      	ldr	r3, [r3, #32]
 8004bbc:	f023 0201 	bic.w	r2, r3, #1
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0303 	bic.w	r3, r3, #3
 8004bde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f023 0302 	bic.w	r3, r3, #2
 8004bf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	697a      	ldr	r2, [r7, #20]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a20      	ldr	r2, [pc, #128]	@ (8004c80 <TIM_OC1_SetConfig+0xd8>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d003      	beq.n	8004c0c <TIM_OC1_SetConfig+0x64>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a1f      	ldr	r2, [pc, #124]	@ (8004c84 <TIM_OC1_SetConfig+0xdc>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d10c      	bne.n	8004c26 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	f023 0308 	bic.w	r3, r3, #8
 8004c12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	697a      	ldr	r2, [r7, #20]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	f023 0304 	bic.w	r3, r3, #4
 8004c24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a15      	ldr	r2, [pc, #84]	@ (8004c80 <TIM_OC1_SetConfig+0xd8>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d003      	beq.n	8004c36 <TIM_OC1_SetConfig+0x8e>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a14      	ldr	r2, [pc, #80]	@ (8004c84 <TIM_OC1_SetConfig+0xdc>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d111      	bne.n	8004c5a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	685a      	ldr	r2, [r3, #4]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	621a      	str	r2, [r3, #32]
}
 8004c74:	bf00      	nop
 8004c76:	371c      	adds	r7, #28
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr
 8004c80:	40010000 	.word	0x40010000
 8004c84:	40010400 	.word	0x40010400

08004c88 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b087      	sub	sp, #28
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	f023 0210 	bic.w	r2, r3, #16
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	021b      	lsls	r3, r3, #8
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f023 0320 	bic.w	r3, r3, #32
 8004cd2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	011b      	lsls	r3, r3, #4
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a22      	ldr	r2, [pc, #136]	@ (8004d6c <TIM_OC2_SetConfig+0xe4>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d003      	beq.n	8004cf0 <TIM_OC2_SetConfig+0x68>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a21      	ldr	r2, [pc, #132]	@ (8004d70 <TIM_OC2_SetConfig+0xe8>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d10d      	bne.n	8004d0c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cf6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	011b      	lsls	r3, r3, #4
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	4a17      	ldr	r2, [pc, #92]	@ (8004d6c <TIM_OC2_SetConfig+0xe4>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d003      	beq.n	8004d1c <TIM_OC2_SetConfig+0x94>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	4a16      	ldr	r2, [pc, #88]	@ (8004d70 <TIM_OC2_SetConfig+0xe8>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d113      	bne.n	8004d44 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d22:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	693a      	ldr	r2, [r7, #16]
 8004d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	685a      	ldr	r2, [r3, #4]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	697a      	ldr	r2, [r7, #20]
 8004d5c:	621a      	str	r2, [r3, #32]
}
 8004d5e:	bf00      	nop
 8004d60:	371c      	adds	r7, #28
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	40010000 	.word	0x40010000
 8004d70:	40010400 	.word	0x40010400

08004d74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b087      	sub	sp, #28
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a1b      	ldr	r3, [r3, #32]
 8004d82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	69db      	ldr	r3, [r3, #28]
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004da2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f023 0303 	bic.w	r3, r3, #3
 8004daa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004dbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	021b      	lsls	r3, r3, #8
 8004dc4:	697a      	ldr	r2, [r7, #20]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a21      	ldr	r2, [pc, #132]	@ (8004e54 <TIM_OC3_SetConfig+0xe0>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d003      	beq.n	8004dda <TIM_OC3_SetConfig+0x66>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a20      	ldr	r2, [pc, #128]	@ (8004e58 <TIM_OC3_SetConfig+0xe4>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d10d      	bne.n	8004df6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004de0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	021b      	lsls	r3, r3, #8
 8004de8:	697a      	ldr	r2, [r7, #20]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004df4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a16      	ldr	r2, [pc, #88]	@ (8004e54 <TIM_OC3_SetConfig+0xe0>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d003      	beq.n	8004e06 <TIM_OC3_SetConfig+0x92>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a15      	ldr	r2, [pc, #84]	@ (8004e58 <TIM_OC3_SetConfig+0xe4>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d113      	bne.n	8004e2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	011b      	lsls	r3, r3, #4
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	011b      	lsls	r3, r3, #4
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68fa      	ldr	r2, [r7, #12]
 8004e38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	697a      	ldr	r2, [r7, #20]
 8004e46:	621a      	str	r2, [r3, #32]
}
 8004e48:	bf00      	nop
 8004e4a:	371c      	adds	r7, #28
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	40010000 	.word	0x40010000
 8004e58:	40010400 	.word	0x40010400

08004e5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b087      	sub	sp, #28
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a1b      	ldr	r3, [r3, #32]
 8004e70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	69db      	ldr	r3, [r3, #28]
 8004e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	021b      	lsls	r3, r3, #8
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ea0:	693b      	ldr	r3, [r7, #16]
 8004ea2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ea6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	031b      	lsls	r3, r3, #12
 8004eae:	693a      	ldr	r2, [r7, #16]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a12      	ldr	r2, [pc, #72]	@ (8004f00 <TIM_OC4_SetConfig+0xa4>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d003      	beq.n	8004ec4 <TIM_OC4_SetConfig+0x68>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a11      	ldr	r2, [pc, #68]	@ (8004f04 <TIM_OC4_SetConfig+0xa8>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d109      	bne.n	8004ed8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004eca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	019b      	lsls	r3, r3, #6
 8004ed2:	697a      	ldr	r2, [r7, #20]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	697a      	ldr	r2, [r7, #20]
 8004edc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	621a      	str	r2, [r3, #32]
}
 8004ef2:	bf00      	nop
 8004ef4:	371c      	adds	r7, #28
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40010000 	.word	0x40010000
 8004f04:	40010400 	.word	0x40010400

08004f08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b087      	sub	sp, #28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	f023 0201 	bic.w	r2, r3, #1
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	699b      	ldr	r3, [r3, #24]
 8004f2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	011b      	lsls	r3, r3, #4
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	f023 030a 	bic.w	r3, r3, #10
 8004f44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f46:	697a      	ldr	r2, [r7, #20]
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	621a      	str	r2, [r3, #32]
}
 8004f5a:	bf00      	nop
 8004f5c:	371c      	adds	r7, #28
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr

08004f66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f66:	b480      	push	{r7}
 8004f68:	b087      	sub	sp, #28
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	60f8      	str	r0, [r7, #12]
 8004f6e:	60b9      	str	r1, [r7, #8]
 8004f70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6a1b      	ldr	r3, [r3, #32]
 8004f7c:	f023 0210 	bic.w	r2, r3, #16
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	699b      	ldr	r3, [r3, #24]
 8004f88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004f90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	031b      	lsls	r3, r3, #12
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fa2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	011b      	lsls	r3, r3, #4
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	621a      	str	r2, [r3, #32]
}
 8004fba:	bf00      	nop
 8004fbc:	371c      	adds	r7, #28
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b085      	sub	sp, #20
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
 8004fce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fdc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f043 0307 	orr.w	r3, r3, #7
 8004fe8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	609a      	str	r2, [r3, #8]
}
 8004ff0:	bf00      	nop
 8004ff2:	3714      	adds	r7, #20
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
 8005008:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005016:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	021a      	lsls	r2, r3, #8
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	431a      	orrs	r2, r3
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	4313      	orrs	r3, r2
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	4313      	orrs	r3, r2
 8005028:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	697a      	ldr	r2, [r7, #20]
 800502e:	609a      	str	r2, [r3, #8]
}
 8005030:	bf00      	nop
 8005032:	371c      	adds	r7, #28
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800503c:	b480      	push	{r7}
 800503e:	b087      	sub	sp, #28
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f003 031f 	and.w	r3, r3, #31
 800504e:	2201      	movs	r2, #1
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6a1a      	ldr	r2, [r3, #32]
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	43db      	mvns	r3, r3
 800505e:	401a      	ands	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6a1a      	ldr	r2, [r3, #32]
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f003 031f 	and.w	r3, r3, #31
 800506e:	6879      	ldr	r1, [r7, #4]
 8005070:	fa01 f303 	lsl.w	r3, r1, r3
 8005074:	431a      	orrs	r2, r3
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	621a      	str	r2, [r3, #32]
}
 800507a:	bf00      	nop
 800507c:	371c      	adds	r7, #28
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr
	...

08005088 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005088:	b480      	push	{r7}
 800508a:	b085      	sub	sp, #20
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005098:	2b01      	cmp	r3, #1
 800509a:	d101      	bne.n	80050a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800509c:	2302      	movs	r3, #2
 800509e:	e05a      	b.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2202      	movs	r2, #2
 80050ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a21      	ldr	r2, [pc, #132]	@ (8005164 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d022      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050ec:	d01d      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a1d      	ldr	r2, [pc, #116]	@ (8005168 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d018      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a1b      	ldr	r2, [pc, #108]	@ (800516c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d013      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a1a      	ldr	r2, [pc, #104]	@ (8005170 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d00e      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a18      	ldr	r2, [pc, #96]	@ (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d009      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a17      	ldr	r2, [pc, #92]	@ (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d004      	beq.n	800512a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a15      	ldr	r2, [pc, #84]	@ (800517c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d10c      	bne.n	8005144 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005130:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	4313      	orrs	r3, r2
 800513a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68ba      	ldr	r2, [r7, #8]
 8005142:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3714      	adds	r7, #20
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop
 8005164:	40010000 	.word	0x40010000
 8005168:	40000400 	.word	0x40000400
 800516c:	40000800 	.word	0x40000800
 8005170:	40000c00 	.word	0x40000c00
 8005174:	40010400 	.word	0x40010400
 8005178:	40014000 	.word	0x40014000
 800517c:	40001800 	.word	0x40001800

08005180 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005180:	b480      	push	{r7}
 8005182:	b085      	sub	sp, #20
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800518a:	2300      	movs	r3, #0
 800518c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005194:	2b01      	cmp	r3, #1
 8005196:	d101      	bne.n	800519c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005198:	2302      	movs	r3, #2
 800519a:	e03d      	b.n	8005218 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	4313      	orrs	r3, r2
 80051be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4313      	orrs	r3, r2
 80051da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	695b      	ldr	r3, [r3, #20]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	4313      	orrs	r3, r2
 8005204:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005216:	2300      	movs	r3, #0
}
 8005218:	4618      	mov	r0, r3
 800521a:	3714      	adds	r7, #20
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d101      	bne.n	8005236 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e042      	b.n	80052bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800523c:	b2db      	uxtb	r3, r3
 800523e:	2b00      	cmp	r3, #0
 8005240:	d106      	bne.n	8005250 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7fd f8d2 	bl	80023f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2224      	movs	r2, #36	@ 0x24
 8005254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68da      	ldr	r2, [r3, #12]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005266:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f000 ff4f 	bl	800610c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	691a      	ldr	r2, [r3, #16]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800527c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	695a      	ldr	r2, [r3, #20]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800528c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	68da      	ldr	r2, [r3, #12]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800529c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2220      	movs	r2, #32
 80052a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2220      	movs	r2, #32
 80052b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80052ba:	2300      	movs	r3, #0
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3708      	adds	r7, #8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b08a      	sub	sp, #40	@ 0x28
 80052c8:	af02      	add	r7, sp, #8
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	603b      	str	r3, [r7, #0]
 80052d0:	4613      	mov	r3, r2
 80052d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052d4:	2300      	movs	r3, #0
 80052d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	2b20      	cmp	r3, #32
 80052e2:	d175      	bne.n	80053d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d002      	beq.n	80052f0 <HAL_UART_Transmit+0x2c>
 80052ea:	88fb      	ldrh	r3, [r7, #6]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e06e      	b.n	80053d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2221      	movs	r2, #33	@ 0x21
 80052fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005302:	f7fd fac1 	bl	8002888 <HAL_GetTick>
 8005306:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	88fa      	ldrh	r2, [r7, #6]
 800530c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	88fa      	ldrh	r2, [r7, #6]
 8005312:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800531c:	d108      	bne.n	8005330 <HAL_UART_Transmit+0x6c>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d104      	bne.n	8005330 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005326:	2300      	movs	r3, #0
 8005328:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	61bb      	str	r3, [r7, #24]
 800532e:	e003      	b.n	8005338 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005334:	2300      	movs	r3, #0
 8005336:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005338:	e02e      	b.n	8005398 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	2200      	movs	r2, #0
 8005342:	2180      	movs	r1, #128	@ 0x80
 8005344:	68f8      	ldr	r0, [r7, #12]
 8005346:	f000 fc27 	bl	8005b98 <UART_WaitOnFlagUntilTimeout>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d005      	beq.n	800535c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2220      	movs	r2, #32
 8005354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e03a      	b.n	80053d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d10b      	bne.n	800537a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	881b      	ldrh	r3, [r3, #0]
 8005366:	461a      	mov	r2, r3
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005370:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	3302      	adds	r3, #2
 8005376:	61bb      	str	r3, [r7, #24]
 8005378:	e007      	b.n	800538a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	781a      	ldrb	r2, [r3, #0]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	3301      	adds	r3, #1
 8005388:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800538e:	b29b      	uxth	r3, r3
 8005390:	3b01      	subs	r3, #1
 8005392:	b29a      	uxth	r2, r3
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800539c:	b29b      	uxth	r3, r3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d1cb      	bne.n	800533a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	9300      	str	r3, [sp, #0]
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	2200      	movs	r2, #0
 80053aa:	2140      	movs	r1, #64	@ 0x40
 80053ac:	68f8      	ldr	r0, [r7, #12]
 80053ae:	f000 fbf3 	bl	8005b98 <UART_WaitOnFlagUntilTimeout>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d005      	beq.n	80053c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2220      	movs	r2, #32
 80053bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80053c0:	2303      	movs	r3, #3
 80053c2:	e006      	b.n	80053d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2220      	movs	r2, #32
 80053c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80053cc:	2300      	movs	r3, #0
 80053ce:	e000      	b.n	80053d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80053d0:	2302      	movs	r3, #2
  }
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3720      	adds	r7, #32
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	b084      	sub	sp, #16
 80053de:	af00      	add	r7, sp, #0
 80053e0:	60f8      	str	r0, [r7, #12]
 80053e2:	60b9      	str	r1, [r7, #8]
 80053e4:	4613      	mov	r3, r2
 80053e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b20      	cmp	r3, #32
 80053f2:	d112      	bne.n	800541a <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d002      	beq.n	8005400 <HAL_UART_Receive_DMA+0x26>
 80053fa:	88fb      	ldrh	r3, [r7, #6]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d101      	bne.n	8005404 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e00b      	b.n	800541c <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800540a:	88fb      	ldrh	r3, [r7, #6]
 800540c:	461a      	mov	r2, r3
 800540e:	68b9      	ldr	r1, [r7, #8]
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f000 fc1b 	bl	8005c4c <UART_Start_Receive_DMA>
 8005416:	4603      	mov	r3, r0
 8005418:	e000      	b.n	800541c <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800541a:	2302      	movs	r3, #2
  }
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b0ba      	sub	sp, #232	@ 0xe8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800544a:	2300      	movs	r3, #0
 800544c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005450:	2300      	movs	r3, #0
 8005452:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800545a:	f003 030f 	and.w	r3, r3, #15
 800545e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005462:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005466:	2b00      	cmp	r3, #0
 8005468:	d10f      	bne.n	800548a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800546a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800546e:	f003 0320 	and.w	r3, r3, #32
 8005472:	2b00      	cmp	r3, #0
 8005474:	d009      	beq.n	800548a <HAL_UART_IRQHandler+0x66>
 8005476:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800547a:	f003 0320 	and.w	r3, r3, #32
 800547e:	2b00      	cmp	r3, #0
 8005480:	d003      	beq.n	800548a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 fd83 	bl	8005f8e <UART_Receive_IT>
      return;
 8005488:	e25b      	b.n	8005942 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800548a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800548e:	2b00      	cmp	r3, #0
 8005490:	f000 80de 	beq.w	8005650 <HAL_UART_IRQHandler+0x22c>
 8005494:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005498:	f003 0301 	and.w	r3, r3, #1
 800549c:	2b00      	cmp	r3, #0
 800549e:	d106      	bne.n	80054ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80054a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054a4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 80d1 	beq.w	8005650 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00b      	beq.n	80054d2 <HAL_UART_IRQHandler+0xae>
 80054ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d005      	beq.n	80054d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ca:	f043 0201 	orr.w	r2, r3, #1
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054d6:	f003 0304 	and.w	r3, r3, #4
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00b      	beq.n	80054f6 <HAL_UART_IRQHandler+0xd2>
 80054de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d005      	beq.n	80054f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ee:	f043 0202 	orr.w	r2, r3, #2
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00b      	beq.n	800551a <HAL_UART_IRQHandler+0xf6>
 8005502:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d005      	beq.n	800551a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005512:	f043 0204 	orr.w	r2, r3, #4
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800551a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800551e:	f003 0308 	and.w	r3, r3, #8
 8005522:	2b00      	cmp	r3, #0
 8005524:	d011      	beq.n	800554a <HAL_UART_IRQHandler+0x126>
 8005526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800552a:	f003 0320 	and.w	r3, r3, #32
 800552e:	2b00      	cmp	r3, #0
 8005530:	d105      	bne.n	800553e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005532:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	2b00      	cmp	r3, #0
 800553c:	d005      	beq.n	800554a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005542:	f043 0208 	orr.w	r2, r3, #8
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800554e:	2b00      	cmp	r3, #0
 8005550:	f000 81f2 	beq.w	8005938 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005558:	f003 0320 	and.w	r3, r3, #32
 800555c:	2b00      	cmp	r3, #0
 800555e:	d008      	beq.n	8005572 <HAL_UART_IRQHandler+0x14e>
 8005560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005564:	f003 0320 	and.w	r3, r3, #32
 8005568:	2b00      	cmp	r3, #0
 800556a:	d002      	beq.n	8005572 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 fd0e 	bl	8005f8e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800557c:	2b40      	cmp	r3, #64	@ 0x40
 800557e:	bf0c      	ite	eq
 8005580:	2301      	moveq	r3, #1
 8005582:	2300      	movne	r3, #0
 8005584:	b2db      	uxtb	r3, r3
 8005586:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800558e:	f003 0308 	and.w	r3, r3, #8
 8005592:	2b00      	cmp	r3, #0
 8005594:	d103      	bne.n	800559e <HAL_UART_IRQHandler+0x17a>
 8005596:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800559a:	2b00      	cmp	r3, #0
 800559c:	d04f      	beq.n	800563e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 fc16 	bl	8005dd0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ae:	2b40      	cmp	r3, #64	@ 0x40
 80055b0:	d141      	bne.n	8005636 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	3314      	adds	r3, #20
 80055b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055c0:	e853 3f00 	ldrex	r3, [r3]
 80055c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80055c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	3314      	adds	r3, #20
 80055da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80055e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055ee:	e841 2300 	strex	r3, r2, [r1]
 80055f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1d9      	bne.n	80055b2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005602:	2b00      	cmp	r3, #0
 8005604:	d013      	beq.n	800562e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800560a:	4a7e      	ldr	r2, [pc, #504]	@ (8005804 <HAL_UART_IRQHandler+0x3e0>)
 800560c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005612:	4618      	mov	r0, r3
 8005614:	f7fd fbcc 	bl	8002db0 <HAL_DMA_Abort_IT>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d016      	beq.n	800564c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005622:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005628:	4610      	mov	r0, r2
 800562a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800562c:	e00e      	b.n	800564c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 f99e 	bl	8005970 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005634:	e00a      	b.n	800564c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f99a 	bl	8005970 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800563c:	e006      	b.n	800564c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f996 	bl	8005970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800564a:	e175      	b.n	8005938 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800564c:	bf00      	nop
    return;
 800564e:	e173      	b.n	8005938 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005654:	2b01      	cmp	r3, #1
 8005656:	f040 814f 	bne.w	80058f8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800565a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800565e:	f003 0310 	and.w	r3, r3, #16
 8005662:	2b00      	cmp	r3, #0
 8005664:	f000 8148 	beq.w	80058f8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005668:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800566c:	f003 0310 	and.w	r3, r3, #16
 8005670:	2b00      	cmp	r3, #0
 8005672:	f000 8141 	beq.w	80058f8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005676:	2300      	movs	r3, #0
 8005678:	60bb      	str	r3, [r7, #8]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	60bb      	str	r3, [r7, #8]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	60bb      	str	r3, [r7, #8]
 800568a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005696:	2b40      	cmp	r3, #64	@ 0x40
 8005698:	f040 80b6 	bne.w	8005808 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80056a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	f000 8145 	beq.w	800593c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056ba:	429a      	cmp	r2, r3
 80056bc:	f080 813e 	bcs.w	800593c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056c6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056cc:	69db      	ldr	r3, [r3, #28]
 80056ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056d2:	f000 8088 	beq.w	80057e6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	330c      	adds	r3, #12
 80056dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	330c      	adds	r3, #12
 80056fe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005702:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005706:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800570e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005712:	e841 2300 	strex	r3, r2, [r1]
 8005716:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800571a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1d9      	bne.n	80056d6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	3314      	adds	r3, #20
 8005728:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800572a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800572c:	e853 3f00 	ldrex	r3, [r3]
 8005730:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005732:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005734:	f023 0301 	bic.w	r3, r3, #1
 8005738:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	3314      	adds	r3, #20
 8005742:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005746:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800574a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800574e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005752:	e841 2300 	strex	r3, r2, [r1]
 8005756:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005758:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800575a:	2b00      	cmp	r3, #0
 800575c:	d1e1      	bne.n	8005722 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	3314      	adds	r3, #20
 8005764:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005766:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005768:	e853 3f00 	ldrex	r3, [r3]
 800576c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800576e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005770:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005774:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	3314      	adds	r3, #20
 800577e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005782:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005784:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005786:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005788:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800578a:	e841 2300 	strex	r3, r2, [r1]
 800578e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005790:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005792:	2b00      	cmp	r3, #0
 8005794:	d1e3      	bne.n	800575e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2220      	movs	r2, #32
 800579a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	330c      	adds	r3, #12
 80057aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057ae:	e853 3f00 	ldrex	r3, [r3]
 80057b2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057b6:	f023 0310 	bic.w	r3, r3, #16
 80057ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	330c      	adds	r3, #12
 80057c4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80057c8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80057ca:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057d0:	e841 2300 	strex	r3, r2, [r1]
 80057d4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d1e3      	bne.n	80057a4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7fd fa75 	bl	8002cd0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2202      	movs	r2, #2
 80057ea:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	4619      	mov	r1, r3
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 f8c1 	bl	8005984 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005802:	e09b      	b.n	800593c <HAL_UART_IRQHandler+0x518>
 8005804:	08005e97 	.word	0x08005e97
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005810:	b29b      	uxth	r3, r3
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800581c:	b29b      	uxth	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	f000 808e 	beq.w	8005940 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005824:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005828:	2b00      	cmp	r3, #0
 800582a:	f000 8089 	beq.w	8005940 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	330c      	adds	r3, #12
 8005834:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005838:	e853 3f00 	ldrex	r3, [r3]
 800583c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800583e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005840:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005844:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	330c      	adds	r3, #12
 800584e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005852:	647a      	str	r2, [r7, #68]	@ 0x44
 8005854:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005856:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005858:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800585a:	e841 2300 	strex	r3, r2, [r1]
 800585e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1e3      	bne.n	800582e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	3314      	adds	r3, #20
 800586c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005870:	e853 3f00 	ldrex	r3, [r3]
 8005874:	623b      	str	r3, [r7, #32]
   return(result);
 8005876:	6a3b      	ldr	r3, [r7, #32]
 8005878:	f023 0301 	bic.w	r3, r3, #1
 800587c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	3314      	adds	r3, #20
 8005886:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800588a:	633a      	str	r2, [r7, #48]	@ 0x30
 800588c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005890:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005892:	e841 2300 	strex	r3, r2, [r1]
 8005896:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1e3      	bne.n	8005866 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2220      	movs	r2, #32
 80058a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	330c      	adds	r3, #12
 80058b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	e853 3f00 	ldrex	r3, [r3]
 80058ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f023 0310 	bic.w	r3, r3, #16
 80058c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	330c      	adds	r3, #12
 80058cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80058d0:	61fa      	str	r2, [r7, #28]
 80058d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d4:	69b9      	ldr	r1, [r7, #24]
 80058d6:	69fa      	ldr	r2, [r7, #28]
 80058d8:	e841 2300 	strex	r3, r2, [r1]
 80058dc:	617b      	str	r3, [r7, #20]
   return(result);
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1e3      	bne.n	80058ac <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2202      	movs	r2, #2
 80058e8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058ee:	4619      	mov	r1, r3
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 f847 	bl	8005984 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058f6:	e023      	b.n	8005940 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005900:	2b00      	cmp	r3, #0
 8005902:	d009      	beq.n	8005918 <HAL_UART_IRQHandler+0x4f4>
 8005904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005908:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800590c:	2b00      	cmp	r3, #0
 800590e:	d003      	beq.n	8005918 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f000 fad4 	bl	8005ebe <UART_Transmit_IT>
    return;
 8005916:	e014      	b.n	8005942 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800591c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005920:	2b00      	cmp	r3, #0
 8005922:	d00e      	beq.n	8005942 <HAL_UART_IRQHandler+0x51e>
 8005924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800592c:	2b00      	cmp	r3, #0
 800592e:	d008      	beq.n	8005942 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 fb14 	bl	8005f5e <UART_EndTransmit_IT>
    return;
 8005936:	e004      	b.n	8005942 <HAL_UART_IRQHandler+0x51e>
    return;
 8005938:	bf00      	nop
 800593a:	e002      	b.n	8005942 <HAL_UART_IRQHandler+0x51e>
      return;
 800593c:	bf00      	nop
 800593e:	e000      	b.n	8005942 <HAL_UART_IRQHandler+0x51e>
      return;
 8005940:	bf00      	nop
  }
}
 8005942:	37e8      	adds	r7, #232	@ 0xe8
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005948:	b480      	push	{r7}
 800594a:	b083      	sub	sp, #12
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005950:	bf00      	nop
 8005952:	370c      	adds	r7, #12
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr

0800595c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005978:	bf00      	nop
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr

08005984 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	460b      	mov	r3, r1
 800598e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005990:	bf00      	nop
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b09c      	sub	sp, #112	@ 0x70
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d172      	bne.n	8005a9e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80059b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059ba:	2200      	movs	r2, #0
 80059bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	330c      	adds	r3, #12
 80059c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059c8:	e853 3f00 	ldrex	r3, [r3]
 80059cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80059ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	330c      	adds	r3, #12
 80059dc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80059de:	65ba      	str	r2, [r7, #88]	@ 0x58
 80059e0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80059e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80059e6:	e841 2300 	strex	r3, r2, [r1]
 80059ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80059ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1e5      	bne.n	80059be <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	3314      	adds	r3, #20
 80059f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059fc:	e853 3f00 	ldrex	r3, [r3]
 8005a00:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a04:	f023 0301 	bic.w	r3, r3, #1
 8005a08:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	3314      	adds	r3, #20
 8005a10:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005a12:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a14:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a1a:	e841 2300 	strex	r3, r2, [r1]
 8005a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1e5      	bne.n	80059f2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	3314      	adds	r3, #20
 8005a2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a30:	e853 3f00 	ldrex	r3, [r3]
 8005a34:	623b      	str	r3, [r7, #32]
   return(result);
 8005a36:	6a3b      	ldr	r3, [r7, #32]
 8005a38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a3c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	3314      	adds	r3, #20
 8005a44:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005a46:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a4e:	e841 2300 	strex	r3, r2, [r1]
 8005a52:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1e5      	bne.n	8005a26 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005a5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a5c:	2220      	movs	r2, #32
 8005a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d119      	bne.n	8005a9e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	330c      	adds	r3, #12
 8005a70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	e853 3f00 	ldrex	r3, [r3]
 8005a78:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f023 0310 	bic.w	r3, r3, #16
 8005a80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	330c      	adds	r3, #12
 8005a88:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005a8a:	61fa      	str	r2, [r7, #28]
 8005a8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8e:	69b9      	ldr	r1, [r7, #24]
 8005a90:	69fa      	ldr	r2, [r7, #28]
 8005a92:	e841 2300 	strex	r3, r2, [r1]
 8005a96:	617b      	str	r3, [r7, #20]
   return(result);
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1e5      	bne.n	8005a6a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005aa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d106      	bne.n	8005aba <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005aac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005aae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ab0:	4619      	mov	r1, r3
 8005ab2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005ab4:	f7ff ff66 	bl	8005984 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005ab8:	e002      	b.n	8005ac0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005aba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005abc:	f7fb fab2 	bl	8001024 <HAL_UART_RxCpltCallback>
}
 8005ac0:	bf00      	nop
 8005ac2:	3770      	adds	r7, #112	@ 0x70
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b084      	sub	sp, #16
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d108      	bne.n	8005af6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ae8:	085b      	lsrs	r3, r3, #1
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	4619      	mov	r1, r3
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f7ff ff48 	bl	8005984 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005af4:	e002      	b.n	8005afc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f7ff ff30 	bl	800595c <HAL_UART_RxHalfCpltCallback>
}
 8005afc:	bf00      	nop
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b14:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b20:	2b80      	cmp	r3, #128	@ 0x80
 8005b22:	bf0c      	ite	eq
 8005b24:	2301      	moveq	r3, #1
 8005b26:	2300      	movne	r3, #0
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	2b21      	cmp	r3, #33	@ 0x21
 8005b36:	d108      	bne.n	8005b4a <UART_DMAError+0x46>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d005      	beq.n	8005b4a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	2200      	movs	r2, #0
 8005b42:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005b44:	68b8      	ldr	r0, [r7, #8]
 8005b46:	f000 f91b 	bl	8005d80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b54:	2b40      	cmp	r3, #64	@ 0x40
 8005b56:	bf0c      	ite	eq
 8005b58:	2301      	moveq	r3, #1
 8005b5a:	2300      	movne	r3, #0
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b22      	cmp	r3, #34	@ 0x22
 8005b6a:	d108      	bne.n	8005b7e <UART_DMAError+0x7a>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d005      	beq.n	8005b7e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	2200      	movs	r2, #0
 8005b76:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005b78:	68b8      	ldr	r0, [r7, #8]
 8005b7a:	f000 f929 	bl	8005dd0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b82:	f043 0210 	orr.w	r2, r3, #16
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b8a:	68b8      	ldr	r0, [r7, #8]
 8005b8c:	f7ff fef0 	bl	8005970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b90:	bf00      	nop
 8005b92:	3710      	adds	r7, #16
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	603b      	str	r3, [r7, #0]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ba8:	e03b      	b.n	8005c22 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005baa:	6a3b      	ldr	r3, [r7, #32]
 8005bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb0:	d037      	beq.n	8005c22 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bb2:	f7fc fe69 	bl	8002888 <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	6a3a      	ldr	r2, [r7, #32]
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d302      	bcc.n	8005bc8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bc2:	6a3b      	ldr	r3, [r7, #32]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d101      	bne.n	8005bcc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e03a      	b.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	f003 0304 	and.w	r3, r3, #4
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d023      	beq.n	8005c22 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	2b80      	cmp	r3, #128	@ 0x80
 8005bde:	d020      	beq.n	8005c22 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	2b40      	cmp	r3, #64	@ 0x40
 8005be4:	d01d      	beq.n	8005c22 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0308 	and.w	r3, r3, #8
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	d116      	bne.n	8005c22 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	617b      	str	r3, [r7, #20]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	617b      	str	r3, [r7, #20]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	617b      	str	r3, [r7, #20]
 8005c08:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f000 f8e0 	bl	8005dd0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2208      	movs	r2, #8
 8005c14:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e00f      	b.n	8005c42 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	68ba      	ldr	r2, [r7, #8]
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	bf0c      	ite	eq
 8005c32:	2301      	moveq	r3, #1
 8005c34:	2300      	movne	r3, #0
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	461a      	mov	r2, r3
 8005c3a:	79fb      	ldrb	r3, [r7, #7]
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d0b4      	beq.n	8005baa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c40:	2300      	movs	r3, #0
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	3718      	adds	r7, #24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}
	...

08005c4c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b098      	sub	sp, #96	@ 0x60
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	4613      	mov	r3, r2
 8005c58:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	88fa      	ldrh	r2, [r7, #6]
 8005c64:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2222      	movs	r2, #34	@ 0x22
 8005c70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c78:	4a3e      	ldr	r2, [pc, #248]	@ (8005d74 <UART_Start_Receive_DMA+0x128>)
 8005c7a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c80:	4a3d      	ldr	r2, [pc, #244]	@ (8005d78 <UART_Start_Receive_DMA+0x12c>)
 8005c82:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c88:	4a3c      	ldr	r2, [pc, #240]	@ (8005d7c <UART_Start_Receive_DMA+0x130>)
 8005c8a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c90:	2200      	movs	r2, #0
 8005c92:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005c94:	f107 0308 	add.w	r3, r7, #8
 8005c98:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	3304      	adds	r3, #4
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	88fb      	ldrh	r3, [r7, #6]
 8005cac:	f7fc ffb8 	bl	8002c20 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	613b      	str	r3, [r7, #16]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	613b      	str	r3, [r7, #16]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	613b      	str	r3, [r7, #16]
 8005cc4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	691b      	ldr	r3, [r3, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d019      	beq.n	8005d02 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	330c      	adds	r3, #12
 8005cd4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cd8:	e853 3f00 	ldrex	r3, [r3]
 8005cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005cde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ce4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	330c      	adds	r3, #12
 8005cec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005cee:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005cf0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005cf4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005cf6:	e841 2300 	strex	r3, r2, [r1]
 8005cfa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005cfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1e5      	bne.n	8005cce <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	3314      	adds	r3, #20
 8005d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d0c:	e853 3f00 	ldrex	r3, [r3]
 8005d10:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d14:	f043 0301 	orr.w	r3, r3, #1
 8005d18:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	3314      	adds	r3, #20
 8005d20:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005d22:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005d24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d26:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005d28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d2a:	e841 2300 	strex	r3, r2, [r1]
 8005d2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d1e5      	bne.n	8005d02 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	3314      	adds	r3, #20
 8005d3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	e853 3f00 	ldrex	r3, [r3]
 8005d44:	617b      	str	r3, [r7, #20]
   return(result);
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d4c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	3314      	adds	r3, #20
 8005d54:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005d56:	627a      	str	r2, [r7, #36]	@ 0x24
 8005d58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d5a:	6a39      	ldr	r1, [r7, #32]
 8005d5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d5e:	e841 2300 	strex	r3, r2, [r1]
 8005d62:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d1e5      	bne.n	8005d36 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3760      	adds	r7, #96	@ 0x60
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}
 8005d74:	0800599d 	.word	0x0800599d
 8005d78:	08005ac9 	.word	0x08005ac9
 8005d7c:	08005b05 	.word	0x08005b05

08005d80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b089      	sub	sp, #36	@ 0x24
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	330c      	adds	r3, #12
 8005d8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	e853 3f00 	ldrex	r3, [r3]
 8005d96:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005d9e:	61fb      	str	r3, [r7, #28]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	330c      	adds	r3, #12
 8005da6:	69fa      	ldr	r2, [r7, #28]
 8005da8:	61ba      	str	r2, [r7, #24]
 8005daa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dac:	6979      	ldr	r1, [r7, #20]
 8005dae:	69ba      	ldr	r2, [r7, #24]
 8005db0:	e841 2300 	strex	r3, r2, [r1]
 8005db4:	613b      	str	r3, [r7, #16]
   return(result);
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1e5      	bne.n	8005d88 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2220      	movs	r2, #32
 8005dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005dc4:	bf00      	nop
 8005dc6:	3724      	adds	r7, #36	@ 0x24
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b095      	sub	sp, #84	@ 0x54
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	330c      	adds	r3, #12
 8005dde:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005de2:	e853 3f00 	ldrex	r3, [r3]
 8005de6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005dee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	330c      	adds	r3, #12
 8005df6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005df8:	643a      	str	r2, [r7, #64]	@ 0x40
 8005dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dfc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005dfe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e00:	e841 2300 	strex	r3, r2, [r1]
 8005e04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d1e5      	bne.n	8005dd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	3314      	adds	r3, #20
 8005e12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e14:	6a3b      	ldr	r3, [r7, #32]
 8005e16:	e853 3f00 	ldrex	r3, [r3]
 8005e1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	f023 0301 	bic.w	r3, r3, #1
 8005e22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	3314      	adds	r3, #20
 8005e2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005e2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e34:	e841 2300 	strex	r3, r2, [r1]
 8005e38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1e5      	bne.n	8005e0c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d119      	bne.n	8005e7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	330c      	adds	r3, #12
 8005e4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	e853 3f00 	ldrex	r3, [r3]
 8005e56:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f023 0310 	bic.w	r3, r3, #16
 8005e5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	330c      	adds	r3, #12
 8005e66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e68:	61ba      	str	r2, [r7, #24]
 8005e6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6c:	6979      	ldr	r1, [r7, #20]
 8005e6e:	69ba      	ldr	r2, [r7, #24]
 8005e70:	e841 2300 	strex	r3, r2, [r1]
 8005e74:	613b      	str	r3, [r7, #16]
   return(result);
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1e5      	bne.n	8005e48 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005e8a:	bf00      	nop
 8005e8c:	3754      	adds	r7, #84	@ 0x54
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b084      	sub	sp, #16
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005eb0:	68f8      	ldr	r0, [r7, #12]
 8005eb2:	f7ff fd5d 	bl	8005970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005eb6:	bf00      	nop
 8005eb8:	3710      	adds	r7, #16
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b085      	sub	sp, #20
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	2b21      	cmp	r3, #33	@ 0x21
 8005ed0:	d13e      	bne.n	8005f50 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eda:	d114      	bne.n	8005f06 <UART_Transmit_IT+0x48>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	691b      	ldr	r3, [r3, #16]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d110      	bne.n	8005f06 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a1b      	ldr	r3, [r3, #32]
 8005ee8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	881b      	ldrh	r3, [r3, #0]
 8005eee:	461a      	mov	r2, r3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ef8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a1b      	ldr	r3, [r3, #32]
 8005efe:	1c9a      	adds	r2, r3, #2
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	621a      	str	r2, [r3, #32]
 8005f04:	e008      	b.n	8005f18 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	1c59      	adds	r1, r3, #1
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	6211      	str	r1, [r2, #32]
 8005f10:	781a      	ldrb	r2, [r3, #0]
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	4619      	mov	r1, r3
 8005f26:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10f      	bne.n	8005f4c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68da      	ldr	r2, [r3, #12]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f3a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68da      	ldr	r2, [r3, #12]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005f4a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	e000      	b.n	8005f52 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005f50:	2302      	movs	r3, #2
  }
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3714      	adds	r7, #20
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr

08005f5e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b082      	sub	sp, #8
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68da      	ldr	r2, [r3, #12]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f74:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2220      	movs	r2, #32
 8005f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f7ff fce2 	bl	8005948 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3708      	adds	r7, #8
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}

08005f8e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005f8e:	b580      	push	{r7, lr}
 8005f90:	b08c      	sub	sp, #48	@ 0x30
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	2b22      	cmp	r3, #34	@ 0x22
 8005fa0:	f040 80ae 	bne.w	8006100 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fac:	d117      	bne.n	8005fde <UART_Receive_IT+0x50>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d113      	bne.n	8005fde <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fcc:	b29a      	uxth	r2, r3
 8005fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd6:	1c9a      	adds	r2, r3, #2
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	629a      	str	r2, [r3, #40]	@ 0x28
 8005fdc:	e026      	b.n	800602c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ff0:	d007      	beq.n	8006002 <UART_Receive_IT+0x74>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d10a      	bne.n	8006010 <UART_Receive_IT+0x82>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	691b      	ldr	r3, [r3, #16]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d106      	bne.n	8006010 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	b2da      	uxtb	r2, r3
 800600a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800600c:	701a      	strb	r2, [r3, #0]
 800600e:	e008      	b.n	8006022 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	b2db      	uxtb	r3, r3
 8006018:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800601c:	b2da      	uxtb	r2, r3
 800601e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006020:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006026:	1c5a      	adds	r2, r3, #1
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006030:	b29b      	uxth	r3, r3
 8006032:	3b01      	subs	r3, #1
 8006034:	b29b      	uxth	r3, r3
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	4619      	mov	r1, r3
 800603a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800603c:	2b00      	cmp	r3, #0
 800603e:	d15d      	bne.n	80060fc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	68da      	ldr	r2, [r3, #12]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f022 0220 	bic.w	r2, r2, #32
 800604e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68da      	ldr	r2, [r3, #12]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800605e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	695a      	ldr	r2, [r3, #20]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0201 	bic.w	r2, r2, #1
 800606e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2220      	movs	r2, #32
 8006074:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006082:	2b01      	cmp	r3, #1
 8006084:	d135      	bne.n	80060f2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	330c      	adds	r3, #12
 8006092:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	e853 3f00 	ldrex	r3, [r3]
 800609a:	613b      	str	r3, [r7, #16]
   return(result);
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	f023 0310 	bic.w	r3, r3, #16
 80060a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	330c      	adds	r3, #12
 80060aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060ac:	623a      	str	r2, [r7, #32]
 80060ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b0:	69f9      	ldr	r1, [r7, #28]
 80060b2:	6a3a      	ldr	r2, [r7, #32]
 80060b4:	e841 2300 	strex	r3, r2, [r1]
 80060b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80060ba:	69bb      	ldr	r3, [r7, #24]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d1e5      	bne.n	800608c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 0310 	and.w	r3, r3, #16
 80060ca:	2b10      	cmp	r3, #16
 80060cc:	d10a      	bne.n	80060e4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80060ce:	2300      	movs	r3, #0
 80060d0:	60fb      	str	r3, [r7, #12]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	60fb      	str	r3, [r7, #12]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	60fb      	str	r3, [r7, #12]
 80060e2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060e8:	4619      	mov	r1, r3
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f7ff fc4a 	bl	8005984 <HAL_UARTEx_RxEventCallback>
 80060f0:	e002      	b.n	80060f8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7fa ff96 	bl	8001024 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80060f8:	2300      	movs	r3, #0
 80060fa:	e002      	b.n	8006102 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80060fc:	2300      	movs	r3, #0
 80060fe:	e000      	b.n	8006102 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006100:	2302      	movs	r3, #2
  }
}
 8006102:	4618      	mov	r0, r3
 8006104:	3730      	adds	r7, #48	@ 0x30
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
	...

0800610c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800610c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006110:	b0c0      	sub	sp, #256	@ 0x100
 8006112:	af00      	add	r7, sp, #0
 8006114:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006128:	68d9      	ldr	r1, [r3, #12]
 800612a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	ea40 0301 	orr.w	r3, r0, r1
 8006134:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800613a:	689a      	ldr	r2, [r3, #8]
 800613c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006140:	691b      	ldr	r3, [r3, #16]
 8006142:	431a      	orrs	r2, r3
 8006144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	431a      	orrs	r2, r3
 800614c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006150:	69db      	ldr	r3, [r3, #28]
 8006152:	4313      	orrs	r3, r2
 8006154:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006164:	f021 010c 	bic.w	r1, r1, #12
 8006168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006172:	430b      	orrs	r3, r1
 8006174:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006176:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006186:	6999      	ldr	r1, [r3, #24]
 8006188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	ea40 0301 	orr.w	r3, r0, r1
 8006192:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	4b8f      	ldr	r3, [pc, #572]	@ (80063d8 <UART_SetConfig+0x2cc>)
 800619c:	429a      	cmp	r2, r3
 800619e:	d005      	beq.n	80061ac <UART_SetConfig+0xa0>
 80061a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	4b8d      	ldr	r3, [pc, #564]	@ (80063dc <UART_SetConfig+0x2d0>)
 80061a8:	429a      	cmp	r2, r3
 80061aa:	d104      	bne.n	80061b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80061ac:	f7fd fb40 	bl	8003830 <HAL_RCC_GetPCLK2Freq>
 80061b0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80061b4:	e003      	b.n	80061be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80061b6:	f7fd fb27 	bl	8003808 <HAL_RCC_GetPCLK1Freq>
 80061ba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061c2:	69db      	ldr	r3, [r3, #28]
 80061c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061c8:	f040 810c 	bne.w	80063e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80061cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061d0:	2200      	movs	r2, #0
 80061d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80061d6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80061da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80061de:	4622      	mov	r2, r4
 80061e0:	462b      	mov	r3, r5
 80061e2:	1891      	adds	r1, r2, r2
 80061e4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80061e6:	415b      	adcs	r3, r3
 80061e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80061ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80061ee:	4621      	mov	r1, r4
 80061f0:	eb12 0801 	adds.w	r8, r2, r1
 80061f4:	4629      	mov	r1, r5
 80061f6:	eb43 0901 	adc.w	r9, r3, r1
 80061fa:	f04f 0200 	mov.w	r2, #0
 80061fe:	f04f 0300 	mov.w	r3, #0
 8006202:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006206:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800620a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800620e:	4690      	mov	r8, r2
 8006210:	4699      	mov	r9, r3
 8006212:	4623      	mov	r3, r4
 8006214:	eb18 0303 	adds.w	r3, r8, r3
 8006218:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800621c:	462b      	mov	r3, r5
 800621e:	eb49 0303 	adc.w	r3, r9, r3
 8006222:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006232:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006236:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800623a:	460b      	mov	r3, r1
 800623c:	18db      	adds	r3, r3, r3
 800623e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006240:	4613      	mov	r3, r2
 8006242:	eb42 0303 	adc.w	r3, r2, r3
 8006246:	657b      	str	r3, [r7, #84]	@ 0x54
 8006248:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800624c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006250:	f7fa fd3a 	bl	8000cc8 <__aeabi_uldivmod>
 8006254:	4602      	mov	r2, r0
 8006256:	460b      	mov	r3, r1
 8006258:	4b61      	ldr	r3, [pc, #388]	@ (80063e0 <UART_SetConfig+0x2d4>)
 800625a:	fba3 2302 	umull	r2, r3, r3, r2
 800625e:	095b      	lsrs	r3, r3, #5
 8006260:	011c      	lsls	r4, r3, #4
 8006262:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006266:	2200      	movs	r2, #0
 8006268:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800626c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006270:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006274:	4642      	mov	r2, r8
 8006276:	464b      	mov	r3, r9
 8006278:	1891      	adds	r1, r2, r2
 800627a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800627c:	415b      	adcs	r3, r3
 800627e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006280:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006284:	4641      	mov	r1, r8
 8006286:	eb12 0a01 	adds.w	sl, r2, r1
 800628a:	4649      	mov	r1, r9
 800628c:	eb43 0b01 	adc.w	fp, r3, r1
 8006290:	f04f 0200 	mov.w	r2, #0
 8006294:	f04f 0300 	mov.w	r3, #0
 8006298:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800629c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80062a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062a4:	4692      	mov	sl, r2
 80062a6:	469b      	mov	fp, r3
 80062a8:	4643      	mov	r3, r8
 80062aa:	eb1a 0303 	adds.w	r3, sl, r3
 80062ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062b2:	464b      	mov	r3, r9
 80062b4:	eb4b 0303 	adc.w	r3, fp, r3
 80062b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80062bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80062c8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80062cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80062d0:	460b      	mov	r3, r1
 80062d2:	18db      	adds	r3, r3, r3
 80062d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80062d6:	4613      	mov	r3, r2
 80062d8:	eb42 0303 	adc.w	r3, r2, r3
 80062dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80062de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80062e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80062e6:	f7fa fcef 	bl	8000cc8 <__aeabi_uldivmod>
 80062ea:	4602      	mov	r2, r0
 80062ec:	460b      	mov	r3, r1
 80062ee:	4611      	mov	r1, r2
 80062f0:	4b3b      	ldr	r3, [pc, #236]	@ (80063e0 <UART_SetConfig+0x2d4>)
 80062f2:	fba3 2301 	umull	r2, r3, r3, r1
 80062f6:	095b      	lsrs	r3, r3, #5
 80062f8:	2264      	movs	r2, #100	@ 0x64
 80062fa:	fb02 f303 	mul.w	r3, r2, r3
 80062fe:	1acb      	subs	r3, r1, r3
 8006300:	00db      	lsls	r3, r3, #3
 8006302:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006306:	4b36      	ldr	r3, [pc, #216]	@ (80063e0 <UART_SetConfig+0x2d4>)
 8006308:	fba3 2302 	umull	r2, r3, r3, r2
 800630c:	095b      	lsrs	r3, r3, #5
 800630e:	005b      	lsls	r3, r3, #1
 8006310:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006314:	441c      	add	r4, r3
 8006316:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800631a:	2200      	movs	r2, #0
 800631c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006320:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006324:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006328:	4642      	mov	r2, r8
 800632a:	464b      	mov	r3, r9
 800632c:	1891      	adds	r1, r2, r2
 800632e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006330:	415b      	adcs	r3, r3
 8006332:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006334:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006338:	4641      	mov	r1, r8
 800633a:	1851      	adds	r1, r2, r1
 800633c:	6339      	str	r1, [r7, #48]	@ 0x30
 800633e:	4649      	mov	r1, r9
 8006340:	414b      	adcs	r3, r1
 8006342:	637b      	str	r3, [r7, #52]	@ 0x34
 8006344:	f04f 0200 	mov.w	r2, #0
 8006348:	f04f 0300 	mov.w	r3, #0
 800634c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006350:	4659      	mov	r1, fp
 8006352:	00cb      	lsls	r3, r1, #3
 8006354:	4651      	mov	r1, sl
 8006356:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800635a:	4651      	mov	r1, sl
 800635c:	00ca      	lsls	r2, r1, #3
 800635e:	4610      	mov	r0, r2
 8006360:	4619      	mov	r1, r3
 8006362:	4603      	mov	r3, r0
 8006364:	4642      	mov	r2, r8
 8006366:	189b      	adds	r3, r3, r2
 8006368:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800636c:	464b      	mov	r3, r9
 800636e:	460a      	mov	r2, r1
 8006370:	eb42 0303 	adc.w	r3, r2, r3
 8006374:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006384:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006388:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800638c:	460b      	mov	r3, r1
 800638e:	18db      	adds	r3, r3, r3
 8006390:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006392:	4613      	mov	r3, r2
 8006394:	eb42 0303 	adc.w	r3, r2, r3
 8006398:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800639a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800639e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80063a2:	f7fa fc91 	bl	8000cc8 <__aeabi_uldivmod>
 80063a6:	4602      	mov	r2, r0
 80063a8:	460b      	mov	r3, r1
 80063aa:	4b0d      	ldr	r3, [pc, #52]	@ (80063e0 <UART_SetConfig+0x2d4>)
 80063ac:	fba3 1302 	umull	r1, r3, r3, r2
 80063b0:	095b      	lsrs	r3, r3, #5
 80063b2:	2164      	movs	r1, #100	@ 0x64
 80063b4:	fb01 f303 	mul.w	r3, r1, r3
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	00db      	lsls	r3, r3, #3
 80063bc:	3332      	adds	r3, #50	@ 0x32
 80063be:	4a08      	ldr	r2, [pc, #32]	@ (80063e0 <UART_SetConfig+0x2d4>)
 80063c0:	fba2 2303 	umull	r2, r3, r2, r3
 80063c4:	095b      	lsrs	r3, r3, #5
 80063c6:	f003 0207 	and.w	r2, r3, #7
 80063ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4422      	add	r2, r4
 80063d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063d4:	e106      	b.n	80065e4 <UART_SetConfig+0x4d8>
 80063d6:	bf00      	nop
 80063d8:	40011000 	.word	0x40011000
 80063dc:	40011400 	.word	0x40011400
 80063e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063e8:	2200      	movs	r2, #0
 80063ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80063ee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80063f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80063f6:	4642      	mov	r2, r8
 80063f8:	464b      	mov	r3, r9
 80063fa:	1891      	adds	r1, r2, r2
 80063fc:	6239      	str	r1, [r7, #32]
 80063fe:	415b      	adcs	r3, r3
 8006400:	627b      	str	r3, [r7, #36]	@ 0x24
 8006402:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006406:	4641      	mov	r1, r8
 8006408:	1854      	adds	r4, r2, r1
 800640a:	4649      	mov	r1, r9
 800640c:	eb43 0501 	adc.w	r5, r3, r1
 8006410:	f04f 0200 	mov.w	r2, #0
 8006414:	f04f 0300 	mov.w	r3, #0
 8006418:	00eb      	lsls	r3, r5, #3
 800641a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800641e:	00e2      	lsls	r2, r4, #3
 8006420:	4614      	mov	r4, r2
 8006422:	461d      	mov	r5, r3
 8006424:	4643      	mov	r3, r8
 8006426:	18e3      	adds	r3, r4, r3
 8006428:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800642c:	464b      	mov	r3, r9
 800642e:	eb45 0303 	adc.w	r3, r5, r3
 8006432:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006442:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006446:	f04f 0200 	mov.w	r2, #0
 800644a:	f04f 0300 	mov.w	r3, #0
 800644e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006452:	4629      	mov	r1, r5
 8006454:	008b      	lsls	r3, r1, #2
 8006456:	4621      	mov	r1, r4
 8006458:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800645c:	4621      	mov	r1, r4
 800645e:	008a      	lsls	r2, r1, #2
 8006460:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006464:	f7fa fc30 	bl	8000cc8 <__aeabi_uldivmod>
 8006468:	4602      	mov	r2, r0
 800646a:	460b      	mov	r3, r1
 800646c:	4b60      	ldr	r3, [pc, #384]	@ (80065f0 <UART_SetConfig+0x4e4>)
 800646e:	fba3 2302 	umull	r2, r3, r3, r2
 8006472:	095b      	lsrs	r3, r3, #5
 8006474:	011c      	lsls	r4, r3, #4
 8006476:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800647a:	2200      	movs	r2, #0
 800647c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006480:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006484:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006488:	4642      	mov	r2, r8
 800648a:	464b      	mov	r3, r9
 800648c:	1891      	adds	r1, r2, r2
 800648e:	61b9      	str	r1, [r7, #24]
 8006490:	415b      	adcs	r3, r3
 8006492:	61fb      	str	r3, [r7, #28]
 8006494:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006498:	4641      	mov	r1, r8
 800649a:	1851      	adds	r1, r2, r1
 800649c:	6139      	str	r1, [r7, #16]
 800649e:	4649      	mov	r1, r9
 80064a0:	414b      	adcs	r3, r1
 80064a2:	617b      	str	r3, [r7, #20]
 80064a4:	f04f 0200 	mov.w	r2, #0
 80064a8:	f04f 0300 	mov.w	r3, #0
 80064ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064b0:	4659      	mov	r1, fp
 80064b2:	00cb      	lsls	r3, r1, #3
 80064b4:	4651      	mov	r1, sl
 80064b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064ba:	4651      	mov	r1, sl
 80064bc:	00ca      	lsls	r2, r1, #3
 80064be:	4610      	mov	r0, r2
 80064c0:	4619      	mov	r1, r3
 80064c2:	4603      	mov	r3, r0
 80064c4:	4642      	mov	r2, r8
 80064c6:	189b      	adds	r3, r3, r2
 80064c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80064cc:	464b      	mov	r3, r9
 80064ce:	460a      	mov	r2, r1
 80064d0:	eb42 0303 	adc.w	r3, r2, r3
 80064d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80064d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	2200      	movs	r2, #0
 80064e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80064e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80064e4:	f04f 0200 	mov.w	r2, #0
 80064e8:	f04f 0300 	mov.w	r3, #0
 80064ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80064f0:	4649      	mov	r1, r9
 80064f2:	008b      	lsls	r3, r1, #2
 80064f4:	4641      	mov	r1, r8
 80064f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064fa:	4641      	mov	r1, r8
 80064fc:	008a      	lsls	r2, r1, #2
 80064fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006502:	f7fa fbe1 	bl	8000cc8 <__aeabi_uldivmod>
 8006506:	4602      	mov	r2, r0
 8006508:	460b      	mov	r3, r1
 800650a:	4611      	mov	r1, r2
 800650c:	4b38      	ldr	r3, [pc, #224]	@ (80065f0 <UART_SetConfig+0x4e4>)
 800650e:	fba3 2301 	umull	r2, r3, r3, r1
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	2264      	movs	r2, #100	@ 0x64
 8006516:	fb02 f303 	mul.w	r3, r2, r3
 800651a:	1acb      	subs	r3, r1, r3
 800651c:	011b      	lsls	r3, r3, #4
 800651e:	3332      	adds	r3, #50	@ 0x32
 8006520:	4a33      	ldr	r2, [pc, #204]	@ (80065f0 <UART_SetConfig+0x4e4>)
 8006522:	fba2 2303 	umull	r2, r3, r2, r3
 8006526:	095b      	lsrs	r3, r3, #5
 8006528:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800652c:	441c      	add	r4, r3
 800652e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006532:	2200      	movs	r2, #0
 8006534:	673b      	str	r3, [r7, #112]	@ 0x70
 8006536:	677a      	str	r2, [r7, #116]	@ 0x74
 8006538:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800653c:	4642      	mov	r2, r8
 800653e:	464b      	mov	r3, r9
 8006540:	1891      	adds	r1, r2, r2
 8006542:	60b9      	str	r1, [r7, #8]
 8006544:	415b      	adcs	r3, r3
 8006546:	60fb      	str	r3, [r7, #12]
 8006548:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800654c:	4641      	mov	r1, r8
 800654e:	1851      	adds	r1, r2, r1
 8006550:	6039      	str	r1, [r7, #0]
 8006552:	4649      	mov	r1, r9
 8006554:	414b      	adcs	r3, r1
 8006556:	607b      	str	r3, [r7, #4]
 8006558:	f04f 0200 	mov.w	r2, #0
 800655c:	f04f 0300 	mov.w	r3, #0
 8006560:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006564:	4659      	mov	r1, fp
 8006566:	00cb      	lsls	r3, r1, #3
 8006568:	4651      	mov	r1, sl
 800656a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800656e:	4651      	mov	r1, sl
 8006570:	00ca      	lsls	r2, r1, #3
 8006572:	4610      	mov	r0, r2
 8006574:	4619      	mov	r1, r3
 8006576:	4603      	mov	r3, r0
 8006578:	4642      	mov	r2, r8
 800657a:	189b      	adds	r3, r3, r2
 800657c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800657e:	464b      	mov	r3, r9
 8006580:	460a      	mov	r2, r1
 8006582:	eb42 0303 	adc.w	r3, r2, r3
 8006586:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	663b      	str	r3, [r7, #96]	@ 0x60
 8006592:	667a      	str	r2, [r7, #100]	@ 0x64
 8006594:	f04f 0200 	mov.w	r2, #0
 8006598:	f04f 0300 	mov.w	r3, #0
 800659c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80065a0:	4649      	mov	r1, r9
 80065a2:	008b      	lsls	r3, r1, #2
 80065a4:	4641      	mov	r1, r8
 80065a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065aa:	4641      	mov	r1, r8
 80065ac:	008a      	lsls	r2, r1, #2
 80065ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80065b2:	f7fa fb89 	bl	8000cc8 <__aeabi_uldivmod>
 80065b6:	4602      	mov	r2, r0
 80065b8:	460b      	mov	r3, r1
 80065ba:	4b0d      	ldr	r3, [pc, #52]	@ (80065f0 <UART_SetConfig+0x4e4>)
 80065bc:	fba3 1302 	umull	r1, r3, r3, r2
 80065c0:	095b      	lsrs	r3, r3, #5
 80065c2:	2164      	movs	r1, #100	@ 0x64
 80065c4:	fb01 f303 	mul.w	r3, r1, r3
 80065c8:	1ad3      	subs	r3, r2, r3
 80065ca:	011b      	lsls	r3, r3, #4
 80065cc:	3332      	adds	r3, #50	@ 0x32
 80065ce:	4a08      	ldr	r2, [pc, #32]	@ (80065f0 <UART_SetConfig+0x4e4>)
 80065d0:	fba2 2303 	umull	r2, r3, r2, r3
 80065d4:	095b      	lsrs	r3, r3, #5
 80065d6:	f003 020f 	and.w	r2, r3, #15
 80065da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4422      	add	r2, r4
 80065e2:	609a      	str	r2, [r3, #8]
}
 80065e4:	bf00      	nop
 80065e6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80065ea:	46bd      	mov	sp, r7
 80065ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065f0:	51eb851f 	.word	0x51eb851f

080065f4 <__cvt>:
 80065f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065f8:	ec57 6b10 	vmov	r6, r7, d0
 80065fc:	2f00      	cmp	r7, #0
 80065fe:	460c      	mov	r4, r1
 8006600:	4619      	mov	r1, r3
 8006602:	463b      	mov	r3, r7
 8006604:	bfbb      	ittet	lt
 8006606:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800660a:	461f      	movlt	r7, r3
 800660c:	2300      	movge	r3, #0
 800660e:	232d      	movlt	r3, #45	@ 0x2d
 8006610:	700b      	strb	r3, [r1, #0]
 8006612:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006614:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006618:	4691      	mov	r9, r2
 800661a:	f023 0820 	bic.w	r8, r3, #32
 800661e:	bfbc      	itt	lt
 8006620:	4632      	movlt	r2, r6
 8006622:	4616      	movlt	r6, r2
 8006624:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006628:	d005      	beq.n	8006636 <__cvt+0x42>
 800662a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800662e:	d100      	bne.n	8006632 <__cvt+0x3e>
 8006630:	3401      	adds	r4, #1
 8006632:	2102      	movs	r1, #2
 8006634:	e000      	b.n	8006638 <__cvt+0x44>
 8006636:	2103      	movs	r1, #3
 8006638:	ab03      	add	r3, sp, #12
 800663a:	9301      	str	r3, [sp, #4]
 800663c:	ab02      	add	r3, sp, #8
 800663e:	9300      	str	r3, [sp, #0]
 8006640:	ec47 6b10 	vmov	d0, r6, r7
 8006644:	4653      	mov	r3, sl
 8006646:	4622      	mov	r2, r4
 8006648:	f001 f886 	bl	8007758 <_dtoa_r>
 800664c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006650:	4605      	mov	r5, r0
 8006652:	d119      	bne.n	8006688 <__cvt+0x94>
 8006654:	f019 0f01 	tst.w	r9, #1
 8006658:	d00e      	beq.n	8006678 <__cvt+0x84>
 800665a:	eb00 0904 	add.w	r9, r0, r4
 800665e:	2200      	movs	r2, #0
 8006660:	2300      	movs	r3, #0
 8006662:	4630      	mov	r0, r6
 8006664:	4639      	mov	r1, r7
 8006666:	f7fa fa4f 	bl	8000b08 <__aeabi_dcmpeq>
 800666a:	b108      	cbz	r0, 8006670 <__cvt+0x7c>
 800666c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006670:	2230      	movs	r2, #48	@ 0x30
 8006672:	9b03      	ldr	r3, [sp, #12]
 8006674:	454b      	cmp	r3, r9
 8006676:	d31e      	bcc.n	80066b6 <__cvt+0xc2>
 8006678:	9b03      	ldr	r3, [sp, #12]
 800667a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800667c:	1b5b      	subs	r3, r3, r5
 800667e:	4628      	mov	r0, r5
 8006680:	6013      	str	r3, [r2, #0]
 8006682:	b004      	add	sp, #16
 8006684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006688:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800668c:	eb00 0904 	add.w	r9, r0, r4
 8006690:	d1e5      	bne.n	800665e <__cvt+0x6a>
 8006692:	7803      	ldrb	r3, [r0, #0]
 8006694:	2b30      	cmp	r3, #48	@ 0x30
 8006696:	d10a      	bne.n	80066ae <__cvt+0xba>
 8006698:	2200      	movs	r2, #0
 800669a:	2300      	movs	r3, #0
 800669c:	4630      	mov	r0, r6
 800669e:	4639      	mov	r1, r7
 80066a0:	f7fa fa32 	bl	8000b08 <__aeabi_dcmpeq>
 80066a4:	b918      	cbnz	r0, 80066ae <__cvt+0xba>
 80066a6:	f1c4 0401 	rsb	r4, r4, #1
 80066aa:	f8ca 4000 	str.w	r4, [sl]
 80066ae:	f8da 3000 	ldr.w	r3, [sl]
 80066b2:	4499      	add	r9, r3
 80066b4:	e7d3      	b.n	800665e <__cvt+0x6a>
 80066b6:	1c59      	adds	r1, r3, #1
 80066b8:	9103      	str	r1, [sp, #12]
 80066ba:	701a      	strb	r2, [r3, #0]
 80066bc:	e7d9      	b.n	8006672 <__cvt+0x7e>

080066be <__exponent>:
 80066be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066c0:	2900      	cmp	r1, #0
 80066c2:	bfba      	itte	lt
 80066c4:	4249      	neglt	r1, r1
 80066c6:	232d      	movlt	r3, #45	@ 0x2d
 80066c8:	232b      	movge	r3, #43	@ 0x2b
 80066ca:	2909      	cmp	r1, #9
 80066cc:	7002      	strb	r2, [r0, #0]
 80066ce:	7043      	strb	r3, [r0, #1]
 80066d0:	dd29      	ble.n	8006726 <__exponent+0x68>
 80066d2:	f10d 0307 	add.w	r3, sp, #7
 80066d6:	461d      	mov	r5, r3
 80066d8:	270a      	movs	r7, #10
 80066da:	461a      	mov	r2, r3
 80066dc:	fbb1 f6f7 	udiv	r6, r1, r7
 80066e0:	fb07 1416 	mls	r4, r7, r6, r1
 80066e4:	3430      	adds	r4, #48	@ 0x30
 80066e6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80066ea:	460c      	mov	r4, r1
 80066ec:	2c63      	cmp	r4, #99	@ 0x63
 80066ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80066f2:	4631      	mov	r1, r6
 80066f4:	dcf1      	bgt.n	80066da <__exponent+0x1c>
 80066f6:	3130      	adds	r1, #48	@ 0x30
 80066f8:	1e94      	subs	r4, r2, #2
 80066fa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80066fe:	1c41      	adds	r1, r0, #1
 8006700:	4623      	mov	r3, r4
 8006702:	42ab      	cmp	r3, r5
 8006704:	d30a      	bcc.n	800671c <__exponent+0x5e>
 8006706:	f10d 0309 	add.w	r3, sp, #9
 800670a:	1a9b      	subs	r3, r3, r2
 800670c:	42ac      	cmp	r4, r5
 800670e:	bf88      	it	hi
 8006710:	2300      	movhi	r3, #0
 8006712:	3302      	adds	r3, #2
 8006714:	4403      	add	r3, r0
 8006716:	1a18      	subs	r0, r3, r0
 8006718:	b003      	add	sp, #12
 800671a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800671c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006720:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006724:	e7ed      	b.n	8006702 <__exponent+0x44>
 8006726:	2330      	movs	r3, #48	@ 0x30
 8006728:	3130      	adds	r1, #48	@ 0x30
 800672a:	7083      	strb	r3, [r0, #2]
 800672c:	70c1      	strb	r1, [r0, #3]
 800672e:	1d03      	adds	r3, r0, #4
 8006730:	e7f1      	b.n	8006716 <__exponent+0x58>
	...

08006734 <_printf_float>:
 8006734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006738:	b08d      	sub	sp, #52	@ 0x34
 800673a:	460c      	mov	r4, r1
 800673c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006740:	4616      	mov	r6, r2
 8006742:	461f      	mov	r7, r3
 8006744:	4605      	mov	r5, r0
 8006746:	f000 ff01 	bl	800754c <_localeconv_r>
 800674a:	6803      	ldr	r3, [r0, #0]
 800674c:	9304      	str	r3, [sp, #16]
 800674e:	4618      	mov	r0, r3
 8006750:	f7f9 fdae 	bl	80002b0 <strlen>
 8006754:	2300      	movs	r3, #0
 8006756:	930a      	str	r3, [sp, #40]	@ 0x28
 8006758:	f8d8 3000 	ldr.w	r3, [r8]
 800675c:	9005      	str	r0, [sp, #20]
 800675e:	3307      	adds	r3, #7
 8006760:	f023 0307 	bic.w	r3, r3, #7
 8006764:	f103 0208 	add.w	r2, r3, #8
 8006768:	f894 a018 	ldrb.w	sl, [r4, #24]
 800676c:	f8d4 b000 	ldr.w	fp, [r4]
 8006770:	f8c8 2000 	str.w	r2, [r8]
 8006774:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006778:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800677c:	9307      	str	r3, [sp, #28]
 800677e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006782:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006786:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800678a:	4b9c      	ldr	r3, [pc, #624]	@ (80069fc <_printf_float+0x2c8>)
 800678c:	f04f 32ff 	mov.w	r2, #4294967295
 8006790:	f7fa f9ec 	bl	8000b6c <__aeabi_dcmpun>
 8006794:	bb70      	cbnz	r0, 80067f4 <_printf_float+0xc0>
 8006796:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800679a:	4b98      	ldr	r3, [pc, #608]	@ (80069fc <_printf_float+0x2c8>)
 800679c:	f04f 32ff 	mov.w	r2, #4294967295
 80067a0:	f7fa f9c6 	bl	8000b30 <__aeabi_dcmple>
 80067a4:	bb30      	cbnz	r0, 80067f4 <_printf_float+0xc0>
 80067a6:	2200      	movs	r2, #0
 80067a8:	2300      	movs	r3, #0
 80067aa:	4640      	mov	r0, r8
 80067ac:	4649      	mov	r1, r9
 80067ae:	f7fa f9b5 	bl	8000b1c <__aeabi_dcmplt>
 80067b2:	b110      	cbz	r0, 80067ba <_printf_float+0x86>
 80067b4:	232d      	movs	r3, #45	@ 0x2d
 80067b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067ba:	4a91      	ldr	r2, [pc, #580]	@ (8006a00 <_printf_float+0x2cc>)
 80067bc:	4b91      	ldr	r3, [pc, #580]	@ (8006a04 <_printf_float+0x2d0>)
 80067be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80067c2:	bf94      	ite	ls
 80067c4:	4690      	movls	r8, r2
 80067c6:	4698      	movhi	r8, r3
 80067c8:	2303      	movs	r3, #3
 80067ca:	6123      	str	r3, [r4, #16]
 80067cc:	f02b 0304 	bic.w	r3, fp, #4
 80067d0:	6023      	str	r3, [r4, #0]
 80067d2:	f04f 0900 	mov.w	r9, #0
 80067d6:	9700      	str	r7, [sp, #0]
 80067d8:	4633      	mov	r3, r6
 80067da:	aa0b      	add	r2, sp, #44	@ 0x2c
 80067dc:	4621      	mov	r1, r4
 80067de:	4628      	mov	r0, r5
 80067e0:	f000 f9d2 	bl	8006b88 <_printf_common>
 80067e4:	3001      	adds	r0, #1
 80067e6:	f040 808d 	bne.w	8006904 <_printf_float+0x1d0>
 80067ea:	f04f 30ff 	mov.w	r0, #4294967295
 80067ee:	b00d      	add	sp, #52	@ 0x34
 80067f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067f4:	4642      	mov	r2, r8
 80067f6:	464b      	mov	r3, r9
 80067f8:	4640      	mov	r0, r8
 80067fa:	4649      	mov	r1, r9
 80067fc:	f7fa f9b6 	bl	8000b6c <__aeabi_dcmpun>
 8006800:	b140      	cbz	r0, 8006814 <_printf_float+0xe0>
 8006802:	464b      	mov	r3, r9
 8006804:	2b00      	cmp	r3, #0
 8006806:	bfbc      	itt	lt
 8006808:	232d      	movlt	r3, #45	@ 0x2d
 800680a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800680e:	4a7e      	ldr	r2, [pc, #504]	@ (8006a08 <_printf_float+0x2d4>)
 8006810:	4b7e      	ldr	r3, [pc, #504]	@ (8006a0c <_printf_float+0x2d8>)
 8006812:	e7d4      	b.n	80067be <_printf_float+0x8a>
 8006814:	6863      	ldr	r3, [r4, #4]
 8006816:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800681a:	9206      	str	r2, [sp, #24]
 800681c:	1c5a      	adds	r2, r3, #1
 800681e:	d13b      	bne.n	8006898 <_printf_float+0x164>
 8006820:	2306      	movs	r3, #6
 8006822:	6063      	str	r3, [r4, #4]
 8006824:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006828:	2300      	movs	r3, #0
 800682a:	6022      	str	r2, [r4, #0]
 800682c:	9303      	str	r3, [sp, #12]
 800682e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006830:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006834:	ab09      	add	r3, sp, #36	@ 0x24
 8006836:	9300      	str	r3, [sp, #0]
 8006838:	6861      	ldr	r1, [r4, #4]
 800683a:	ec49 8b10 	vmov	d0, r8, r9
 800683e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006842:	4628      	mov	r0, r5
 8006844:	f7ff fed6 	bl	80065f4 <__cvt>
 8006848:	9b06      	ldr	r3, [sp, #24]
 800684a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800684c:	2b47      	cmp	r3, #71	@ 0x47
 800684e:	4680      	mov	r8, r0
 8006850:	d129      	bne.n	80068a6 <_printf_float+0x172>
 8006852:	1cc8      	adds	r0, r1, #3
 8006854:	db02      	blt.n	800685c <_printf_float+0x128>
 8006856:	6863      	ldr	r3, [r4, #4]
 8006858:	4299      	cmp	r1, r3
 800685a:	dd41      	ble.n	80068e0 <_printf_float+0x1ac>
 800685c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006860:	fa5f fa8a 	uxtb.w	sl, sl
 8006864:	3901      	subs	r1, #1
 8006866:	4652      	mov	r2, sl
 8006868:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800686c:	9109      	str	r1, [sp, #36]	@ 0x24
 800686e:	f7ff ff26 	bl	80066be <__exponent>
 8006872:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006874:	1813      	adds	r3, r2, r0
 8006876:	2a01      	cmp	r2, #1
 8006878:	4681      	mov	r9, r0
 800687a:	6123      	str	r3, [r4, #16]
 800687c:	dc02      	bgt.n	8006884 <_printf_float+0x150>
 800687e:	6822      	ldr	r2, [r4, #0]
 8006880:	07d2      	lsls	r2, r2, #31
 8006882:	d501      	bpl.n	8006888 <_printf_float+0x154>
 8006884:	3301      	adds	r3, #1
 8006886:	6123      	str	r3, [r4, #16]
 8006888:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800688c:	2b00      	cmp	r3, #0
 800688e:	d0a2      	beq.n	80067d6 <_printf_float+0xa2>
 8006890:	232d      	movs	r3, #45	@ 0x2d
 8006892:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006896:	e79e      	b.n	80067d6 <_printf_float+0xa2>
 8006898:	9a06      	ldr	r2, [sp, #24]
 800689a:	2a47      	cmp	r2, #71	@ 0x47
 800689c:	d1c2      	bne.n	8006824 <_printf_float+0xf0>
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d1c0      	bne.n	8006824 <_printf_float+0xf0>
 80068a2:	2301      	movs	r3, #1
 80068a4:	e7bd      	b.n	8006822 <_printf_float+0xee>
 80068a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068aa:	d9db      	bls.n	8006864 <_printf_float+0x130>
 80068ac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80068b0:	d118      	bne.n	80068e4 <_printf_float+0x1b0>
 80068b2:	2900      	cmp	r1, #0
 80068b4:	6863      	ldr	r3, [r4, #4]
 80068b6:	dd0b      	ble.n	80068d0 <_printf_float+0x19c>
 80068b8:	6121      	str	r1, [r4, #16]
 80068ba:	b913      	cbnz	r3, 80068c2 <_printf_float+0x18e>
 80068bc:	6822      	ldr	r2, [r4, #0]
 80068be:	07d0      	lsls	r0, r2, #31
 80068c0:	d502      	bpl.n	80068c8 <_printf_float+0x194>
 80068c2:	3301      	adds	r3, #1
 80068c4:	440b      	add	r3, r1
 80068c6:	6123      	str	r3, [r4, #16]
 80068c8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80068ca:	f04f 0900 	mov.w	r9, #0
 80068ce:	e7db      	b.n	8006888 <_printf_float+0x154>
 80068d0:	b913      	cbnz	r3, 80068d8 <_printf_float+0x1a4>
 80068d2:	6822      	ldr	r2, [r4, #0]
 80068d4:	07d2      	lsls	r2, r2, #31
 80068d6:	d501      	bpl.n	80068dc <_printf_float+0x1a8>
 80068d8:	3302      	adds	r3, #2
 80068da:	e7f4      	b.n	80068c6 <_printf_float+0x192>
 80068dc:	2301      	movs	r3, #1
 80068de:	e7f2      	b.n	80068c6 <_printf_float+0x192>
 80068e0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80068e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068e6:	4299      	cmp	r1, r3
 80068e8:	db05      	blt.n	80068f6 <_printf_float+0x1c2>
 80068ea:	6823      	ldr	r3, [r4, #0]
 80068ec:	6121      	str	r1, [r4, #16]
 80068ee:	07d8      	lsls	r0, r3, #31
 80068f0:	d5ea      	bpl.n	80068c8 <_printf_float+0x194>
 80068f2:	1c4b      	adds	r3, r1, #1
 80068f4:	e7e7      	b.n	80068c6 <_printf_float+0x192>
 80068f6:	2900      	cmp	r1, #0
 80068f8:	bfd4      	ite	le
 80068fa:	f1c1 0202 	rsble	r2, r1, #2
 80068fe:	2201      	movgt	r2, #1
 8006900:	4413      	add	r3, r2
 8006902:	e7e0      	b.n	80068c6 <_printf_float+0x192>
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	055a      	lsls	r2, r3, #21
 8006908:	d407      	bmi.n	800691a <_printf_float+0x1e6>
 800690a:	6923      	ldr	r3, [r4, #16]
 800690c:	4642      	mov	r2, r8
 800690e:	4631      	mov	r1, r6
 8006910:	4628      	mov	r0, r5
 8006912:	47b8      	blx	r7
 8006914:	3001      	adds	r0, #1
 8006916:	d12b      	bne.n	8006970 <_printf_float+0x23c>
 8006918:	e767      	b.n	80067ea <_printf_float+0xb6>
 800691a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800691e:	f240 80dd 	bls.w	8006adc <_printf_float+0x3a8>
 8006922:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006926:	2200      	movs	r2, #0
 8006928:	2300      	movs	r3, #0
 800692a:	f7fa f8ed 	bl	8000b08 <__aeabi_dcmpeq>
 800692e:	2800      	cmp	r0, #0
 8006930:	d033      	beq.n	800699a <_printf_float+0x266>
 8006932:	4a37      	ldr	r2, [pc, #220]	@ (8006a10 <_printf_float+0x2dc>)
 8006934:	2301      	movs	r3, #1
 8006936:	4631      	mov	r1, r6
 8006938:	4628      	mov	r0, r5
 800693a:	47b8      	blx	r7
 800693c:	3001      	adds	r0, #1
 800693e:	f43f af54 	beq.w	80067ea <_printf_float+0xb6>
 8006942:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006946:	4543      	cmp	r3, r8
 8006948:	db02      	blt.n	8006950 <_printf_float+0x21c>
 800694a:	6823      	ldr	r3, [r4, #0]
 800694c:	07d8      	lsls	r0, r3, #31
 800694e:	d50f      	bpl.n	8006970 <_printf_float+0x23c>
 8006950:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006954:	4631      	mov	r1, r6
 8006956:	4628      	mov	r0, r5
 8006958:	47b8      	blx	r7
 800695a:	3001      	adds	r0, #1
 800695c:	f43f af45 	beq.w	80067ea <_printf_float+0xb6>
 8006960:	f04f 0900 	mov.w	r9, #0
 8006964:	f108 38ff 	add.w	r8, r8, #4294967295
 8006968:	f104 0a1a 	add.w	sl, r4, #26
 800696c:	45c8      	cmp	r8, r9
 800696e:	dc09      	bgt.n	8006984 <_printf_float+0x250>
 8006970:	6823      	ldr	r3, [r4, #0]
 8006972:	079b      	lsls	r3, r3, #30
 8006974:	f100 8103 	bmi.w	8006b7e <_printf_float+0x44a>
 8006978:	68e0      	ldr	r0, [r4, #12]
 800697a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800697c:	4298      	cmp	r0, r3
 800697e:	bfb8      	it	lt
 8006980:	4618      	movlt	r0, r3
 8006982:	e734      	b.n	80067ee <_printf_float+0xba>
 8006984:	2301      	movs	r3, #1
 8006986:	4652      	mov	r2, sl
 8006988:	4631      	mov	r1, r6
 800698a:	4628      	mov	r0, r5
 800698c:	47b8      	blx	r7
 800698e:	3001      	adds	r0, #1
 8006990:	f43f af2b 	beq.w	80067ea <_printf_float+0xb6>
 8006994:	f109 0901 	add.w	r9, r9, #1
 8006998:	e7e8      	b.n	800696c <_printf_float+0x238>
 800699a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800699c:	2b00      	cmp	r3, #0
 800699e:	dc39      	bgt.n	8006a14 <_printf_float+0x2e0>
 80069a0:	4a1b      	ldr	r2, [pc, #108]	@ (8006a10 <_printf_float+0x2dc>)
 80069a2:	2301      	movs	r3, #1
 80069a4:	4631      	mov	r1, r6
 80069a6:	4628      	mov	r0, r5
 80069a8:	47b8      	blx	r7
 80069aa:	3001      	adds	r0, #1
 80069ac:	f43f af1d 	beq.w	80067ea <_printf_float+0xb6>
 80069b0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80069b4:	ea59 0303 	orrs.w	r3, r9, r3
 80069b8:	d102      	bne.n	80069c0 <_printf_float+0x28c>
 80069ba:	6823      	ldr	r3, [r4, #0]
 80069bc:	07d9      	lsls	r1, r3, #31
 80069be:	d5d7      	bpl.n	8006970 <_printf_float+0x23c>
 80069c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069c4:	4631      	mov	r1, r6
 80069c6:	4628      	mov	r0, r5
 80069c8:	47b8      	blx	r7
 80069ca:	3001      	adds	r0, #1
 80069cc:	f43f af0d 	beq.w	80067ea <_printf_float+0xb6>
 80069d0:	f04f 0a00 	mov.w	sl, #0
 80069d4:	f104 0b1a 	add.w	fp, r4, #26
 80069d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069da:	425b      	negs	r3, r3
 80069dc:	4553      	cmp	r3, sl
 80069de:	dc01      	bgt.n	80069e4 <_printf_float+0x2b0>
 80069e0:	464b      	mov	r3, r9
 80069e2:	e793      	b.n	800690c <_printf_float+0x1d8>
 80069e4:	2301      	movs	r3, #1
 80069e6:	465a      	mov	r2, fp
 80069e8:	4631      	mov	r1, r6
 80069ea:	4628      	mov	r0, r5
 80069ec:	47b8      	blx	r7
 80069ee:	3001      	adds	r0, #1
 80069f0:	f43f aefb 	beq.w	80067ea <_printf_float+0xb6>
 80069f4:	f10a 0a01 	add.w	sl, sl, #1
 80069f8:	e7ee      	b.n	80069d8 <_printf_float+0x2a4>
 80069fa:	bf00      	nop
 80069fc:	7fefffff 	.word	0x7fefffff
 8006a00:	0800d050 	.word	0x0800d050
 8006a04:	0800d054 	.word	0x0800d054
 8006a08:	0800d058 	.word	0x0800d058
 8006a0c:	0800d05c 	.word	0x0800d05c
 8006a10:	0800d060 	.word	0x0800d060
 8006a14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a16:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a1a:	4553      	cmp	r3, sl
 8006a1c:	bfa8      	it	ge
 8006a1e:	4653      	movge	r3, sl
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	4699      	mov	r9, r3
 8006a24:	dc36      	bgt.n	8006a94 <_printf_float+0x360>
 8006a26:	f04f 0b00 	mov.w	fp, #0
 8006a2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a2e:	f104 021a 	add.w	r2, r4, #26
 8006a32:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a34:	9306      	str	r3, [sp, #24]
 8006a36:	eba3 0309 	sub.w	r3, r3, r9
 8006a3a:	455b      	cmp	r3, fp
 8006a3c:	dc31      	bgt.n	8006aa2 <_printf_float+0x36e>
 8006a3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a40:	459a      	cmp	sl, r3
 8006a42:	dc3a      	bgt.n	8006aba <_printf_float+0x386>
 8006a44:	6823      	ldr	r3, [r4, #0]
 8006a46:	07da      	lsls	r2, r3, #31
 8006a48:	d437      	bmi.n	8006aba <_printf_float+0x386>
 8006a4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a4c:	ebaa 0903 	sub.w	r9, sl, r3
 8006a50:	9b06      	ldr	r3, [sp, #24]
 8006a52:	ebaa 0303 	sub.w	r3, sl, r3
 8006a56:	4599      	cmp	r9, r3
 8006a58:	bfa8      	it	ge
 8006a5a:	4699      	movge	r9, r3
 8006a5c:	f1b9 0f00 	cmp.w	r9, #0
 8006a60:	dc33      	bgt.n	8006aca <_printf_float+0x396>
 8006a62:	f04f 0800 	mov.w	r8, #0
 8006a66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a6a:	f104 0b1a 	add.w	fp, r4, #26
 8006a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a70:	ebaa 0303 	sub.w	r3, sl, r3
 8006a74:	eba3 0309 	sub.w	r3, r3, r9
 8006a78:	4543      	cmp	r3, r8
 8006a7a:	f77f af79 	ble.w	8006970 <_printf_float+0x23c>
 8006a7e:	2301      	movs	r3, #1
 8006a80:	465a      	mov	r2, fp
 8006a82:	4631      	mov	r1, r6
 8006a84:	4628      	mov	r0, r5
 8006a86:	47b8      	blx	r7
 8006a88:	3001      	adds	r0, #1
 8006a8a:	f43f aeae 	beq.w	80067ea <_printf_float+0xb6>
 8006a8e:	f108 0801 	add.w	r8, r8, #1
 8006a92:	e7ec      	b.n	8006a6e <_printf_float+0x33a>
 8006a94:	4642      	mov	r2, r8
 8006a96:	4631      	mov	r1, r6
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b8      	blx	r7
 8006a9c:	3001      	adds	r0, #1
 8006a9e:	d1c2      	bne.n	8006a26 <_printf_float+0x2f2>
 8006aa0:	e6a3      	b.n	80067ea <_printf_float+0xb6>
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	4631      	mov	r1, r6
 8006aa6:	4628      	mov	r0, r5
 8006aa8:	9206      	str	r2, [sp, #24]
 8006aaa:	47b8      	blx	r7
 8006aac:	3001      	adds	r0, #1
 8006aae:	f43f ae9c 	beq.w	80067ea <_printf_float+0xb6>
 8006ab2:	9a06      	ldr	r2, [sp, #24]
 8006ab4:	f10b 0b01 	add.w	fp, fp, #1
 8006ab8:	e7bb      	b.n	8006a32 <_printf_float+0x2fe>
 8006aba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006abe:	4631      	mov	r1, r6
 8006ac0:	4628      	mov	r0, r5
 8006ac2:	47b8      	blx	r7
 8006ac4:	3001      	adds	r0, #1
 8006ac6:	d1c0      	bne.n	8006a4a <_printf_float+0x316>
 8006ac8:	e68f      	b.n	80067ea <_printf_float+0xb6>
 8006aca:	9a06      	ldr	r2, [sp, #24]
 8006acc:	464b      	mov	r3, r9
 8006ace:	4442      	add	r2, r8
 8006ad0:	4631      	mov	r1, r6
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	47b8      	blx	r7
 8006ad6:	3001      	adds	r0, #1
 8006ad8:	d1c3      	bne.n	8006a62 <_printf_float+0x32e>
 8006ada:	e686      	b.n	80067ea <_printf_float+0xb6>
 8006adc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ae0:	f1ba 0f01 	cmp.w	sl, #1
 8006ae4:	dc01      	bgt.n	8006aea <_printf_float+0x3b6>
 8006ae6:	07db      	lsls	r3, r3, #31
 8006ae8:	d536      	bpl.n	8006b58 <_printf_float+0x424>
 8006aea:	2301      	movs	r3, #1
 8006aec:	4642      	mov	r2, r8
 8006aee:	4631      	mov	r1, r6
 8006af0:	4628      	mov	r0, r5
 8006af2:	47b8      	blx	r7
 8006af4:	3001      	adds	r0, #1
 8006af6:	f43f ae78 	beq.w	80067ea <_printf_float+0xb6>
 8006afa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006afe:	4631      	mov	r1, r6
 8006b00:	4628      	mov	r0, r5
 8006b02:	47b8      	blx	r7
 8006b04:	3001      	adds	r0, #1
 8006b06:	f43f ae70 	beq.w	80067ea <_printf_float+0xb6>
 8006b0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b0e:	2200      	movs	r2, #0
 8006b10:	2300      	movs	r3, #0
 8006b12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b16:	f7f9 fff7 	bl	8000b08 <__aeabi_dcmpeq>
 8006b1a:	b9c0      	cbnz	r0, 8006b4e <_printf_float+0x41a>
 8006b1c:	4653      	mov	r3, sl
 8006b1e:	f108 0201 	add.w	r2, r8, #1
 8006b22:	4631      	mov	r1, r6
 8006b24:	4628      	mov	r0, r5
 8006b26:	47b8      	blx	r7
 8006b28:	3001      	adds	r0, #1
 8006b2a:	d10c      	bne.n	8006b46 <_printf_float+0x412>
 8006b2c:	e65d      	b.n	80067ea <_printf_float+0xb6>
 8006b2e:	2301      	movs	r3, #1
 8006b30:	465a      	mov	r2, fp
 8006b32:	4631      	mov	r1, r6
 8006b34:	4628      	mov	r0, r5
 8006b36:	47b8      	blx	r7
 8006b38:	3001      	adds	r0, #1
 8006b3a:	f43f ae56 	beq.w	80067ea <_printf_float+0xb6>
 8006b3e:	f108 0801 	add.w	r8, r8, #1
 8006b42:	45d0      	cmp	r8, sl
 8006b44:	dbf3      	blt.n	8006b2e <_printf_float+0x3fa>
 8006b46:	464b      	mov	r3, r9
 8006b48:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b4c:	e6df      	b.n	800690e <_printf_float+0x1da>
 8006b4e:	f04f 0800 	mov.w	r8, #0
 8006b52:	f104 0b1a 	add.w	fp, r4, #26
 8006b56:	e7f4      	b.n	8006b42 <_printf_float+0x40e>
 8006b58:	2301      	movs	r3, #1
 8006b5a:	4642      	mov	r2, r8
 8006b5c:	e7e1      	b.n	8006b22 <_printf_float+0x3ee>
 8006b5e:	2301      	movs	r3, #1
 8006b60:	464a      	mov	r2, r9
 8006b62:	4631      	mov	r1, r6
 8006b64:	4628      	mov	r0, r5
 8006b66:	47b8      	blx	r7
 8006b68:	3001      	adds	r0, #1
 8006b6a:	f43f ae3e 	beq.w	80067ea <_printf_float+0xb6>
 8006b6e:	f108 0801 	add.w	r8, r8, #1
 8006b72:	68e3      	ldr	r3, [r4, #12]
 8006b74:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b76:	1a5b      	subs	r3, r3, r1
 8006b78:	4543      	cmp	r3, r8
 8006b7a:	dcf0      	bgt.n	8006b5e <_printf_float+0x42a>
 8006b7c:	e6fc      	b.n	8006978 <_printf_float+0x244>
 8006b7e:	f04f 0800 	mov.w	r8, #0
 8006b82:	f104 0919 	add.w	r9, r4, #25
 8006b86:	e7f4      	b.n	8006b72 <_printf_float+0x43e>

08006b88 <_printf_common>:
 8006b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b8c:	4616      	mov	r6, r2
 8006b8e:	4698      	mov	r8, r3
 8006b90:	688a      	ldr	r2, [r1, #8]
 8006b92:	690b      	ldr	r3, [r1, #16]
 8006b94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	bfb8      	it	lt
 8006b9c:	4613      	movlt	r3, r2
 8006b9e:	6033      	str	r3, [r6, #0]
 8006ba0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006ba4:	4607      	mov	r7, r0
 8006ba6:	460c      	mov	r4, r1
 8006ba8:	b10a      	cbz	r2, 8006bae <_printf_common+0x26>
 8006baa:	3301      	adds	r3, #1
 8006bac:	6033      	str	r3, [r6, #0]
 8006bae:	6823      	ldr	r3, [r4, #0]
 8006bb0:	0699      	lsls	r1, r3, #26
 8006bb2:	bf42      	ittt	mi
 8006bb4:	6833      	ldrmi	r3, [r6, #0]
 8006bb6:	3302      	addmi	r3, #2
 8006bb8:	6033      	strmi	r3, [r6, #0]
 8006bba:	6825      	ldr	r5, [r4, #0]
 8006bbc:	f015 0506 	ands.w	r5, r5, #6
 8006bc0:	d106      	bne.n	8006bd0 <_printf_common+0x48>
 8006bc2:	f104 0a19 	add.w	sl, r4, #25
 8006bc6:	68e3      	ldr	r3, [r4, #12]
 8006bc8:	6832      	ldr	r2, [r6, #0]
 8006bca:	1a9b      	subs	r3, r3, r2
 8006bcc:	42ab      	cmp	r3, r5
 8006bce:	dc26      	bgt.n	8006c1e <_printf_common+0x96>
 8006bd0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bd4:	6822      	ldr	r2, [r4, #0]
 8006bd6:	3b00      	subs	r3, #0
 8006bd8:	bf18      	it	ne
 8006bda:	2301      	movne	r3, #1
 8006bdc:	0692      	lsls	r2, r2, #26
 8006bde:	d42b      	bmi.n	8006c38 <_printf_common+0xb0>
 8006be0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006be4:	4641      	mov	r1, r8
 8006be6:	4638      	mov	r0, r7
 8006be8:	47c8      	blx	r9
 8006bea:	3001      	adds	r0, #1
 8006bec:	d01e      	beq.n	8006c2c <_printf_common+0xa4>
 8006bee:	6823      	ldr	r3, [r4, #0]
 8006bf0:	6922      	ldr	r2, [r4, #16]
 8006bf2:	f003 0306 	and.w	r3, r3, #6
 8006bf6:	2b04      	cmp	r3, #4
 8006bf8:	bf02      	ittt	eq
 8006bfa:	68e5      	ldreq	r5, [r4, #12]
 8006bfc:	6833      	ldreq	r3, [r6, #0]
 8006bfe:	1aed      	subeq	r5, r5, r3
 8006c00:	68a3      	ldr	r3, [r4, #8]
 8006c02:	bf0c      	ite	eq
 8006c04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c08:	2500      	movne	r5, #0
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	bfc4      	itt	gt
 8006c0e:	1a9b      	subgt	r3, r3, r2
 8006c10:	18ed      	addgt	r5, r5, r3
 8006c12:	2600      	movs	r6, #0
 8006c14:	341a      	adds	r4, #26
 8006c16:	42b5      	cmp	r5, r6
 8006c18:	d11a      	bne.n	8006c50 <_printf_common+0xc8>
 8006c1a:	2000      	movs	r0, #0
 8006c1c:	e008      	b.n	8006c30 <_printf_common+0xa8>
 8006c1e:	2301      	movs	r3, #1
 8006c20:	4652      	mov	r2, sl
 8006c22:	4641      	mov	r1, r8
 8006c24:	4638      	mov	r0, r7
 8006c26:	47c8      	blx	r9
 8006c28:	3001      	adds	r0, #1
 8006c2a:	d103      	bne.n	8006c34 <_printf_common+0xac>
 8006c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c34:	3501      	adds	r5, #1
 8006c36:	e7c6      	b.n	8006bc6 <_printf_common+0x3e>
 8006c38:	18e1      	adds	r1, r4, r3
 8006c3a:	1c5a      	adds	r2, r3, #1
 8006c3c:	2030      	movs	r0, #48	@ 0x30
 8006c3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c42:	4422      	add	r2, r4
 8006c44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c4c:	3302      	adds	r3, #2
 8006c4e:	e7c7      	b.n	8006be0 <_printf_common+0x58>
 8006c50:	2301      	movs	r3, #1
 8006c52:	4622      	mov	r2, r4
 8006c54:	4641      	mov	r1, r8
 8006c56:	4638      	mov	r0, r7
 8006c58:	47c8      	blx	r9
 8006c5a:	3001      	adds	r0, #1
 8006c5c:	d0e6      	beq.n	8006c2c <_printf_common+0xa4>
 8006c5e:	3601      	adds	r6, #1
 8006c60:	e7d9      	b.n	8006c16 <_printf_common+0x8e>
	...

08006c64 <_printf_i>:
 8006c64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c68:	7e0f      	ldrb	r7, [r1, #24]
 8006c6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c6c:	2f78      	cmp	r7, #120	@ 0x78
 8006c6e:	4691      	mov	r9, r2
 8006c70:	4680      	mov	r8, r0
 8006c72:	460c      	mov	r4, r1
 8006c74:	469a      	mov	sl, r3
 8006c76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c7a:	d807      	bhi.n	8006c8c <_printf_i+0x28>
 8006c7c:	2f62      	cmp	r7, #98	@ 0x62
 8006c7e:	d80a      	bhi.n	8006c96 <_printf_i+0x32>
 8006c80:	2f00      	cmp	r7, #0
 8006c82:	f000 80d2 	beq.w	8006e2a <_printf_i+0x1c6>
 8006c86:	2f58      	cmp	r7, #88	@ 0x58
 8006c88:	f000 80b9 	beq.w	8006dfe <_printf_i+0x19a>
 8006c8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c94:	e03a      	b.n	8006d0c <_printf_i+0xa8>
 8006c96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c9a:	2b15      	cmp	r3, #21
 8006c9c:	d8f6      	bhi.n	8006c8c <_printf_i+0x28>
 8006c9e:	a101      	add	r1, pc, #4	@ (adr r1, 8006ca4 <_printf_i+0x40>)
 8006ca0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ca4:	08006cfd 	.word	0x08006cfd
 8006ca8:	08006d11 	.word	0x08006d11
 8006cac:	08006c8d 	.word	0x08006c8d
 8006cb0:	08006c8d 	.word	0x08006c8d
 8006cb4:	08006c8d 	.word	0x08006c8d
 8006cb8:	08006c8d 	.word	0x08006c8d
 8006cbc:	08006d11 	.word	0x08006d11
 8006cc0:	08006c8d 	.word	0x08006c8d
 8006cc4:	08006c8d 	.word	0x08006c8d
 8006cc8:	08006c8d 	.word	0x08006c8d
 8006ccc:	08006c8d 	.word	0x08006c8d
 8006cd0:	08006e11 	.word	0x08006e11
 8006cd4:	08006d3b 	.word	0x08006d3b
 8006cd8:	08006dcb 	.word	0x08006dcb
 8006cdc:	08006c8d 	.word	0x08006c8d
 8006ce0:	08006c8d 	.word	0x08006c8d
 8006ce4:	08006e33 	.word	0x08006e33
 8006ce8:	08006c8d 	.word	0x08006c8d
 8006cec:	08006d3b 	.word	0x08006d3b
 8006cf0:	08006c8d 	.word	0x08006c8d
 8006cf4:	08006c8d 	.word	0x08006c8d
 8006cf8:	08006dd3 	.word	0x08006dd3
 8006cfc:	6833      	ldr	r3, [r6, #0]
 8006cfe:	1d1a      	adds	r2, r3, #4
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	6032      	str	r2, [r6, #0]
 8006d04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e09d      	b.n	8006e4c <_printf_i+0x1e8>
 8006d10:	6833      	ldr	r3, [r6, #0]
 8006d12:	6820      	ldr	r0, [r4, #0]
 8006d14:	1d19      	adds	r1, r3, #4
 8006d16:	6031      	str	r1, [r6, #0]
 8006d18:	0606      	lsls	r6, r0, #24
 8006d1a:	d501      	bpl.n	8006d20 <_printf_i+0xbc>
 8006d1c:	681d      	ldr	r5, [r3, #0]
 8006d1e:	e003      	b.n	8006d28 <_printf_i+0xc4>
 8006d20:	0645      	lsls	r5, r0, #25
 8006d22:	d5fb      	bpl.n	8006d1c <_printf_i+0xb8>
 8006d24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d28:	2d00      	cmp	r5, #0
 8006d2a:	da03      	bge.n	8006d34 <_printf_i+0xd0>
 8006d2c:	232d      	movs	r3, #45	@ 0x2d
 8006d2e:	426d      	negs	r5, r5
 8006d30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d34:	4859      	ldr	r0, [pc, #356]	@ (8006e9c <_printf_i+0x238>)
 8006d36:	230a      	movs	r3, #10
 8006d38:	e011      	b.n	8006d5e <_printf_i+0xfa>
 8006d3a:	6821      	ldr	r1, [r4, #0]
 8006d3c:	6833      	ldr	r3, [r6, #0]
 8006d3e:	0608      	lsls	r0, r1, #24
 8006d40:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d44:	d402      	bmi.n	8006d4c <_printf_i+0xe8>
 8006d46:	0649      	lsls	r1, r1, #25
 8006d48:	bf48      	it	mi
 8006d4a:	b2ad      	uxthmi	r5, r5
 8006d4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d4e:	4853      	ldr	r0, [pc, #332]	@ (8006e9c <_printf_i+0x238>)
 8006d50:	6033      	str	r3, [r6, #0]
 8006d52:	bf14      	ite	ne
 8006d54:	230a      	movne	r3, #10
 8006d56:	2308      	moveq	r3, #8
 8006d58:	2100      	movs	r1, #0
 8006d5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d5e:	6866      	ldr	r6, [r4, #4]
 8006d60:	60a6      	str	r6, [r4, #8]
 8006d62:	2e00      	cmp	r6, #0
 8006d64:	bfa2      	ittt	ge
 8006d66:	6821      	ldrge	r1, [r4, #0]
 8006d68:	f021 0104 	bicge.w	r1, r1, #4
 8006d6c:	6021      	strge	r1, [r4, #0]
 8006d6e:	b90d      	cbnz	r5, 8006d74 <_printf_i+0x110>
 8006d70:	2e00      	cmp	r6, #0
 8006d72:	d04b      	beq.n	8006e0c <_printf_i+0x1a8>
 8006d74:	4616      	mov	r6, r2
 8006d76:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d7a:	fb03 5711 	mls	r7, r3, r1, r5
 8006d7e:	5dc7      	ldrb	r7, [r0, r7]
 8006d80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d84:	462f      	mov	r7, r5
 8006d86:	42bb      	cmp	r3, r7
 8006d88:	460d      	mov	r5, r1
 8006d8a:	d9f4      	bls.n	8006d76 <_printf_i+0x112>
 8006d8c:	2b08      	cmp	r3, #8
 8006d8e:	d10b      	bne.n	8006da8 <_printf_i+0x144>
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	07df      	lsls	r7, r3, #31
 8006d94:	d508      	bpl.n	8006da8 <_printf_i+0x144>
 8006d96:	6923      	ldr	r3, [r4, #16]
 8006d98:	6861      	ldr	r1, [r4, #4]
 8006d9a:	4299      	cmp	r1, r3
 8006d9c:	bfde      	ittt	le
 8006d9e:	2330      	movle	r3, #48	@ 0x30
 8006da0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006da4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006da8:	1b92      	subs	r2, r2, r6
 8006daa:	6122      	str	r2, [r4, #16]
 8006dac:	f8cd a000 	str.w	sl, [sp]
 8006db0:	464b      	mov	r3, r9
 8006db2:	aa03      	add	r2, sp, #12
 8006db4:	4621      	mov	r1, r4
 8006db6:	4640      	mov	r0, r8
 8006db8:	f7ff fee6 	bl	8006b88 <_printf_common>
 8006dbc:	3001      	adds	r0, #1
 8006dbe:	d14a      	bne.n	8006e56 <_printf_i+0x1f2>
 8006dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8006dc4:	b004      	add	sp, #16
 8006dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dca:	6823      	ldr	r3, [r4, #0]
 8006dcc:	f043 0320 	orr.w	r3, r3, #32
 8006dd0:	6023      	str	r3, [r4, #0]
 8006dd2:	4833      	ldr	r0, [pc, #204]	@ (8006ea0 <_printf_i+0x23c>)
 8006dd4:	2778      	movs	r7, #120	@ 0x78
 8006dd6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dda:	6823      	ldr	r3, [r4, #0]
 8006ddc:	6831      	ldr	r1, [r6, #0]
 8006dde:	061f      	lsls	r7, r3, #24
 8006de0:	f851 5b04 	ldr.w	r5, [r1], #4
 8006de4:	d402      	bmi.n	8006dec <_printf_i+0x188>
 8006de6:	065f      	lsls	r7, r3, #25
 8006de8:	bf48      	it	mi
 8006dea:	b2ad      	uxthmi	r5, r5
 8006dec:	6031      	str	r1, [r6, #0]
 8006dee:	07d9      	lsls	r1, r3, #31
 8006df0:	bf44      	itt	mi
 8006df2:	f043 0320 	orrmi.w	r3, r3, #32
 8006df6:	6023      	strmi	r3, [r4, #0]
 8006df8:	b11d      	cbz	r5, 8006e02 <_printf_i+0x19e>
 8006dfa:	2310      	movs	r3, #16
 8006dfc:	e7ac      	b.n	8006d58 <_printf_i+0xf4>
 8006dfe:	4827      	ldr	r0, [pc, #156]	@ (8006e9c <_printf_i+0x238>)
 8006e00:	e7e9      	b.n	8006dd6 <_printf_i+0x172>
 8006e02:	6823      	ldr	r3, [r4, #0]
 8006e04:	f023 0320 	bic.w	r3, r3, #32
 8006e08:	6023      	str	r3, [r4, #0]
 8006e0a:	e7f6      	b.n	8006dfa <_printf_i+0x196>
 8006e0c:	4616      	mov	r6, r2
 8006e0e:	e7bd      	b.n	8006d8c <_printf_i+0x128>
 8006e10:	6833      	ldr	r3, [r6, #0]
 8006e12:	6825      	ldr	r5, [r4, #0]
 8006e14:	6961      	ldr	r1, [r4, #20]
 8006e16:	1d18      	adds	r0, r3, #4
 8006e18:	6030      	str	r0, [r6, #0]
 8006e1a:	062e      	lsls	r6, r5, #24
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	d501      	bpl.n	8006e24 <_printf_i+0x1c0>
 8006e20:	6019      	str	r1, [r3, #0]
 8006e22:	e002      	b.n	8006e2a <_printf_i+0x1c6>
 8006e24:	0668      	lsls	r0, r5, #25
 8006e26:	d5fb      	bpl.n	8006e20 <_printf_i+0x1bc>
 8006e28:	8019      	strh	r1, [r3, #0]
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	6123      	str	r3, [r4, #16]
 8006e2e:	4616      	mov	r6, r2
 8006e30:	e7bc      	b.n	8006dac <_printf_i+0x148>
 8006e32:	6833      	ldr	r3, [r6, #0]
 8006e34:	1d1a      	adds	r2, r3, #4
 8006e36:	6032      	str	r2, [r6, #0]
 8006e38:	681e      	ldr	r6, [r3, #0]
 8006e3a:	6862      	ldr	r2, [r4, #4]
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	4630      	mov	r0, r6
 8006e40:	f7f9 f9e6 	bl	8000210 <memchr>
 8006e44:	b108      	cbz	r0, 8006e4a <_printf_i+0x1e6>
 8006e46:	1b80      	subs	r0, r0, r6
 8006e48:	6060      	str	r0, [r4, #4]
 8006e4a:	6863      	ldr	r3, [r4, #4]
 8006e4c:	6123      	str	r3, [r4, #16]
 8006e4e:	2300      	movs	r3, #0
 8006e50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e54:	e7aa      	b.n	8006dac <_printf_i+0x148>
 8006e56:	6923      	ldr	r3, [r4, #16]
 8006e58:	4632      	mov	r2, r6
 8006e5a:	4649      	mov	r1, r9
 8006e5c:	4640      	mov	r0, r8
 8006e5e:	47d0      	blx	sl
 8006e60:	3001      	adds	r0, #1
 8006e62:	d0ad      	beq.n	8006dc0 <_printf_i+0x15c>
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	079b      	lsls	r3, r3, #30
 8006e68:	d413      	bmi.n	8006e92 <_printf_i+0x22e>
 8006e6a:	68e0      	ldr	r0, [r4, #12]
 8006e6c:	9b03      	ldr	r3, [sp, #12]
 8006e6e:	4298      	cmp	r0, r3
 8006e70:	bfb8      	it	lt
 8006e72:	4618      	movlt	r0, r3
 8006e74:	e7a6      	b.n	8006dc4 <_printf_i+0x160>
 8006e76:	2301      	movs	r3, #1
 8006e78:	4632      	mov	r2, r6
 8006e7a:	4649      	mov	r1, r9
 8006e7c:	4640      	mov	r0, r8
 8006e7e:	47d0      	blx	sl
 8006e80:	3001      	adds	r0, #1
 8006e82:	d09d      	beq.n	8006dc0 <_printf_i+0x15c>
 8006e84:	3501      	adds	r5, #1
 8006e86:	68e3      	ldr	r3, [r4, #12]
 8006e88:	9903      	ldr	r1, [sp, #12]
 8006e8a:	1a5b      	subs	r3, r3, r1
 8006e8c:	42ab      	cmp	r3, r5
 8006e8e:	dcf2      	bgt.n	8006e76 <_printf_i+0x212>
 8006e90:	e7eb      	b.n	8006e6a <_printf_i+0x206>
 8006e92:	2500      	movs	r5, #0
 8006e94:	f104 0619 	add.w	r6, r4, #25
 8006e98:	e7f5      	b.n	8006e86 <_printf_i+0x222>
 8006e9a:	bf00      	nop
 8006e9c:	0800d062 	.word	0x0800d062
 8006ea0:	0800d073 	.word	0x0800d073

08006ea4 <_scanf_float>:
 8006ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea8:	b087      	sub	sp, #28
 8006eaa:	4617      	mov	r7, r2
 8006eac:	9303      	str	r3, [sp, #12]
 8006eae:	688b      	ldr	r3, [r1, #8]
 8006eb0:	1e5a      	subs	r2, r3, #1
 8006eb2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006eb6:	bf81      	itttt	hi
 8006eb8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006ebc:	eb03 0b05 	addhi.w	fp, r3, r5
 8006ec0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006ec4:	608b      	strhi	r3, [r1, #8]
 8006ec6:	680b      	ldr	r3, [r1, #0]
 8006ec8:	460a      	mov	r2, r1
 8006eca:	f04f 0500 	mov.w	r5, #0
 8006ece:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006ed2:	f842 3b1c 	str.w	r3, [r2], #28
 8006ed6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006eda:	4680      	mov	r8, r0
 8006edc:	460c      	mov	r4, r1
 8006ede:	bf98      	it	ls
 8006ee0:	f04f 0b00 	movls.w	fp, #0
 8006ee4:	9201      	str	r2, [sp, #4]
 8006ee6:	4616      	mov	r6, r2
 8006ee8:	46aa      	mov	sl, r5
 8006eea:	46a9      	mov	r9, r5
 8006eec:	9502      	str	r5, [sp, #8]
 8006eee:	68a2      	ldr	r2, [r4, #8]
 8006ef0:	b152      	cbz	r2, 8006f08 <_scanf_float+0x64>
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	2b4e      	cmp	r3, #78	@ 0x4e
 8006ef8:	d864      	bhi.n	8006fc4 <_scanf_float+0x120>
 8006efa:	2b40      	cmp	r3, #64	@ 0x40
 8006efc:	d83c      	bhi.n	8006f78 <_scanf_float+0xd4>
 8006efe:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006f02:	b2c8      	uxtb	r0, r1
 8006f04:	280e      	cmp	r0, #14
 8006f06:	d93a      	bls.n	8006f7e <_scanf_float+0xda>
 8006f08:	f1b9 0f00 	cmp.w	r9, #0
 8006f0c:	d003      	beq.n	8006f16 <_scanf_float+0x72>
 8006f0e:	6823      	ldr	r3, [r4, #0]
 8006f10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f14:	6023      	str	r3, [r4, #0]
 8006f16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f1a:	f1ba 0f01 	cmp.w	sl, #1
 8006f1e:	f200 8117 	bhi.w	8007150 <_scanf_float+0x2ac>
 8006f22:	9b01      	ldr	r3, [sp, #4]
 8006f24:	429e      	cmp	r6, r3
 8006f26:	f200 8108 	bhi.w	800713a <_scanf_float+0x296>
 8006f2a:	2001      	movs	r0, #1
 8006f2c:	b007      	add	sp, #28
 8006f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f32:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006f36:	2a0d      	cmp	r2, #13
 8006f38:	d8e6      	bhi.n	8006f08 <_scanf_float+0x64>
 8006f3a:	a101      	add	r1, pc, #4	@ (adr r1, 8006f40 <_scanf_float+0x9c>)
 8006f3c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006f40:	08007087 	.word	0x08007087
 8006f44:	08006f09 	.word	0x08006f09
 8006f48:	08006f09 	.word	0x08006f09
 8006f4c:	08006f09 	.word	0x08006f09
 8006f50:	080070e7 	.word	0x080070e7
 8006f54:	080070bf 	.word	0x080070bf
 8006f58:	08006f09 	.word	0x08006f09
 8006f5c:	08006f09 	.word	0x08006f09
 8006f60:	08007095 	.word	0x08007095
 8006f64:	08006f09 	.word	0x08006f09
 8006f68:	08006f09 	.word	0x08006f09
 8006f6c:	08006f09 	.word	0x08006f09
 8006f70:	08006f09 	.word	0x08006f09
 8006f74:	0800704d 	.word	0x0800704d
 8006f78:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006f7c:	e7db      	b.n	8006f36 <_scanf_float+0x92>
 8006f7e:	290e      	cmp	r1, #14
 8006f80:	d8c2      	bhi.n	8006f08 <_scanf_float+0x64>
 8006f82:	a001      	add	r0, pc, #4	@ (adr r0, 8006f88 <_scanf_float+0xe4>)
 8006f84:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006f88:	0800703d 	.word	0x0800703d
 8006f8c:	08006f09 	.word	0x08006f09
 8006f90:	0800703d 	.word	0x0800703d
 8006f94:	080070d3 	.word	0x080070d3
 8006f98:	08006f09 	.word	0x08006f09
 8006f9c:	08006fe5 	.word	0x08006fe5
 8006fa0:	08007023 	.word	0x08007023
 8006fa4:	08007023 	.word	0x08007023
 8006fa8:	08007023 	.word	0x08007023
 8006fac:	08007023 	.word	0x08007023
 8006fb0:	08007023 	.word	0x08007023
 8006fb4:	08007023 	.word	0x08007023
 8006fb8:	08007023 	.word	0x08007023
 8006fbc:	08007023 	.word	0x08007023
 8006fc0:	08007023 	.word	0x08007023
 8006fc4:	2b6e      	cmp	r3, #110	@ 0x6e
 8006fc6:	d809      	bhi.n	8006fdc <_scanf_float+0x138>
 8006fc8:	2b60      	cmp	r3, #96	@ 0x60
 8006fca:	d8b2      	bhi.n	8006f32 <_scanf_float+0x8e>
 8006fcc:	2b54      	cmp	r3, #84	@ 0x54
 8006fce:	d07b      	beq.n	80070c8 <_scanf_float+0x224>
 8006fd0:	2b59      	cmp	r3, #89	@ 0x59
 8006fd2:	d199      	bne.n	8006f08 <_scanf_float+0x64>
 8006fd4:	2d07      	cmp	r5, #7
 8006fd6:	d197      	bne.n	8006f08 <_scanf_float+0x64>
 8006fd8:	2508      	movs	r5, #8
 8006fda:	e02c      	b.n	8007036 <_scanf_float+0x192>
 8006fdc:	2b74      	cmp	r3, #116	@ 0x74
 8006fde:	d073      	beq.n	80070c8 <_scanf_float+0x224>
 8006fe0:	2b79      	cmp	r3, #121	@ 0x79
 8006fe2:	e7f6      	b.n	8006fd2 <_scanf_float+0x12e>
 8006fe4:	6821      	ldr	r1, [r4, #0]
 8006fe6:	05c8      	lsls	r0, r1, #23
 8006fe8:	d51b      	bpl.n	8007022 <_scanf_float+0x17e>
 8006fea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006fee:	6021      	str	r1, [r4, #0]
 8006ff0:	f109 0901 	add.w	r9, r9, #1
 8006ff4:	f1bb 0f00 	cmp.w	fp, #0
 8006ff8:	d003      	beq.n	8007002 <_scanf_float+0x15e>
 8006ffa:	3201      	adds	r2, #1
 8006ffc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007000:	60a2      	str	r2, [r4, #8]
 8007002:	68a3      	ldr	r3, [r4, #8]
 8007004:	3b01      	subs	r3, #1
 8007006:	60a3      	str	r3, [r4, #8]
 8007008:	6923      	ldr	r3, [r4, #16]
 800700a:	3301      	adds	r3, #1
 800700c:	6123      	str	r3, [r4, #16]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	3b01      	subs	r3, #1
 8007012:	2b00      	cmp	r3, #0
 8007014:	607b      	str	r3, [r7, #4]
 8007016:	f340 8087 	ble.w	8007128 <_scanf_float+0x284>
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	3301      	adds	r3, #1
 800701e:	603b      	str	r3, [r7, #0]
 8007020:	e765      	b.n	8006eee <_scanf_float+0x4a>
 8007022:	eb1a 0105 	adds.w	r1, sl, r5
 8007026:	f47f af6f 	bne.w	8006f08 <_scanf_float+0x64>
 800702a:	6822      	ldr	r2, [r4, #0]
 800702c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8007030:	6022      	str	r2, [r4, #0]
 8007032:	460d      	mov	r5, r1
 8007034:	468a      	mov	sl, r1
 8007036:	f806 3b01 	strb.w	r3, [r6], #1
 800703a:	e7e2      	b.n	8007002 <_scanf_float+0x15e>
 800703c:	6822      	ldr	r2, [r4, #0]
 800703e:	0610      	lsls	r0, r2, #24
 8007040:	f57f af62 	bpl.w	8006f08 <_scanf_float+0x64>
 8007044:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007048:	6022      	str	r2, [r4, #0]
 800704a:	e7f4      	b.n	8007036 <_scanf_float+0x192>
 800704c:	f1ba 0f00 	cmp.w	sl, #0
 8007050:	d10e      	bne.n	8007070 <_scanf_float+0x1cc>
 8007052:	f1b9 0f00 	cmp.w	r9, #0
 8007056:	d10e      	bne.n	8007076 <_scanf_float+0x1d2>
 8007058:	6822      	ldr	r2, [r4, #0]
 800705a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800705e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007062:	d108      	bne.n	8007076 <_scanf_float+0x1d2>
 8007064:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007068:	6022      	str	r2, [r4, #0]
 800706a:	f04f 0a01 	mov.w	sl, #1
 800706e:	e7e2      	b.n	8007036 <_scanf_float+0x192>
 8007070:	f1ba 0f02 	cmp.w	sl, #2
 8007074:	d055      	beq.n	8007122 <_scanf_float+0x27e>
 8007076:	2d01      	cmp	r5, #1
 8007078:	d002      	beq.n	8007080 <_scanf_float+0x1dc>
 800707a:	2d04      	cmp	r5, #4
 800707c:	f47f af44 	bne.w	8006f08 <_scanf_float+0x64>
 8007080:	3501      	adds	r5, #1
 8007082:	b2ed      	uxtb	r5, r5
 8007084:	e7d7      	b.n	8007036 <_scanf_float+0x192>
 8007086:	f1ba 0f01 	cmp.w	sl, #1
 800708a:	f47f af3d 	bne.w	8006f08 <_scanf_float+0x64>
 800708e:	f04f 0a02 	mov.w	sl, #2
 8007092:	e7d0      	b.n	8007036 <_scanf_float+0x192>
 8007094:	b97d      	cbnz	r5, 80070b6 <_scanf_float+0x212>
 8007096:	f1b9 0f00 	cmp.w	r9, #0
 800709a:	f47f af38 	bne.w	8006f0e <_scanf_float+0x6a>
 800709e:	6822      	ldr	r2, [r4, #0]
 80070a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80070a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80070a8:	f040 8108 	bne.w	80072bc <_scanf_float+0x418>
 80070ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80070b0:	6022      	str	r2, [r4, #0]
 80070b2:	2501      	movs	r5, #1
 80070b4:	e7bf      	b.n	8007036 <_scanf_float+0x192>
 80070b6:	2d03      	cmp	r5, #3
 80070b8:	d0e2      	beq.n	8007080 <_scanf_float+0x1dc>
 80070ba:	2d05      	cmp	r5, #5
 80070bc:	e7de      	b.n	800707c <_scanf_float+0x1d8>
 80070be:	2d02      	cmp	r5, #2
 80070c0:	f47f af22 	bne.w	8006f08 <_scanf_float+0x64>
 80070c4:	2503      	movs	r5, #3
 80070c6:	e7b6      	b.n	8007036 <_scanf_float+0x192>
 80070c8:	2d06      	cmp	r5, #6
 80070ca:	f47f af1d 	bne.w	8006f08 <_scanf_float+0x64>
 80070ce:	2507      	movs	r5, #7
 80070d0:	e7b1      	b.n	8007036 <_scanf_float+0x192>
 80070d2:	6822      	ldr	r2, [r4, #0]
 80070d4:	0591      	lsls	r1, r2, #22
 80070d6:	f57f af17 	bpl.w	8006f08 <_scanf_float+0x64>
 80070da:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80070de:	6022      	str	r2, [r4, #0]
 80070e0:	f8cd 9008 	str.w	r9, [sp, #8]
 80070e4:	e7a7      	b.n	8007036 <_scanf_float+0x192>
 80070e6:	6822      	ldr	r2, [r4, #0]
 80070e8:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80070ec:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80070f0:	d006      	beq.n	8007100 <_scanf_float+0x25c>
 80070f2:	0550      	lsls	r0, r2, #21
 80070f4:	f57f af08 	bpl.w	8006f08 <_scanf_float+0x64>
 80070f8:	f1b9 0f00 	cmp.w	r9, #0
 80070fc:	f000 80de 	beq.w	80072bc <_scanf_float+0x418>
 8007100:	0591      	lsls	r1, r2, #22
 8007102:	bf58      	it	pl
 8007104:	9902      	ldrpl	r1, [sp, #8]
 8007106:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800710a:	bf58      	it	pl
 800710c:	eba9 0101 	subpl.w	r1, r9, r1
 8007110:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007114:	bf58      	it	pl
 8007116:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800711a:	6022      	str	r2, [r4, #0]
 800711c:	f04f 0900 	mov.w	r9, #0
 8007120:	e789      	b.n	8007036 <_scanf_float+0x192>
 8007122:	f04f 0a03 	mov.w	sl, #3
 8007126:	e786      	b.n	8007036 <_scanf_float+0x192>
 8007128:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800712c:	4639      	mov	r1, r7
 800712e:	4640      	mov	r0, r8
 8007130:	4798      	blx	r3
 8007132:	2800      	cmp	r0, #0
 8007134:	f43f aedb 	beq.w	8006eee <_scanf_float+0x4a>
 8007138:	e6e6      	b.n	8006f08 <_scanf_float+0x64>
 800713a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800713e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007142:	463a      	mov	r2, r7
 8007144:	4640      	mov	r0, r8
 8007146:	4798      	blx	r3
 8007148:	6923      	ldr	r3, [r4, #16]
 800714a:	3b01      	subs	r3, #1
 800714c:	6123      	str	r3, [r4, #16]
 800714e:	e6e8      	b.n	8006f22 <_scanf_float+0x7e>
 8007150:	1e6b      	subs	r3, r5, #1
 8007152:	2b06      	cmp	r3, #6
 8007154:	d824      	bhi.n	80071a0 <_scanf_float+0x2fc>
 8007156:	2d02      	cmp	r5, #2
 8007158:	d836      	bhi.n	80071c8 <_scanf_float+0x324>
 800715a:	9b01      	ldr	r3, [sp, #4]
 800715c:	429e      	cmp	r6, r3
 800715e:	f67f aee4 	bls.w	8006f2a <_scanf_float+0x86>
 8007162:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007166:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800716a:	463a      	mov	r2, r7
 800716c:	4640      	mov	r0, r8
 800716e:	4798      	blx	r3
 8007170:	6923      	ldr	r3, [r4, #16]
 8007172:	3b01      	subs	r3, #1
 8007174:	6123      	str	r3, [r4, #16]
 8007176:	e7f0      	b.n	800715a <_scanf_float+0x2b6>
 8007178:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800717c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007180:	463a      	mov	r2, r7
 8007182:	4640      	mov	r0, r8
 8007184:	4798      	blx	r3
 8007186:	6923      	ldr	r3, [r4, #16]
 8007188:	3b01      	subs	r3, #1
 800718a:	6123      	str	r3, [r4, #16]
 800718c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007190:	fa5f fa8a 	uxtb.w	sl, sl
 8007194:	f1ba 0f02 	cmp.w	sl, #2
 8007198:	d1ee      	bne.n	8007178 <_scanf_float+0x2d4>
 800719a:	3d03      	subs	r5, #3
 800719c:	b2ed      	uxtb	r5, r5
 800719e:	1b76      	subs	r6, r6, r5
 80071a0:	6823      	ldr	r3, [r4, #0]
 80071a2:	05da      	lsls	r2, r3, #23
 80071a4:	d530      	bpl.n	8007208 <_scanf_float+0x364>
 80071a6:	055b      	lsls	r3, r3, #21
 80071a8:	d511      	bpl.n	80071ce <_scanf_float+0x32a>
 80071aa:	9b01      	ldr	r3, [sp, #4]
 80071ac:	429e      	cmp	r6, r3
 80071ae:	f67f aebc 	bls.w	8006f2a <_scanf_float+0x86>
 80071b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80071ba:	463a      	mov	r2, r7
 80071bc:	4640      	mov	r0, r8
 80071be:	4798      	blx	r3
 80071c0:	6923      	ldr	r3, [r4, #16]
 80071c2:	3b01      	subs	r3, #1
 80071c4:	6123      	str	r3, [r4, #16]
 80071c6:	e7f0      	b.n	80071aa <_scanf_float+0x306>
 80071c8:	46aa      	mov	sl, r5
 80071ca:	46b3      	mov	fp, r6
 80071cc:	e7de      	b.n	800718c <_scanf_float+0x2e8>
 80071ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80071d2:	6923      	ldr	r3, [r4, #16]
 80071d4:	2965      	cmp	r1, #101	@ 0x65
 80071d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80071da:	f106 35ff 	add.w	r5, r6, #4294967295
 80071de:	6123      	str	r3, [r4, #16]
 80071e0:	d00c      	beq.n	80071fc <_scanf_float+0x358>
 80071e2:	2945      	cmp	r1, #69	@ 0x45
 80071e4:	d00a      	beq.n	80071fc <_scanf_float+0x358>
 80071e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071ea:	463a      	mov	r2, r7
 80071ec:	4640      	mov	r0, r8
 80071ee:	4798      	blx	r3
 80071f0:	6923      	ldr	r3, [r4, #16]
 80071f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80071f6:	3b01      	subs	r3, #1
 80071f8:	1eb5      	subs	r5, r6, #2
 80071fa:	6123      	str	r3, [r4, #16]
 80071fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007200:	463a      	mov	r2, r7
 8007202:	4640      	mov	r0, r8
 8007204:	4798      	blx	r3
 8007206:	462e      	mov	r6, r5
 8007208:	6822      	ldr	r2, [r4, #0]
 800720a:	f012 0210 	ands.w	r2, r2, #16
 800720e:	d001      	beq.n	8007214 <_scanf_float+0x370>
 8007210:	2000      	movs	r0, #0
 8007212:	e68b      	b.n	8006f2c <_scanf_float+0x88>
 8007214:	7032      	strb	r2, [r6, #0]
 8007216:	6823      	ldr	r3, [r4, #0]
 8007218:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800721c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007220:	d11c      	bne.n	800725c <_scanf_float+0x3b8>
 8007222:	9b02      	ldr	r3, [sp, #8]
 8007224:	454b      	cmp	r3, r9
 8007226:	eba3 0209 	sub.w	r2, r3, r9
 800722a:	d123      	bne.n	8007274 <_scanf_float+0x3d0>
 800722c:	9901      	ldr	r1, [sp, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	4640      	mov	r0, r8
 8007232:	f002 fc09 	bl	8009a48 <_strtod_r>
 8007236:	9b03      	ldr	r3, [sp, #12]
 8007238:	6821      	ldr	r1, [r4, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f011 0f02 	tst.w	r1, #2
 8007240:	ec57 6b10 	vmov	r6, r7, d0
 8007244:	f103 0204 	add.w	r2, r3, #4
 8007248:	d01f      	beq.n	800728a <_scanf_float+0x3e6>
 800724a:	9903      	ldr	r1, [sp, #12]
 800724c:	600a      	str	r2, [r1, #0]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	e9c3 6700 	strd	r6, r7, [r3]
 8007254:	68e3      	ldr	r3, [r4, #12]
 8007256:	3301      	adds	r3, #1
 8007258:	60e3      	str	r3, [r4, #12]
 800725a:	e7d9      	b.n	8007210 <_scanf_float+0x36c>
 800725c:	9b04      	ldr	r3, [sp, #16]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d0e4      	beq.n	800722c <_scanf_float+0x388>
 8007262:	9905      	ldr	r1, [sp, #20]
 8007264:	230a      	movs	r3, #10
 8007266:	3101      	adds	r1, #1
 8007268:	4640      	mov	r0, r8
 800726a:	f002 fc6d 	bl	8009b48 <_strtol_r>
 800726e:	9b04      	ldr	r3, [sp, #16]
 8007270:	9e05      	ldr	r6, [sp, #20]
 8007272:	1ac2      	subs	r2, r0, r3
 8007274:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007278:	429e      	cmp	r6, r3
 800727a:	bf28      	it	cs
 800727c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007280:	4910      	ldr	r1, [pc, #64]	@ (80072c4 <_scanf_float+0x420>)
 8007282:	4630      	mov	r0, r6
 8007284:	f000 f8f6 	bl	8007474 <siprintf>
 8007288:	e7d0      	b.n	800722c <_scanf_float+0x388>
 800728a:	f011 0f04 	tst.w	r1, #4
 800728e:	9903      	ldr	r1, [sp, #12]
 8007290:	600a      	str	r2, [r1, #0]
 8007292:	d1dc      	bne.n	800724e <_scanf_float+0x3aa>
 8007294:	681d      	ldr	r5, [r3, #0]
 8007296:	4632      	mov	r2, r6
 8007298:	463b      	mov	r3, r7
 800729a:	4630      	mov	r0, r6
 800729c:	4639      	mov	r1, r7
 800729e:	f7f9 fc65 	bl	8000b6c <__aeabi_dcmpun>
 80072a2:	b128      	cbz	r0, 80072b0 <_scanf_float+0x40c>
 80072a4:	4808      	ldr	r0, [pc, #32]	@ (80072c8 <_scanf_float+0x424>)
 80072a6:	f000 f9c9 	bl	800763c <nanf>
 80072aa:	ed85 0a00 	vstr	s0, [r5]
 80072ae:	e7d1      	b.n	8007254 <_scanf_float+0x3b0>
 80072b0:	4630      	mov	r0, r6
 80072b2:	4639      	mov	r1, r7
 80072b4:	f7f9 fcb8 	bl	8000c28 <__aeabi_d2f>
 80072b8:	6028      	str	r0, [r5, #0]
 80072ba:	e7cb      	b.n	8007254 <_scanf_float+0x3b0>
 80072bc:	f04f 0900 	mov.w	r9, #0
 80072c0:	e629      	b.n	8006f16 <_scanf_float+0x72>
 80072c2:	bf00      	nop
 80072c4:	0800d084 	.word	0x0800d084
 80072c8:	0800d41d 	.word	0x0800d41d

080072cc <std>:
 80072cc:	2300      	movs	r3, #0
 80072ce:	b510      	push	{r4, lr}
 80072d0:	4604      	mov	r4, r0
 80072d2:	e9c0 3300 	strd	r3, r3, [r0]
 80072d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072da:	6083      	str	r3, [r0, #8]
 80072dc:	8181      	strh	r1, [r0, #12]
 80072de:	6643      	str	r3, [r0, #100]	@ 0x64
 80072e0:	81c2      	strh	r2, [r0, #14]
 80072e2:	6183      	str	r3, [r0, #24]
 80072e4:	4619      	mov	r1, r3
 80072e6:	2208      	movs	r2, #8
 80072e8:	305c      	adds	r0, #92	@ 0x5c
 80072ea:	f000 f926 	bl	800753a <memset>
 80072ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007324 <std+0x58>)
 80072f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80072f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007328 <std+0x5c>)
 80072f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072f6:	4b0d      	ldr	r3, [pc, #52]	@ (800732c <std+0x60>)
 80072f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80072fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007330 <std+0x64>)
 80072fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80072fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007334 <std+0x68>)
 8007300:	6224      	str	r4, [r4, #32]
 8007302:	429c      	cmp	r4, r3
 8007304:	d006      	beq.n	8007314 <std+0x48>
 8007306:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800730a:	4294      	cmp	r4, r2
 800730c:	d002      	beq.n	8007314 <std+0x48>
 800730e:	33d0      	adds	r3, #208	@ 0xd0
 8007310:	429c      	cmp	r4, r3
 8007312:	d105      	bne.n	8007320 <std+0x54>
 8007314:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800731c:	f000 b98a 	b.w	8007634 <__retarget_lock_init_recursive>
 8007320:	bd10      	pop	{r4, pc}
 8007322:	bf00      	nop
 8007324:	080074b5 	.word	0x080074b5
 8007328:	080074d7 	.word	0x080074d7
 800732c:	0800750f 	.word	0x0800750f
 8007330:	08007533 	.word	0x08007533
 8007334:	200004e4 	.word	0x200004e4

08007338 <stdio_exit_handler>:
 8007338:	4a02      	ldr	r2, [pc, #8]	@ (8007344 <stdio_exit_handler+0xc>)
 800733a:	4903      	ldr	r1, [pc, #12]	@ (8007348 <stdio_exit_handler+0x10>)
 800733c:	4803      	ldr	r0, [pc, #12]	@ (800734c <stdio_exit_handler+0x14>)
 800733e:	f000 b869 	b.w	8007414 <_fwalk_sglue>
 8007342:	bf00      	nop
 8007344:	20000028 	.word	0x20000028
 8007348:	0800a189 	.word	0x0800a189
 800734c:	20000038 	.word	0x20000038

08007350 <cleanup_stdio>:
 8007350:	6841      	ldr	r1, [r0, #4]
 8007352:	4b0c      	ldr	r3, [pc, #48]	@ (8007384 <cleanup_stdio+0x34>)
 8007354:	4299      	cmp	r1, r3
 8007356:	b510      	push	{r4, lr}
 8007358:	4604      	mov	r4, r0
 800735a:	d001      	beq.n	8007360 <cleanup_stdio+0x10>
 800735c:	f002 ff14 	bl	800a188 <_fflush_r>
 8007360:	68a1      	ldr	r1, [r4, #8]
 8007362:	4b09      	ldr	r3, [pc, #36]	@ (8007388 <cleanup_stdio+0x38>)
 8007364:	4299      	cmp	r1, r3
 8007366:	d002      	beq.n	800736e <cleanup_stdio+0x1e>
 8007368:	4620      	mov	r0, r4
 800736a:	f002 ff0d 	bl	800a188 <_fflush_r>
 800736e:	68e1      	ldr	r1, [r4, #12]
 8007370:	4b06      	ldr	r3, [pc, #24]	@ (800738c <cleanup_stdio+0x3c>)
 8007372:	4299      	cmp	r1, r3
 8007374:	d004      	beq.n	8007380 <cleanup_stdio+0x30>
 8007376:	4620      	mov	r0, r4
 8007378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800737c:	f002 bf04 	b.w	800a188 <_fflush_r>
 8007380:	bd10      	pop	{r4, pc}
 8007382:	bf00      	nop
 8007384:	200004e4 	.word	0x200004e4
 8007388:	2000054c 	.word	0x2000054c
 800738c:	200005b4 	.word	0x200005b4

08007390 <global_stdio_init.part.0>:
 8007390:	b510      	push	{r4, lr}
 8007392:	4b0b      	ldr	r3, [pc, #44]	@ (80073c0 <global_stdio_init.part.0+0x30>)
 8007394:	4c0b      	ldr	r4, [pc, #44]	@ (80073c4 <global_stdio_init.part.0+0x34>)
 8007396:	4a0c      	ldr	r2, [pc, #48]	@ (80073c8 <global_stdio_init.part.0+0x38>)
 8007398:	601a      	str	r2, [r3, #0]
 800739a:	4620      	mov	r0, r4
 800739c:	2200      	movs	r2, #0
 800739e:	2104      	movs	r1, #4
 80073a0:	f7ff ff94 	bl	80072cc <std>
 80073a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80073a8:	2201      	movs	r2, #1
 80073aa:	2109      	movs	r1, #9
 80073ac:	f7ff ff8e 	bl	80072cc <std>
 80073b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80073b4:	2202      	movs	r2, #2
 80073b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073ba:	2112      	movs	r1, #18
 80073bc:	f7ff bf86 	b.w	80072cc <std>
 80073c0:	2000061c 	.word	0x2000061c
 80073c4:	200004e4 	.word	0x200004e4
 80073c8:	08007339 	.word	0x08007339

080073cc <__sfp_lock_acquire>:
 80073cc:	4801      	ldr	r0, [pc, #4]	@ (80073d4 <__sfp_lock_acquire+0x8>)
 80073ce:	f000 b932 	b.w	8007636 <__retarget_lock_acquire_recursive>
 80073d2:	bf00      	nop
 80073d4:	20000625 	.word	0x20000625

080073d8 <__sfp_lock_release>:
 80073d8:	4801      	ldr	r0, [pc, #4]	@ (80073e0 <__sfp_lock_release+0x8>)
 80073da:	f000 b92d 	b.w	8007638 <__retarget_lock_release_recursive>
 80073de:	bf00      	nop
 80073e0:	20000625 	.word	0x20000625

080073e4 <__sinit>:
 80073e4:	b510      	push	{r4, lr}
 80073e6:	4604      	mov	r4, r0
 80073e8:	f7ff fff0 	bl	80073cc <__sfp_lock_acquire>
 80073ec:	6a23      	ldr	r3, [r4, #32]
 80073ee:	b11b      	cbz	r3, 80073f8 <__sinit+0x14>
 80073f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073f4:	f7ff bff0 	b.w	80073d8 <__sfp_lock_release>
 80073f8:	4b04      	ldr	r3, [pc, #16]	@ (800740c <__sinit+0x28>)
 80073fa:	6223      	str	r3, [r4, #32]
 80073fc:	4b04      	ldr	r3, [pc, #16]	@ (8007410 <__sinit+0x2c>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1f5      	bne.n	80073f0 <__sinit+0xc>
 8007404:	f7ff ffc4 	bl	8007390 <global_stdio_init.part.0>
 8007408:	e7f2      	b.n	80073f0 <__sinit+0xc>
 800740a:	bf00      	nop
 800740c:	08007351 	.word	0x08007351
 8007410:	2000061c 	.word	0x2000061c

08007414 <_fwalk_sglue>:
 8007414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007418:	4607      	mov	r7, r0
 800741a:	4688      	mov	r8, r1
 800741c:	4614      	mov	r4, r2
 800741e:	2600      	movs	r6, #0
 8007420:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007424:	f1b9 0901 	subs.w	r9, r9, #1
 8007428:	d505      	bpl.n	8007436 <_fwalk_sglue+0x22>
 800742a:	6824      	ldr	r4, [r4, #0]
 800742c:	2c00      	cmp	r4, #0
 800742e:	d1f7      	bne.n	8007420 <_fwalk_sglue+0xc>
 8007430:	4630      	mov	r0, r6
 8007432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007436:	89ab      	ldrh	r3, [r5, #12]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d907      	bls.n	800744c <_fwalk_sglue+0x38>
 800743c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007440:	3301      	adds	r3, #1
 8007442:	d003      	beq.n	800744c <_fwalk_sglue+0x38>
 8007444:	4629      	mov	r1, r5
 8007446:	4638      	mov	r0, r7
 8007448:	47c0      	blx	r8
 800744a:	4306      	orrs	r6, r0
 800744c:	3568      	adds	r5, #104	@ 0x68
 800744e:	e7e9      	b.n	8007424 <_fwalk_sglue+0x10>

08007450 <iprintf>:
 8007450:	b40f      	push	{r0, r1, r2, r3}
 8007452:	b507      	push	{r0, r1, r2, lr}
 8007454:	4906      	ldr	r1, [pc, #24]	@ (8007470 <iprintf+0x20>)
 8007456:	ab04      	add	r3, sp, #16
 8007458:	6808      	ldr	r0, [r1, #0]
 800745a:	f853 2b04 	ldr.w	r2, [r3], #4
 800745e:	6881      	ldr	r1, [r0, #8]
 8007460:	9301      	str	r3, [sp, #4]
 8007462:	f002 fcf5 	bl	8009e50 <_vfiprintf_r>
 8007466:	b003      	add	sp, #12
 8007468:	f85d eb04 	ldr.w	lr, [sp], #4
 800746c:	b004      	add	sp, #16
 800746e:	4770      	bx	lr
 8007470:	20000034 	.word	0x20000034

08007474 <siprintf>:
 8007474:	b40e      	push	{r1, r2, r3}
 8007476:	b500      	push	{lr}
 8007478:	b09c      	sub	sp, #112	@ 0x70
 800747a:	ab1d      	add	r3, sp, #116	@ 0x74
 800747c:	9002      	str	r0, [sp, #8]
 800747e:	9006      	str	r0, [sp, #24]
 8007480:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007484:	4809      	ldr	r0, [pc, #36]	@ (80074ac <siprintf+0x38>)
 8007486:	9107      	str	r1, [sp, #28]
 8007488:	9104      	str	r1, [sp, #16]
 800748a:	4909      	ldr	r1, [pc, #36]	@ (80074b0 <siprintf+0x3c>)
 800748c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007490:	9105      	str	r1, [sp, #20]
 8007492:	6800      	ldr	r0, [r0, #0]
 8007494:	9301      	str	r3, [sp, #4]
 8007496:	a902      	add	r1, sp, #8
 8007498:	f002 fbb4 	bl	8009c04 <_svfiprintf_r>
 800749c:	9b02      	ldr	r3, [sp, #8]
 800749e:	2200      	movs	r2, #0
 80074a0:	701a      	strb	r2, [r3, #0]
 80074a2:	b01c      	add	sp, #112	@ 0x70
 80074a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80074a8:	b003      	add	sp, #12
 80074aa:	4770      	bx	lr
 80074ac:	20000034 	.word	0x20000034
 80074b0:	ffff0208 	.word	0xffff0208

080074b4 <__sread>:
 80074b4:	b510      	push	{r4, lr}
 80074b6:	460c      	mov	r4, r1
 80074b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074bc:	f000 f86c 	bl	8007598 <_read_r>
 80074c0:	2800      	cmp	r0, #0
 80074c2:	bfab      	itete	ge
 80074c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80074c6:	89a3      	ldrhlt	r3, [r4, #12]
 80074c8:	181b      	addge	r3, r3, r0
 80074ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80074ce:	bfac      	ite	ge
 80074d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80074d2:	81a3      	strhlt	r3, [r4, #12]
 80074d4:	bd10      	pop	{r4, pc}

080074d6 <__swrite>:
 80074d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074da:	461f      	mov	r7, r3
 80074dc:	898b      	ldrh	r3, [r1, #12]
 80074de:	05db      	lsls	r3, r3, #23
 80074e0:	4605      	mov	r5, r0
 80074e2:	460c      	mov	r4, r1
 80074e4:	4616      	mov	r6, r2
 80074e6:	d505      	bpl.n	80074f4 <__swrite+0x1e>
 80074e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074ec:	2302      	movs	r3, #2
 80074ee:	2200      	movs	r2, #0
 80074f0:	f000 f840 	bl	8007574 <_lseek_r>
 80074f4:	89a3      	ldrh	r3, [r4, #12]
 80074f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80074fe:	81a3      	strh	r3, [r4, #12]
 8007500:	4632      	mov	r2, r6
 8007502:	463b      	mov	r3, r7
 8007504:	4628      	mov	r0, r5
 8007506:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800750a:	f000 b857 	b.w	80075bc <_write_r>

0800750e <__sseek>:
 800750e:	b510      	push	{r4, lr}
 8007510:	460c      	mov	r4, r1
 8007512:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007516:	f000 f82d 	bl	8007574 <_lseek_r>
 800751a:	1c43      	adds	r3, r0, #1
 800751c:	89a3      	ldrh	r3, [r4, #12]
 800751e:	bf15      	itete	ne
 8007520:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007522:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007526:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800752a:	81a3      	strheq	r3, [r4, #12]
 800752c:	bf18      	it	ne
 800752e:	81a3      	strhne	r3, [r4, #12]
 8007530:	bd10      	pop	{r4, pc}

08007532 <__sclose>:
 8007532:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007536:	f000 b80d 	b.w	8007554 <_close_r>

0800753a <memset>:
 800753a:	4402      	add	r2, r0
 800753c:	4603      	mov	r3, r0
 800753e:	4293      	cmp	r3, r2
 8007540:	d100      	bne.n	8007544 <memset+0xa>
 8007542:	4770      	bx	lr
 8007544:	f803 1b01 	strb.w	r1, [r3], #1
 8007548:	e7f9      	b.n	800753e <memset+0x4>
	...

0800754c <_localeconv_r>:
 800754c:	4800      	ldr	r0, [pc, #0]	@ (8007550 <_localeconv_r+0x4>)
 800754e:	4770      	bx	lr
 8007550:	20000174 	.word	0x20000174

08007554 <_close_r>:
 8007554:	b538      	push	{r3, r4, r5, lr}
 8007556:	4d06      	ldr	r5, [pc, #24]	@ (8007570 <_close_r+0x1c>)
 8007558:	2300      	movs	r3, #0
 800755a:	4604      	mov	r4, r0
 800755c:	4608      	mov	r0, r1
 800755e:	602b      	str	r3, [r5, #0]
 8007560:	f7fb f886 	bl	8002670 <_close>
 8007564:	1c43      	adds	r3, r0, #1
 8007566:	d102      	bne.n	800756e <_close_r+0x1a>
 8007568:	682b      	ldr	r3, [r5, #0]
 800756a:	b103      	cbz	r3, 800756e <_close_r+0x1a>
 800756c:	6023      	str	r3, [r4, #0]
 800756e:	bd38      	pop	{r3, r4, r5, pc}
 8007570:	20000620 	.word	0x20000620

08007574 <_lseek_r>:
 8007574:	b538      	push	{r3, r4, r5, lr}
 8007576:	4d07      	ldr	r5, [pc, #28]	@ (8007594 <_lseek_r+0x20>)
 8007578:	4604      	mov	r4, r0
 800757a:	4608      	mov	r0, r1
 800757c:	4611      	mov	r1, r2
 800757e:	2200      	movs	r2, #0
 8007580:	602a      	str	r2, [r5, #0]
 8007582:	461a      	mov	r2, r3
 8007584:	f7fb f89b 	bl	80026be <_lseek>
 8007588:	1c43      	adds	r3, r0, #1
 800758a:	d102      	bne.n	8007592 <_lseek_r+0x1e>
 800758c:	682b      	ldr	r3, [r5, #0]
 800758e:	b103      	cbz	r3, 8007592 <_lseek_r+0x1e>
 8007590:	6023      	str	r3, [r4, #0]
 8007592:	bd38      	pop	{r3, r4, r5, pc}
 8007594:	20000620 	.word	0x20000620

08007598 <_read_r>:
 8007598:	b538      	push	{r3, r4, r5, lr}
 800759a:	4d07      	ldr	r5, [pc, #28]	@ (80075b8 <_read_r+0x20>)
 800759c:	4604      	mov	r4, r0
 800759e:	4608      	mov	r0, r1
 80075a0:	4611      	mov	r1, r2
 80075a2:	2200      	movs	r2, #0
 80075a4:	602a      	str	r2, [r5, #0]
 80075a6:	461a      	mov	r2, r3
 80075a8:	f7fb f845 	bl	8002636 <_read>
 80075ac:	1c43      	adds	r3, r0, #1
 80075ae:	d102      	bne.n	80075b6 <_read_r+0x1e>
 80075b0:	682b      	ldr	r3, [r5, #0]
 80075b2:	b103      	cbz	r3, 80075b6 <_read_r+0x1e>
 80075b4:	6023      	str	r3, [r4, #0]
 80075b6:	bd38      	pop	{r3, r4, r5, pc}
 80075b8:	20000620 	.word	0x20000620

080075bc <_write_r>:
 80075bc:	b538      	push	{r3, r4, r5, lr}
 80075be:	4d07      	ldr	r5, [pc, #28]	@ (80075dc <_write_r+0x20>)
 80075c0:	4604      	mov	r4, r0
 80075c2:	4608      	mov	r0, r1
 80075c4:	4611      	mov	r1, r2
 80075c6:	2200      	movs	r2, #0
 80075c8:	602a      	str	r2, [r5, #0]
 80075ca:	461a      	mov	r2, r3
 80075cc:	f7fa fdf0 	bl	80021b0 <_write>
 80075d0:	1c43      	adds	r3, r0, #1
 80075d2:	d102      	bne.n	80075da <_write_r+0x1e>
 80075d4:	682b      	ldr	r3, [r5, #0]
 80075d6:	b103      	cbz	r3, 80075da <_write_r+0x1e>
 80075d8:	6023      	str	r3, [r4, #0]
 80075da:	bd38      	pop	{r3, r4, r5, pc}
 80075dc:	20000620 	.word	0x20000620

080075e0 <__errno>:
 80075e0:	4b01      	ldr	r3, [pc, #4]	@ (80075e8 <__errno+0x8>)
 80075e2:	6818      	ldr	r0, [r3, #0]
 80075e4:	4770      	bx	lr
 80075e6:	bf00      	nop
 80075e8:	20000034 	.word	0x20000034

080075ec <__libc_init_array>:
 80075ec:	b570      	push	{r4, r5, r6, lr}
 80075ee:	4d0d      	ldr	r5, [pc, #52]	@ (8007624 <__libc_init_array+0x38>)
 80075f0:	4c0d      	ldr	r4, [pc, #52]	@ (8007628 <__libc_init_array+0x3c>)
 80075f2:	1b64      	subs	r4, r4, r5
 80075f4:	10a4      	asrs	r4, r4, #2
 80075f6:	2600      	movs	r6, #0
 80075f8:	42a6      	cmp	r6, r4
 80075fa:	d109      	bne.n	8007610 <__libc_init_array+0x24>
 80075fc:	4d0b      	ldr	r5, [pc, #44]	@ (800762c <__libc_init_array+0x40>)
 80075fe:	4c0c      	ldr	r4, [pc, #48]	@ (8007630 <__libc_init_array+0x44>)
 8007600:	f005 fcd6 	bl	800cfb0 <_init>
 8007604:	1b64      	subs	r4, r4, r5
 8007606:	10a4      	asrs	r4, r4, #2
 8007608:	2600      	movs	r6, #0
 800760a:	42a6      	cmp	r6, r4
 800760c:	d105      	bne.n	800761a <__libc_init_array+0x2e>
 800760e:	bd70      	pop	{r4, r5, r6, pc}
 8007610:	f855 3b04 	ldr.w	r3, [r5], #4
 8007614:	4798      	blx	r3
 8007616:	3601      	adds	r6, #1
 8007618:	e7ee      	b.n	80075f8 <__libc_init_array+0xc>
 800761a:	f855 3b04 	ldr.w	r3, [r5], #4
 800761e:	4798      	blx	r3
 8007620:	3601      	adds	r6, #1
 8007622:	e7f2      	b.n	800760a <__libc_init_array+0x1e>
 8007624:	0800d690 	.word	0x0800d690
 8007628:	0800d690 	.word	0x0800d690
 800762c:	0800d690 	.word	0x0800d690
 8007630:	0800d694 	.word	0x0800d694

08007634 <__retarget_lock_init_recursive>:
 8007634:	4770      	bx	lr

08007636 <__retarget_lock_acquire_recursive>:
 8007636:	4770      	bx	lr

08007638 <__retarget_lock_release_recursive>:
 8007638:	4770      	bx	lr
	...

0800763c <nanf>:
 800763c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007644 <nanf+0x8>
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop
 8007644:	7fc00000 	.word	0x7fc00000

08007648 <quorem>:
 8007648:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800764c:	6903      	ldr	r3, [r0, #16]
 800764e:	690c      	ldr	r4, [r1, #16]
 8007650:	42a3      	cmp	r3, r4
 8007652:	4607      	mov	r7, r0
 8007654:	db7e      	blt.n	8007754 <quorem+0x10c>
 8007656:	3c01      	subs	r4, #1
 8007658:	f101 0814 	add.w	r8, r1, #20
 800765c:	00a3      	lsls	r3, r4, #2
 800765e:	f100 0514 	add.w	r5, r0, #20
 8007662:	9300      	str	r3, [sp, #0]
 8007664:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007668:	9301      	str	r3, [sp, #4]
 800766a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800766e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007672:	3301      	adds	r3, #1
 8007674:	429a      	cmp	r2, r3
 8007676:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800767a:	fbb2 f6f3 	udiv	r6, r2, r3
 800767e:	d32e      	bcc.n	80076de <quorem+0x96>
 8007680:	f04f 0a00 	mov.w	sl, #0
 8007684:	46c4      	mov	ip, r8
 8007686:	46ae      	mov	lr, r5
 8007688:	46d3      	mov	fp, sl
 800768a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800768e:	b298      	uxth	r0, r3
 8007690:	fb06 a000 	mla	r0, r6, r0, sl
 8007694:	0c02      	lsrs	r2, r0, #16
 8007696:	0c1b      	lsrs	r3, r3, #16
 8007698:	fb06 2303 	mla	r3, r6, r3, r2
 800769c:	f8de 2000 	ldr.w	r2, [lr]
 80076a0:	b280      	uxth	r0, r0
 80076a2:	b292      	uxth	r2, r2
 80076a4:	1a12      	subs	r2, r2, r0
 80076a6:	445a      	add	r2, fp
 80076a8:	f8de 0000 	ldr.w	r0, [lr]
 80076ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80076b6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80076ba:	b292      	uxth	r2, r2
 80076bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80076c0:	45e1      	cmp	r9, ip
 80076c2:	f84e 2b04 	str.w	r2, [lr], #4
 80076c6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80076ca:	d2de      	bcs.n	800768a <quorem+0x42>
 80076cc:	9b00      	ldr	r3, [sp, #0]
 80076ce:	58eb      	ldr	r3, [r5, r3]
 80076d0:	b92b      	cbnz	r3, 80076de <quorem+0x96>
 80076d2:	9b01      	ldr	r3, [sp, #4]
 80076d4:	3b04      	subs	r3, #4
 80076d6:	429d      	cmp	r5, r3
 80076d8:	461a      	mov	r2, r3
 80076da:	d32f      	bcc.n	800773c <quorem+0xf4>
 80076dc:	613c      	str	r4, [r7, #16]
 80076de:	4638      	mov	r0, r7
 80076e0:	f001 f9c2 	bl	8008a68 <__mcmp>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	db25      	blt.n	8007734 <quorem+0xec>
 80076e8:	4629      	mov	r1, r5
 80076ea:	2000      	movs	r0, #0
 80076ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80076f0:	f8d1 c000 	ldr.w	ip, [r1]
 80076f4:	fa1f fe82 	uxth.w	lr, r2
 80076f8:	fa1f f38c 	uxth.w	r3, ip
 80076fc:	eba3 030e 	sub.w	r3, r3, lr
 8007700:	4403      	add	r3, r0
 8007702:	0c12      	lsrs	r2, r2, #16
 8007704:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007708:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800770c:	b29b      	uxth	r3, r3
 800770e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007712:	45c1      	cmp	r9, r8
 8007714:	f841 3b04 	str.w	r3, [r1], #4
 8007718:	ea4f 4022 	mov.w	r0, r2, asr #16
 800771c:	d2e6      	bcs.n	80076ec <quorem+0xa4>
 800771e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007722:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007726:	b922      	cbnz	r2, 8007732 <quorem+0xea>
 8007728:	3b04      	subs	r3, #4
 800772a:	429d      	cmp	r5, r3
 800772c:	461a      	mov	r2, r3
 800772e:	d30b      	bcc.n	8007748 <quorem+0x100>
 8007730:	613c      	str	r4, [r7, #16]
 8007732:	3601      	adds	r6, #1
 8007734:	4630      	mov	r0, r6
 8007736:	b003      	add	sp, #12
 8007738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800773c:	6812      	ldr	r2, [r2, #0]
 800773e:	3b04      	subs	r3, #4
 8007740:	2a00      	cmp	r2, #0
 8007742:	d1cb      	bne.n	80076dc <quorem+0x94>
 8007744:	3c01      	subs	r4, #1
 8007746:	e7c6      	b.n	80076d6 <quorem+0x8e>
 8007748:	6812      	ldr	r2, [r2, #0]
 800774a:	3b04      	subs	r3, #4
 800774c:	2a00      	cmp	r2, #0
 800774e:	d1ef      	bne.n	8007730 <quorem+0xe8>
 8007750:	3c01      	subs	r4, #1
 8007752:	e7ea      	b.n	800772a <quorem+0xe2>
 8007754:	2000      	movs	r0, #0
 8007756:	e7ee      	b.n	8007736 <quorem+0xee>

08007758 <_dtoa_r>:
 8007758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800775c:	69c7      	ldr	r7, [r0, #28]
 800775e:	b099      	sub	sp, #100	@ 0x64
 8007760:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007764:	ec55 4b10 	vmov	r4, r5, d0
 8007768:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800776a:	9109      	str	r1, [sp, #36]	@ 0x24
 800776c:	4683      	mov	fp, r0
 800776e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007770:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007772:	b97f      	cbnz	r7, 8007794 <_dtoa_r+0x3c>
 8007774:	2010      	movs	r0, #16
 8007776:	f000 fdfd 	bl	8008374 <malloc>
 800777a:	4602      	mov	r2, r0
 800777c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007780:	b920      	cbnz	r0, 800778c <_dtoa_r+0x34>
 8007782:	4ba7      	ldr	r3, [pc, #668]	@ (8007a20 <_dtoa_r+0x2c8>)
 8007784:	21ef      	movs	r1, #239	@ 0xef
 8007786:	48a7      	ldr	r0, [pc, #668]	@ (8007a24 <_dtoa_r+0x2cc>)
 8007788:	f002 fe0e 	bl	800a3a8 <__assert_func>
 800778c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007790:	6007      	str	r7, [r0, #0]
 8007792:	60c7      	str	r7, [r0, #12]
 8007794:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007798:	6819      	ldr	r1, [r3, #0]
 800779a:	b159      	cbz	r1, 80077b4 <_dtoa_r+0x5c>
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	604a      	str	r2, [r1, #4]
 80077a0:	2301      	movs	r3, #1
 80077a2:	4093      	lsls	r3, r2
 80077a4:	608b      	str	r3, [r1, #8]
 80077a6:	4658      	mov	r0, fp
 80077a8:	f000 feda 	bl	8008560 <_Bfree>
 80077ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80077b0:	2200      	movs	r2, #0
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	1e2b      	subs	r3, r5, #0
 80077b6:	bfb9      	ittee	lt
 80077b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80077bc:	9303      	strlt	r3, [sp, #12]
 80077be:	2300      	movge	r3, #0
 80077c0:	6033      	strge	r3, [r6, #0]
 80077c2:	9f03      	ldr	r7, [sp, #12]
 80077c4:	4b98      	ldr	r3, [pc, #608]	@ (8007a28 <_dtoa_r+0x2d0>)
 80077c6:	bfbc      	itt	lt
 80077c8:	2201      	movlt	r2, #1
 80077ca:	6032      	strlt	r2, [r6, #0]
 80077cc:	43bb      	bics	r3, r7
 80077ce:	d112      	bne.n	80077f6 <_dtoa_r+0x9e>
 80077d0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80077d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80077d6:	6013      	str	r3, [r2, #0]
 80077d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80077dc:	4323      	orrs	r3, r4
 80077de:	f000 854d 	beq.w	800827c <_dtoa_r+0xb24>
 80077e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80077e4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007a3c <_dtoa_r+0x2e4>
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f000 854f 	beq.w	800828c <_dtoa_r+0xb34>
 80077ee:	f10a 0303 	add.w	r3, sl, #3
 80077f2:	f000 bd49 	b.w	8008288 <_dtoa_r+0xb30>
 80077f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80077fa:	2200      	movs	r2, #0
 80077fc:	ec51 0b17 	vmov	r0, r1, d7
 8007800:	2300      	movs	r3, #0
 8007802:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007806:	f7f9 f97f 	bl	8000b08 <__aeabi_dcmpeq>
 800780a:	4680      	mov	r8, r0
 800780c:	b158      	cbz	r0, 8007826 <_dtoa_r+0xce>
 800780e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007810:	2301      	movs	r3, #1
 8007812:	6013      	str	r3, [r2, #0]
 8007814:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007816:	b113      	cbz	r3, 800781e <_dtoa_r+0xc6>
 8007818:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800781a:	4b84      	ldr	r3, [pc, #528]	@ (8007a2c <_dtoa_r+0x2d4>)
 800781c:	6013      	str	r3, [r2, #0]
 800781e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007a40 <_dtoa_r+0x2e8>
 8007822:	f000 bd33 	b.w	800828c <_dtoa_r+0xb34>
 8007826:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800782a:	aa16      	add	r2, sp, #88	@ 0x58
 800782c:	a917      	add	r1, sp, #92	@ 0x5c
 800782e:	4658      	mov	r0, fp
 8007830:	f001 fa3a 	bl	8008ca8 <__d2b>
 8007834:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007838:	4681      	mov	r9, r0
 800783a:	2e00      	cmp	r6, #0
 800783c:	d077      	beq.n	800792e <_dtoa_r+0x1d6>
 800783e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007840:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007844:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007848:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800784c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007850:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007854:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007858:	4619      	mov	r1, r3
 800785a:	2200      	movs	r2, #0
 800785c:	4b74      	ldr	r3, [pc, #464]	@ (8007a30 <_dtoa_r+0x2d8>)
 800785e:	f7f8 fd33 	bl	80002c8 <__aeabi_dsub>
 8007862:	a369      	add	r3, pc, #420	@ (adr r3, 8007a08 <_dtoa_r+0x2b0>)
 8007864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007868:	f7f8 fee6 	bl	8000638 <__aeabi_dmul>
 800786c:	a368      	add	r3, pc, #416	@ (adr r3, 8007a10 <_dtoa_r+0x2b8>)
 800786e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007872:	f7f8 fd2b 	bl	80002cc <__adddf3>
 8007876:	4604      	mov	r4, r0
 8007878:	4630      	mov	r0, r6
 800787a:	460d      	mov	r5, r1
 800787c:	f7f8 fe72 	bl	8000564 <__aeabi_i2d>
 8007880:	a365      	add	r3, pc, #404	@ (adr r3, 8007a18 <_dtoa_r+0x2c0>)
 8007882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007886:	f7f8 fed7 	bl	8000638 <__aeabi_dmul>
 800788a:	4602      	mov	r2, r0
 800788c:	460b      	mov	r3, r1
 800788e:	4620      	mov	r0, r4
 8007890:	4629      	mov	r1, r5
 8007892:	f7f8 fd1b 	bl	80002cc <__adddf3>
 8007896:	4604      	mov	r4, r0
 8007898:	460d      	mov	r5, r1
 800789a:	f7f9 f97d 	bl	8000b98 <__aeabi_d2iz>
 800789e:	2200      	movs	r2, #0
 80078a0:	4607      	mov	r7, r0
 80078a2:	2300      	movs	r3, #0
 80078a4:	4620      	mov	r0, r4
 80078a6:	4629      	mov	r1, r5
 80078a8:	f7f9 f938 	bl	8000b1c <__aeabi_dcmplt>
 80078ac:	b140      	cbz	r0, 80078c0 <_dtoa_r+0x168>
 80078ae:	4638      	mov	r0, r7
 80078b0:	f7f8 fe58 	bl	8000564 <__aeabi_i2d>
 80078b4:	4622      	mov	r2, r4
 80078b6:	462b      	mov	r3, r5
 80078b8:	f7f9 f926 	bl	8000b08 <__aeabi_dcmpeq>
 80078bc:	b900      	cbnz	r0, 80078c0 <_dtoa_r+0x168>
 80078be:	3f01      	subs	r7, #1
 80078c0:	2f16      	cmp	r7, #22
 80078c2:	d851      	bhi.n	8007968 <_dtoa_r+0x210>
 80078c4:	4b5b      	ldr	r3, [pc, #364]	@ (8007a34 <_dtoa_r+0x2dc>)
 80078c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80078ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80078d2:	f7f9 f923 	bl	8000b1c <__aeabi_dcmplt>
 80078d6:	2800      	cmp	r0, #0
 80078d8:	d048      	beq.n	800796c <_dtoa_r+0x214>
 80078da:	3f01      	subs	r7, #1
 80078dc:	2300      	movs	r3, #0
 80078de:	9312      	str	r3, [sp, #72]	@ 0x48
 80078e0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80078e2:	1b9b      	subs	r3, r3, r6
 80078e4:	1e5a      	subs	r2, r3, #1
 80078e6:	bf44      	itt	mi
 80078e8:	f1c3 0801 	rsbmi	r8, r3, #1
 80078ec:	2300      	movmi	r3, #0
 80078ee:	9208      	str	r2, [sp, #32]
 80078f0:	bf54      	ite	pl
 80078f2:	f04f 0800 	movpl.w	r8, #0
 80078f6:	9308      	strmi	r3, [sp, #32]
 80078f8:	2f00      	cmp	r7, #0
 80078fa:	db39      	blt.n	8007970 <_dtoa_r+0x218>
 80078fc:	9b08      	ldr	r3, [sp, #32]
 80078fe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007900:	443b      	add	r3, r7
 8007902:	9308      	str	r3, [sp, #32]
 8007904:	2300      	movs	r3, #0
 8007906:	930a      	str	r3, [sp, #40]	@ 0x28
 8007908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800790a:	2b09      	cmp	r3, #9
 800790c:	d864      	bhi.n	80079d8 <_dtoa_r+0x280>
 800790e:	2b05      	cmp	r3, #5
 8007910:	bfc4      	itt	gt
 8007912:	3b04      	subgt	r3, #4
 8007914:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007918:	f1a3 0302 	sub.w	r3, r3, #2
 800791c:	bfcc      	ite	gt
 800791e:	2400      	movgt	r4, #0
 8007920:	2401      	movle	r4, #1
 8007922:	2b03      	cmp	r3, #3
 8007924:	d863      	bhi.n	80079ee <_dtoa_r+0x296>
 8007926:	e8df f003 	tbb	[pc, r3]
 800792a:	372a      	.short	0x372a
 800792c:	5535      	.short	0x5535
 800792e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007932:	441e      	add	r6, r3
 8007934:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007938:	2b20      	cmp	r3, #32
 800793a:	bfc1      	itttt	gt
 800793c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007940:	409f      	lslgt	r7, r3
 8007942:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007946:	fa24 f303 	lsrgt.w	r3, r4, r3
 800794a:	bfd6      	itet	le
 800794c:	f1c3 0320 	rsble	r3, r3, #32
 8007950:	ea47 0003 	orrgt.w	r0, r7, r3
 8007954:	fa04 f003 	lslle.w	r0, r4, r3
 8007958:	f7f8 fdf4 	bl	8000544 <__aeabi_ui2d>
 800795c:	2201      	movs	r2, #1
 800795e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007962:	3e01      	subs	r6, #1
 8007964:	9214      	str	r2, [sp, #80]	@ 0x50
 8007966:	e777      	b.n	8007858 <_dtoa_r+0x100>
 8007968:	2301      	movs	r3, #1
 800796a:	e7b8      	b.n	80078de <_dtoa_r+0x186>
 800796c:	9012      	str	r0, [sp, #72]	@ 0x48
 800796e:	e7b7      	b.n	80078e0 <_dtoa_r+0x188>
 8007970:	427b      	negs	r3, r7
 8007972:	930a      	str	r3, [sp, #40]	@ 0x28
 8007974:	2300      	movs	r3, #0
 8007976:	eba8 0807 	sub.w	r8, r8, r7
 800797a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800797c:	e7c4      	b.n	8007908 <_dtoa_r+0x1b0>
 800797e:	2300      	movs	r3, #0
 8007980:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007982:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007984:	2b00      	cmp	r3, #0
 8007986:	dc35      	bgt.n	80079f4 <_dtoa_r+0x29c>
 8007988:	2301      	movs	r3, #1
 800798a:	9300      	str	r3, [sp, #0]
 800798c:	9307      	str	r3, [sp, #28]
 800798e:	461a      	mov	r2, r3
 8007990:	920e      	str	r2, [sp, #56]	@ 0x38
 8007992:	e00b      	b.n	80079ac <_dtoa_r+0x254>
 8007994:	2301      	movs	r3, #1
 8007996:	e7f3      	b.n	8007980 <_dtoa_r+0x228>
 8007998:	2300      	movs	r3, #0
 800799a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800799c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800799e:	18fb      	adds	r3, r7, r3
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	3301      	adds	r3, #1
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	9307      	str	r3, [sp, #28]
 80079a8:	bfb8      	it	lt
 80079aa:	2301      	movlt	r3, #1
 80079ac:	f8db 001c 	ldr.w	r0, [fp, #28]
 80079b0:	2100      	movs	r1, #0
 80079b2:	2204      	movs	r2, #4
 80079b4:	f102 0514 	add.w	r5, r2, #20
 80079b8:	429d      	cmp	r5, r3
 80079ba:	d91f      	bls.n	80079fc <_dtoa_r+0x2a4>
 80079bc:	6041      	str	r1, [r0, #4]
 80079be:	4658      	mov	r0, fp
 80079c0:	f000 fd8e 	bl	80084e0 <_Balloc>
 80079c4:	4682      	mov	sl, r0
 80079c6:	2800      	cmp	r0, #0
 80079c8:	d13c      	bne.n	8007a44 <_dtoa_r+0x2ec>
 80079ca:	4b1b      	ldr	r3, [pc, #108]	@ (8007a38 <_dtoa_r+0x2e0>)
 80079cc:	4602      	mov	r2, r0
 80079ce:	f240 11af 	movw	r1, #431	@ 0x1af
 80079d2:	e6d8      	b.n	8007786 <_dtoa_r+0x2e>
 80079d4:	2301      	movs	r3, #1
 80079d6:	e7e0      	b.n	800799a <_dtoa_r+0x242>
 80079d8:	2401      	movs	r4, #1
 80079da:	2300      	movs	r3, #0
 80079dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80079de:	940b      	str	r4, [sp, #44]	@ 0x2c
 80079e0:	f04f 33ff 	mov.w	r3, #4294967295
 80079e4:	9300      	str	r3, [sp, #0]
 80079e6:	9307      	str	r3, [sp, #28]
 80079e8:	2200      	movs	r2, #0
 80079ea:	2312      	movs	r3, #18
 80079ec:	e7d0      	b.n	8007990 <_dtoa_r+0x238>
 80079ee:	2301      	movs	r3, #1
 80079f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079f2:	e7f5      	b.n	80079e0 <_dtoa_r+0x288>
 80079f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079f6:	9300      	str	r3, [sp, #0]
 80079f8:	9307      	str	r3, [sp, #28]
 80079fa:	e7d7      	b.n	80079ac <_dtoa_r+0x254>
 80079fc:	3101      	adds	r1, #1
 80079fe:	0052      	lsls	r2, r2, #1
 8007a00:	e7d8      	b.n	80079b4 <_dtoa_r+0x25c>
 8007a02:	bf00      	nop
 8007a04:	f3af 8000 	nop.w
 8007a08:	636f4361 	.word	0x636f4361
 8007a0c:	3fd287a7 	.word	0x3fd287a7
 8007a10:	8b60c8b3 	.word	0x8b60c8b3
 8007a14:	3fc68a28 	.word	0x3fc68a28
 8007a18:	509f79fb 	.word	0x509f79fb
 8007a1c:	3fd34413 	.word	0x3fd34413
 8007a20:	0800d096 	.word	0x0800d096
 8007a24:	0800d0ad 	.word	0x0800d0ad
 8007a28:	7ff00000 	.word	0x7ff00000
 8007a2c:	0800d061 	.word	0x0800d061
 8007a30:	3ff80000 	.word	0x3ff80000
 8007a34:	0800d1a8 	.word	0x0800d1a8
 8007a38:	0800d105 	.word	0x0800d105
 8007a3c:	0800d092 	.word	0x0800d092
 8007a40:	0800d060 	.word	0x0800d060
 8007a44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007a48:	6018      	str	r0, [r3, #0]
 8007a4a:	9b07      	ldr	r3, [sp, #28]
 8007a4c:	2b0e      	cmp	r3, #14
 8007a4e:	f200 80a4 	bhi.w	8007b9a <_dtoa_r+0x442>
 8007a52:	2c00      	cmp	r4, #0
 8007a54:	f000 80a1 	beq.w	8007b9a <_dtoa_r+0x442>
 8007a58:	2f00      	cmp	r7, #0
 8007a5a:	dd33      	ble.n	8007ac4 <_dtoa_r+0x36c>
 8007a5c:	4bad      	ldr	r3, [pc, #692]	@ (8007d14 <_dtoa_r+0x5bc>)
 8007a5e:	f007 020f 	and.w	r2, r7, #15
 8007a62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a66:	ed93 7b00 	vldr	d7, [r3]
 8007a6a:	05f8      	lsls	r0, r7, #23
 8007a6c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007a70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007a74:	d516      	bpl.n	8007aa4 <_dtoa_r+0x34c>
 8007a76:	4ba8      	ldr	r3, [pc, #672]	@ (8007d18 <_dtoa_r+0x5c0>)
 8007a78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007a80:	f7f8 ff04 	bl	800088c <__aeabi_ddiv>
 8007a84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a88:	f004 040f 	and.w	r4, r4, #15
 8007a8c:	2603      	movs	r6, #3
 8007a8e:	4da2      	ldr	r5, [pc, #648]	@ (8007d18 <_dtoa_r+0x5c0>)
 8007a90:	b954      	cbnz	r4, 8007aa8 <_dtoa_r+0x350>
 8007a92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a9a:	f7f8 fef7 	bl	800088c <__aeabi_ddiv>
 8007a9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007aa2:	e028      	b.n	8007af6 <_dtoa_r+0x39e>
 8007aa4:	2602      	movs	r6, #2
 8007aa6:	e7f2      	b.n	8007a8e <_dtoa_r+0x336>
 8007aa8:	07e1      	lsls	r1, r4, #31
 8007aaa:	d508      	bpl.n	8007abe <_dtoa_r+0x366>
 8007aac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ab0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ab4:	f7f8 fdc0 	bl	8000638 <__aeabi_dmul>
 8007ab8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007abc:	3601      	adds	r6, #1
 8007abe:	1064      	asrs	r4, r4, #1
 8007ac0:	3508      	adds	r5, #8
 8007ac2:	e7e5      	b.n	8007a90 <_dtoa_r+0x338>
 8007ac4:	f000 80d2 	beq.w	8007c6c <_dtoa_r+0x514>
 8007ac8:	427c      	negs	r4, r7
 8007aca:	4b92      	ldr	r3, [pc, #584]	@ (8007d14 <_dtoa_r+0x5bc>)
 8007acc:	4d92      	ldr	r5, [pc, #584]	@ (8007d18 <_dtoa_r+0x5c0>)
 8007ace:	f004 020f 	and.w	r2, r4, #15
 8007ad2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ada:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ade:	f7f8 fdab 	bl	8000638 <__aeabi_dmul>
 8007ae2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ae6:	1124      	asrs	r4, r4, #4
 8007ae8:	2300      	movs	r3, #0
 8007aea:	2602      	movs	r6, #2
 8007aec:	2c00      	cmp	r4, #0
 8007aee:	f040 80b2 	bne.w	8007c56 <_dtoa_r+0x4fe>
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1d3      	bne.n	8007a9e <_dtoa_r+0x346>
 8007af6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007af8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f000 80b7 	beq.w	8007c70 <_dtoa_r+0x518>
 8007b02:	4b86      	ldr	r3, [pc, #536]	@ (8007d1c <_dtoa_r+0x5c4>)
 8007b04:	2200      	movs	r2, #0
 8007b06:	4620      	mov	r0, r4
 8007b08:	4629      	mov	r1, r5
 8007b0a:	f7f9 f807 	bl	8000b1c <__aeabi_dcmplt>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	f000 80ae 	beq.w	8007c70 <_dtoa_r+0x518>
 8007b14:	9b07      	ldr	r3, [sp, #28]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f000 80aa 	beq.w	8007c70 <_dtoa_r+0x518>
 8007b1c:	9b00      	ldr	r3, [sp, #0]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	dd37      	ble.n	8007b92 <_dtoa_r+0x43a>
 8007b22:	1e7b      	subs	r3, r7, #1
 8007b24:	9304      	str	r3, [sp, #16]
 8007b26:	4620      	mov	r0, r4
 8007b28:	4b7d      	ldr	r3, [pc, #500]	@ (8007d20 <_dtoa_r+0x5c8>)
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	4629      	mov	r1, r5
 8007b2e:	f7f8 fd83 	bl	8000638 <__aeabi_dmul>
 8007b32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b36:	9c00      	ldr	r4, [sp, #0]
 8007b38:	3601      	adds	r6, #1
 8007b3a:	4630      	mov	r0, r6
 8007b3c:	f7f8 fd12 	bl	8000564 <__aeabi_i2d>
 8007b40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b44:	f7f8 fd78 	bl	8000638 <__aeabi_dmul>
 8007b48:	4b76      	ldr	r3, [pc, #472]	@ (8007d24 <_dtoa_r+0x5cc>)
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f7f8 fbbe 	bl	80002cc <__adddf3>
 8007b50:	4605      	mov	r5, r0
 8007b52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007b56:	2c00      	cmp	r4, #0
 8007b58:	f040 808d 	bne.w	8007c76 <_dtoa_r+0x51e>
 8007b5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b60:	4b71      	ldr	r3, [pc, #452]	@ (8007d28 <_dtoa_r+0x5d0>)
 8007b62:	2200      	movs	r2, #0
 8007b64:	f7f8 fbb0 	bl	80002c8 <__aeabi_dsub>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b70:	462a      	mov	r2, r5
 8007b72:	4633      	mov	r3, r6
 8007b74:	f7f8 fff0 	bl	8000b58 <__aeabi_dcmpgt>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	f040 828b 	bne.w	8008094 <_dtoa_r+0x93c>
 8007b7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b82:	462a      	mov	r2, r5
 8007b84:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007b88:	f7f8 ffc8 	bl	8000b1c <__aeabi_dcmplt>
 8007b8c:	2800      	cmp	r0, #0
 8007b8e:	f040 8128 	bne.w	8007de2 <_dtoa_r+0x68a>
 8007b92:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007b96:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007b9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	f2c0 815a 	blt.w	8007e56 <_dtoa_r+0x6fe>
 8007ba2:	2f0e      	cmp	r7, #14
 8007ba4:	f300 8157 	bgt.w	8007e56 <_dtoa_r+0x6fe>
 8007ba8:	4b5a      	ldr	r3, [pc, #360]	@ (8007d14 <_dtoa_r+0x5bc>)
 8007baa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007bae:	ed93 7b00 	vldr	d7, [r3]
 8007bb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	ed8d 7b00 	vstr	d7, [sp]
 8007bba:	da03      	bge.n	8007bc4 <_dtoa_r+0x46c>
 8007bbc:	9b07      	ldr	r3, [sp, #28]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	f340 8101 	ble.w	8007dc6 <_dtoa_r+0x66e>
 8007bc4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007bc8:	4656      	mov	r6, sl
 8007bca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bce:	4620      	mov	r0, r4
 8007bd0:	4629      	mov	r1, r5
 8007bd2:	f7f8 fe5b 	bl	800088c <__aeabi_ddiv>
 8007bd6:	f7f8 ffdf 	bl	8000b98 <__aeabi_d2iz>
 8007bda:	4680      	mov	r8, r0
 8007bdc:	f7f8 fcc2 	bl	8000564 <__aeabi_i2d>
 8007be0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007be4:	f7f8 fd28 	bl	8000638 <__aeabi_dmul>
 8007be8:	4602      	mov	r2, r0
 8007bea:	460b      	mov	r3, r1
 8007bec:	4620      	mov	r0, r4
 8007bee:	4629      	mov	r1, r5
 8007bf0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007bf4:	f7f8 fb68 	bl	80002c8 <__aeabi_dsub>
 8007bf8:	f806 4b01 	strb.w	r4, [r6], #1
 8007bfc:	9d07      	ldr	r5, [sp, #28]
 8007bfe:	eba6 040a 	sub.w	r4, r6, sl
 8007c02:	42a5      	cmp	r5, r4
 8007c04:	4602      	mov	r2, r0
 8007c06:	460b      	mov	r3, r1
 8007c08:	f040 8117 	bne.w	8007e3a <_dtoa_r+0x6e2>
 8007c0c:	f7f8 fb5e 	bl	80002cc <__adddf3>
 8007c10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c14:	4604      	mov	r4, r0
 8007c16:	460d      	mov	r5, r1
 8007c18:	f7f8 ff9e 	bl	8000b58 <__aeabi_dcmpgt>
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	f040 80f9 	bne.w	8007e14 <_dtoa_r+0x6bc>
 8007c22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c26:	4620      	mov	r0, r4
 8007c28:	4629      	mov	r1, r5
 8007c2a:	f7f8 ff6d 	bl	8000b08 <__aeabi_dcmpeq>
 8007c2e:	b118      	cbz	r0, 8007c38 <_dtoa_r+0x4e0>
 8007c30:	f018 0f01 	tst.w	r8, #1
 8007c34:	f040 80ee 	bne.w	8007e14 <_dtoa_r+0x6bc>
 8007c38:	4649      	mov	r1, r9
 8007c3a:	4658      	mov	r0, fp
 8007c3c:	f000 fc90 	bl	8008560 <_Bfree>
 8007c40:	2300      	movs	r3, #0
 8007c42:	7033      	strb	r3, [r6, #0]
 8007c44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007c46:	3701      	adds	r7, #1
 8007c48:	601f      	str	r7, [r3, #0]
 8007c4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f000 831d 	beq.w	800828c <_dtoa_r+0xb34>
 8007c52:	601e      	str	r6, [r3, #0]
 8007c54:	e31a      	b.n	800828c <_dtoa_r+0xb34>
 8007c56:	07e2      	lsls	r2, r4, #31
 8007c58:	d505      	bpl.n	8007c66 <_dtoa_r+0x50e>
 8007c5a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007c5e:	f7f8 fceb 	bl	8000638 <__aeabi_dmul>
 8007c62:	3601      	adds	r6, #1
 8007c64:	2301      	movs	r3, #1
 8007c66:	1064      	asrs	r4, r4, #1
 8007c68:	3508      	adds	r5, #8
 8007c6a:	e73f      	b.n	8007aec <_dtoa_r+0x394>
 8007c6c:	2602      	movs	r6, #2
 8007c6e:	e742      	b.n	8007af6 <_dtoa_r+0x39e>
 8007c70:	9c07      	ldr	r4, [sp, #28]
 8007c72:	9704      	str	r7, [sp, #16]
 8007c74:	e761      	b.n	8007b3a <_dtoa_r+0x3e2>
 8007c76:	4b27      	ldr	r3, [pc, #156]	@ (8007d14 <_dtoa_r+0x5bc>)
 8007c78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007c7e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c82:	4454      	add	r4, sl
 8007c84:	2900      	cmp	r1, #0
 8007c86:	d053      	beq.n	8007d30 <_dtoa_r+0x5d8>
 8007c88:	4928      	ldr	r1, [pc, #160]	@ (8007d2c <_dtoa_r+0x5d4>)
 8007c8a:	2000      	movs	r0, #0
 8007c8c:	f7f8 fdfe 	bl	800088c <__aeabi_ddiv>
 8007c90:	4633      	mov	r3, r6
 8007c92:	462a      	mov	r2, r5
 8007c94:	f7f8 fb18 	bl	80002c8 <__aeabi_dsub>
 8007c98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c9c:	4656      	mov	r6, sl
 8007c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ca2:	f7f8 ff79 	bl	8000b98 <__aeabi_d2iz>
 8007ca6:	4605      	mov	r5, r0
 8007ca8:	f7f8 fc5c 	bl	8000564 <__aeabi_i2d>
 8007cac:	4602      	mov	r2, r0
 8007cae:	460b      	mov	r3, r1
 8007cb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cb4:	f7f8 fb08 	bl	80002c8 <__aeabi_dsub>
 8007cb8:	3530      	adds	r5, #48	@ 0x30
 8007cba:	4602      	mov	r2, r0
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007cc2:	f806 5b01 	strb.w	r5, [r6], #1
 8007cc6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007cca:	f7f8 ff27 	bl	8000b1c <__aeabi_dcmplt>
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	d171      	bne.n	8007db6 <_dtoa_r+0x65e>
 8007cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cd6:	4911      	ldr	r1, [pc, #68]	@ (8007d1c <_dtoa_r+0x5c4>)
 8007cd8:	2000      	movs	r0, #0
 8007cda:	f7f8 faf5 	bl	80002c8 <__aeabi_dsub>
 8007cde:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007ce2:	f7f8 ff1b 	bl	8000b1c <__aeabi_dcmplt>
 8007ce6:	2800      	cmp	r0, #0
 8007ce8:	f040 8095 	bne.w	8007e16 <_dtoa_r+0x6be>
 8007cec:	42a6      	cmp	r6, r4
 8007cee:	f43f af50 	beq.w	8007b92 <_dtoa_r+0x43a>
 8007cf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8007d20 <_dtoa_r+0x5c8>)
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f7f8 fc9d 	bl	8000638 <__aeabi_dmul>
 8007cfe:	4b08      	ldr	r3, [pc, #32]	@ (8007d20 <_dtoa_r+0x5c8>)
 8007d00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d04:	2200      	movs	r2, #0
 8007d06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d0a:	f7f8 fc95 	bl	8000638 <__aeabi_dmul>
 8007d0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d12:	e7c4      	b.n	8007c9e <_dtoa_r+0x546>
 8007d14:	0800d1a8 	.word	0x0800d1a8
 8007d18:	0800d180 	.word	0x0800d180
 8007d1c:	3ff00000 	.word	0x3ff00000
 8007d20:	40240000 	.word	0x40240000
 8007d24:	401c0000 	.word	0x401c0000
 8007d28:	40140000 	.word	0x40140000
 8007d2c:	3fe00000 	.word	0x3fe00000
 8007d30:	4631      	mov	r1, r6
 8007d32:	4628      	mov	r0, r5
 8007d34:	f7f8 fc80 	bl	8000638 <__aeabi_dmul>
 8007d38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007d3c:	9415      	str	r4, [sp, #84]	@ 0x54
 8007d3e:	4656      	mov	r6, sl
 8007d40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d44:	f7f8 ff28 	bl	8000b98 <__aeabi_d2iz>
 8007d48:	4605      	mov	r5, r0
 8007d4a:	f7f8 fc0b 	bl	8000564 <__aeabi_i2d>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	460b      	mov	r3, r1
 8007d52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d56:	f7f8 fab7 	bl	80002c8 <__aeabi_dsub>
 8007d5a:	3530      	adds	r5, #48	@ 0x30
 8007d5c:	f806 5b01 	strb.w	r5, [r6], #1
 8007d60:	4602      	mov	r2, r0
 8007d62:	460b      	mov	r3, r1
 8007d64:	42a6      	cmp	r6, r4
 8007d66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d6a:	f04f 0200 	mov.w	r2, #0
 8007d6e:	d124      	bne.n	8007dba <_dtoa_r+0x662>
 8007d70:	4bac      	ldr	r3, [pc, #688]	@ (8008024 <_dtoa_r+0x8cc>)
 8007d72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007d76:	f7f8 faa9 	bl	80002cc <__adddf3>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d82:	f7f8 fee9 	bl	8000b58 <__aeabi_dcmpgt>
 8007d86:	2800      	cmp	r0, #0
 8007d88:	d145      	bne.n	8007e16 <_dtoa_r+0x6be>
 8007d8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007d8e:	49a5      	ldr	r1, [pc, #660]	@ (8008024 <_dtoa_r+0x8cc>)
 8007d90:	2000      	movs	r0, #0
 8007d92:	f7f8 fa99 	bl	80002c8 <__aeabi_dsub>
 8007d96:	4602      	mov	r2, r0
 8007d98:	460b      	mov	r3, r1
 8007d9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d9e:	f7f8 febd 	bl	8000b1c <__aeabi_dcmplt>
 8007da2:	2800      	cmp	r0, #0
 8007da4:	f43f aef5 	beq.w	8007b92 <_dtoa_r+0x43a>
 8007da8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007daa:	1e73      	subs	r3, r6, #1
 8007dac:	9315      	str	r3, [sp, #84]	@ 0x54
 8007dae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007db2:	2b30      	cmp	r3, #48	@ 0x30
 8007db4:	d0f8      	beq.n	8007da8 <_dtoa_r+0x650>
 8007db6:	9f04      	ldr	r7, [sp, #16]
 8007db8:	e73e      	b.n	8007c38 <_dtoa_r+0x4e0>
 8007dba:	4b9b      	ldr	r3, [pc, #620]	@ (8008028 <_dtoa_r+0x8d0>)
 8007dbc:	f7f8 fc3c 	bl	8000638 <__aeabi_dmul>
 8007dc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007dc4:	e7bc      	b.n	8007d40 <_dtoa_r+0x5e8>
 8007dc6:	d10c      	bne.n	8007de2 <_dtoa_r+0x68a>
 8007dc8:	4b98      	ldr	r3, [pc, #608]	@ (800802c <_dtoa_r+0x8d4>)
 8007dca:	2200      	movs	r2, #0
 8007dcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007dd0:	f7f8 fc32 	bl	8000638 <__aeabi_dmul>
 8007dd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007dd8:	f7f8 feb4 	bl	8000b44 <__aeabi_dcmpge>
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	f000 8157 	beq.w	8008090 <_dtoa_r+0x938>
 8007de2:	2400      	movs	r4, #0
 8007de4:	4625      	mov	r5, r4
 8007de6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007de8:	43db      	mvns	r3, r3
 8007dea:	9304      	str	r3, [sp, #16]
 8007dec:	4656      	mov	r6, sl
 8007dee:	2700      	movs	r7, #0
 8007df0:	4621      	mov	r1, r4
 8007df2:	4658      	mov	r0, fp
 8007df4:	f000 fbb4 	bl	8008560 <_Bfree>
 8007df8:	2d00      	cmp	r5, #0
 8007dfa:	d0dc      	beq.n	8007db6 <_dtoa_r+0x65e>
 8007dfc:	b12f      	cbz	r7, 8007e0a <_dtoa_r+0x6b2>
 8007dfe:	42af      	cmp	r7, r5
 8007e00:	d003      	beq.n	8007e0a <_dtoa_r+0x6b2>
 8007e02:	4639      	mov	r1, r7
 8007e04:	4658      	mov	r0, fp
 8007e06:	f000 fbab 	bl	8008560 <_Bfree>
 8007e0a:	4629      	mov	r1, r5
 8007e0c:	4658      	mov	r0, fp
 8007e0e:	f000 fba7 	bl	8008560 <_Bfree>
 8007e12:	e7d0      	b.n	8007db6 <_dtoa_r+0x65e>
 8007e14:	9704      	str	r7, [sp, #16]
 8007e16:	4633      	mov	r3, r6
 8007e18:	461e      	mov	r6, r3
 8007e1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e1e:	2a39      	cmp	r2, #57	@ 0x39
 8007e20:	d107      	bne.n	8007e32 <_dtoa_r+0x6da>
 8007e22:	459a      	cmp	sl, r3
 8007e24:	d1f8      	bne.n	8007e18 <_dtoa_r+0x6c0>
 8007e26:	9a04      	ldr	r2, [sp, #16]
 8007e28:	3201      	adds	r2, #1
 8007e2a:	9204      	str	r2, [sp, #16]
 8007e2c:	2230      	movs	r2, #48	@ 0x30
 8007e2e:	f88a 2000 	strb.w	r2, [sl]
 8007e32:	781a      	ldrb	r2, [r3, #0]
 8007e34:	3201      	adds	r2, #1
 8007e36:	701a      	strb	r2, [r3, #0]
 8007e38:	e7bd      	b.n	8007db6 <_dtoa_r+0x65e>
 8007e3a:	4b7b      	ldr	r3, [pc, #492]	@ (8008028 <_dtoa_r+0x8d0>)
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f7f8 fbfb 	bl	8000638 <__aeabi_dmul>
 8007e42:	2200      	movs	r2, #0
 8007e44:	2300      	movs	r3, #0
 8007e46:	4604      	mov	r4, r0
 8007e48:	460d      	mov	r5, r1
 8007e4a:	f7f8 fe5d 	bl	8000b08 <__aeabi_dcmpeq>
 8007e4e:	2800      	cmp	r0, #0
 8007e50:	f43f aebb 	beq.w	8007bca <_dtoa_r+0x472>
 8007e54:	e6f0      	b.n	8007c38 <_dtoa_r+0x4e0>
 8007e56:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007e58:	2a00      	cmp	r2, #0
 8007e5a:	f000 80db 	beq.w	8008014 <_dtoa_r+0x8bc>
 8007e5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e60:	2a01      	cmp	r2, #1
 8007e62:	f300 80bf 	bgt.w	8007fe4 <_dtoa_r+0x88c>
 8007e66:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007e68:	2a00      	cmp	r2, #0
 8007e6a:	f000 80b7 	beq.w	8007fdc <_dtoa_r+0x884>
 8007e6e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007e72:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007e74:	4646      	mov	r6, r8
 8007e76:	9a08      	ldr	r2, [sp, #32]
 8007e78:	2101      	movs	r1, #1
 8007e7a:	441a      	add	r2, r3
 8007e7c:	4658      	mov	r0, fp
 8007e7e:	4498      	add	r8, r3
 8007e80:	9208      	str	r2, [sp, #32]
 8007e82:	f000 fc6b 	bl	800875c <__i2b>
 8007e86:	4605      	mov	r5, r0
 8007e88:	b15e      	cbz	r6, 8007ea2 <_dtoa_r+0x74a>
 8007e8a:	9b08      	ldr	r3, [sp, #32]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	dd08      	ble.n	8007ea2 <_dtoa_r+0x74a>
 8007e90:	42b3      	cmp	r3, r6
 8007e92:	9a08      	ldr	r2, [sp, #32]
 8007e94:	bfa8      	it	ge
 8007e96:	4633      	movge	r3, r6
 8007e98:	eba8 0803 	sub.w	r8, r8, r3
 8007e9c:	1af6      	subs	r6, r6, r3
 8007e9e:	1ad3      	subs	r3, r2, r3
 8007ea0:	9308      	str	r3, [sp, #32]
 8007ea2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ea4:	b1f3      	cbz	r3, 8007ee4 <_dtoa_r+0x78c>
 8007ea6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f000 80b7 	beq.w	800801c <_dtoa_r+0x8c4>
 8007eae:	b18c      	cbz	r4, 8007ed4 <_dtoa_r+0x77c>
 8007eb0:	4629      	mov	r1, r5
 8007eb2:	4622      	mov	r2, r4
 8007eb4:	4658      	mov	r0, fp
 8007eb6:	f000 fd11 	bl	80088dc <__pow5mult>
 8007eba:	464a      	mov	r2, r9
 8007ebc:	4601      	mov	r1, r0
 8007ebe:	4605      	mov	r5, r0
 8007ec0:	4658      	mov	r0, fp
 8007ec2:	f000 fc61 	bl	8008788 <__multiply>
 8007ec6:	4649      	mov	r1, r9
 8007ec8:	9004      	str	r0, [sp, #16]
 8007eca:	4658      	mov	r0, fp
 8007ecc:	f000 fb48 	bl	8008560 <_Bfree>
 8007ed0:	9b04      	ldr	r3, [sp, #16]
 8007ed2:	4699      	mov	r9, r3
 8007ed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ed6:	1b1a      	subs	r2, r3, r4
 8007ed8:	d004      	beq.n	8007ee4 <_dtoa_r+0x78c>
 8007eda:	4649      	mov	r1, r9
 8007edc:	4658      	mov	r0, fp
 8007ede:	f000 fcfd 	bl	80088dc <__pow5mult>
 8007ee2:	4681      	mov	r9, r0
 8007ee4:	2101      	movs	r1, #1
 8007ee6:	4658      	mov	r0, fp
 8007ee8:	f000 fc38 	bl	800875c <__i2b>
 8007eec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eee:	4604      	mov	r4, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	f000 81cf 	beq.w	8008294 <_dtoa_r+0xb3c>
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	4601      	mov	r1, r0
 8007efa:	4658      	mov	r0, fp
 8007efc:	f000 fcee 	bl	80088dc <__pow5mult>
 8007f00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	4604      	mov	r4, r0
 8007f06:	f300 8095 	bgt.w	8008034 <_dtoa_r+0x8dc>
 8007f0a:	9b02      	ldr	r3, [sp, #8]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	f040 8087 	bne.w	8008020 <_dtoa_r+0x8c8>
 8007f12:	9b03      	ldr	r3, [sp, #12]
 8007f14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f040 8089 	bne.w	8008030 <_dtoa_r+0x8d8>
 8007f1e:	9b03      	ldr	r3, [sp, #12]
 8007f20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f24:	0d1b      	lsrs	r3, r3, #20
 8007f26:	051b      	lsls	r3, r3, #20
 8007f28:	b12b      	cbz	r3, 8007f36 <_dtoa_r+0x7de>
 8007f2a:	9b08      	ldr	r3, [sp, #32]
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	9308      	str	r3, [sp, #32]
 8007f30:	f108 0801 	add.w	r8, r8, #1
 8007f34:	2301      	movs	r3, #1
 8007f36:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f000 81b0 	beq.w	80082a0 <_dtoa_r+0xb48>
 8007f40:	6923      	ldr	r3, [r4, #16]
 8007f42:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f46:	6918      	ldr	r0, [r3, #16]
 8007f48:	f000 fbbc 	bl	80086c4 <__hi0bits>
 8007f4c:	f1c0 0020 	rsb	r0, r0, #32
 8007f50:	9b08      	ldr	r3, [sp, #32]
 8007f52:	4418      	add	r0, r3
 8007f54:	f010 001f 	ands.w	r0, r0, #31
 8007f58:	d077      	beq.n	800804a <_dtoa_r+0x8f2>
 8007f5a:	f1c0 0320 	rsb	r3, r0, #32
 8007f5e:	2b04      	cmp	r3, #4
 8007f60:	dd6b      	ble.n	800803a <_dtoa_r+0x8e2>
 8007f62:	9b08      	ldr	r3, [sp, #32]
 8007f64:	f1c0 001c 	rsb	r0, r0, #28
 8007f68:	4403      	add	r3, r0
 8007f6a:	4480      	add	r8, r0
 8007f6c:	4406      	add	r6, r0
 8007f6e:	9308      	str	r3, [sp, #32]
 8007f70:	f1b8 0f00 	cmp.w	r8, #0
 8007f74:	dd05      	ble.n	8007f82 <_dtoa_r+0x82a>
 8007f76:	4649      	mov	r1, r9
 8007f78:	4642      	mov	r2, r8
 8007f7a:	4658      	mov	r0, fp
 8007f7c:	f000 fd08 	bl	8008990 <__lshift>
 8007f80:	4681      	mov	r9, r0
 8007f82:	9b08      	ldr	r3, [sp, #32]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	dd05      	ble.n	8007f94 <_dtoa_r+0x83c>
 8007f88:	4621      	mov	r1, r4
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	4658      	mov	r0, fp
 8007f8e:	f000 fcff 	bl	8008990 <__lshift>
 8007f92:	4604      	mov	r4, r0
 8007f94:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d059      	beq.n	800804e <_dtoa_r+0x8f6>
 8007f9a:	4621      	mov	r1, r4
 8007f9c:	4648      	mov	r0, r9
 8007f9e:	f000 fd63 	bl	8008a68 <__mcmp>
 8007fa2:	2800      	cmp	r0, #0
 8007fa4:	da53      	bge.n	800804e <_dtoa_r+0x8f6>
 8007fa6:	1e7b      	subs	r3, r7, #1
 8007fa8:	9304      	str	r3, [sp, #16]
 8007faa:	4649      	mov	r1, r9
 8007fac:	2300      	movs	r3, #0
 8007fae:	220a      	movs	r2, #10
 8007fb0:	4658      	mov	r0, fp
 8007fb2:	f000 faf7 	bl	80085a4 <__multadd>
 8007fb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fb8:	4681      	mov	r9, r0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	f000 8172 	beq.w	80082a4 <_dtoa_r+0xb4c>
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	4629      	mov	r1, r5
 8007fc4:	220a      	movs	r2, #10
 8007fc6:	4658      	mov	r0, fp
 8007fc8:	f000 faec 	bl	80085a4 <__multadd>
 8007fcc:	9b00      	ldr	r3, [sp, #0]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	4605      	mov	r5, r0
 8007fd2:	dc67      	bgt.n	80080a4 <_dtoa_r+0x94c>
 8007fd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fd6:	2b02      	cmp	r3, #2
 8007fd8:	dc41      	bgt.n	800805e <_dtoa_r+0x906>
 8007fda:	e063      	b.n	80080a4 <_dtoa_r+0x94c>
 8007fdc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007fde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007fe2:	e746      	b.n	8007e72 <_dtoa_r+0x71a>
 8007fe4:	9b07      	ldr	r3, [sp, #28]
 8007fe6:	1e5c      	subs	r4, r3, #1
 8007fe8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fea:	42a3      	cmp	r3, r4
 8007fec:	bfbf      	itttt	lt
 8007fee:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007ff0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007ff2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007ff4:	1ae3      	sublt	r3, r4, r3
 8007ff6:	bfb4      	ite	lt
 8007ff8:	18d2      	addlt	r2, r2, r3
 8007ffa:	1b1c      	subge	r4, r3, r4
 8007ffc:	9b07      	ldr	r3, [sp, #28]
 8007ffe:	bfbc      	itt	lt
 8008000:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008002:	2400      	movlt	r4, #0
 8008004:	2b00      	cmp	r3, #0
 8008006:	bfb5      	itete	lt
 8008008:	eba8 0603 	sublt.w	r6, r8, r3
 800800c:	9b07      	ldrge	r3, [sp, #28]
 800800e:	2300      	movlt	r3, #0
 8008010:	4646      	movge	r6, r8
 8008012:	e730      	b.n	8007e76 <_dtoa_r+0x71e>
 8008014:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008016:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008018:	4646      	mov	r6, r8
 800801a:	e735      	b.n	8007e88 <_dtoa_r+0x730>
 800801c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800801e:	e75c      	b.n	8007eda <_dtoa_r+0x782>
 8008020:	2300      	movs	r3, #0
 8008022:	e788      	b.n	8007f36 <_dtoa_r+0x7de>
 8008024:	3fe00000 	.word	0x3fe00000
 8008028:	40240000 	.word	0x40240000
 800802c:	40140000 	.word	0x40140000
 8008030:	9b02      	ldr	r3, [sp, #8]
 8008032:	e780      	b.n	8007f36 <_dtoa_r+0x7de>
 8008034:	2300      	movs	r3, #0
 8008036:	930a      	str	r3, [sp, #40]	@ 0x28
 8008038:	e782      	b.n	8007f40 <_dtoa_r+0x7e8>
 800803a:	d099      	beq.n	8007f70 <_dtoa_r+0x818>
 800803c:	9a08      	ldr	r2, [sp, #32]
 800803e:	331c      	adds	r3, #28
 8008040:	441a      	add	r2, r3
 8008042:	4498      	add	r8, r3
 8008044:	441e      	add	r6, r3
 8008046:	9208      	str	r2, [sp, #32]
 8008048:	e792      	b.n	8007f70 <_dtoa_r+0x818>
 800804a:	4603      	mov	r3, r0
 800804c:	e7f6      	b.n	800803c <_dtoa_r+0x8e4>
 800804e:	9b07      	ldr	r3, [sp, #28]
 8008050:	9704      	str	r7, [sp, #16]
 8008052:	2b00      	cmp	r3, #0
 8008054:	dc20      	bgt.n	8008098 <_dtoa_r+0x940>
 8008056:	9300      	str	r3, [sp, #0]
 8008058:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800805a:	2b02      	cmp	r3, #2
 800805c:	dd1e      	ble.n	800809c <_dtoa_r+0x944>
 800805e:	9b00      	ldr	r3, [sp, #0]
 8008060:	2b00      	cmp	r3, #0
 8008062:	f47f aec0 	bne.w	8007de6 <_dtoa_r+0x68e>
 8008066:	4621      	mov	r1, r4
 8008068:	2205      	movs	r2, #5
 800806a:	4658      	mov	r0, fp
 800806c:	f000 fa9a 	bl	80085a4 <__multadd>
 8008070:	4601      	mov	r1, r0
 8008072:	4604      	mov	r4, r0
 8008074:	4648      	mov	r0, r9
 8008076:	f000 fcf7 	bl	8008a68 <__mcmp>
 800807a:	2800      	cmp	r0, #0
 800807c:	f77f aeb3 	ble.w	8007de6 <_dtoa_r+0x68e>
 8008080:	4656      	mov	r6, sl
 8008082:	2331      	movs	r3, #49	@ 0x31
 8008084:	f806 3b01 	strb.w	r3, [r6], #1
 8008088:	9b04      	ldr	r3, [sp, #16]
 800808a:	3301      	adds	r3, #1
 800808c:	9304      	str	r3, [sp, #16]
 800808e:	e6ae      	b.n	8007dee <_dtoa_r+0x696>
 8008090:	9c07      	ldr	r4, [sp, #28]
 8008092:	9704      	str	r7, [sp, #16]
 8008094:	4625      	mov	r5, r4
 8008096:	e7f3      	b.n	8008080 <_dtoa_r+0x928>
 8008098:	9b07      	ldr	r3, [sp, #28]
 800809a:	9300      	str	r3, [sp, #0]
 800809c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800809e:	2b00      	cmp	r3, #0
 80080a0:	f000 8104 	beq.w	80082ac <_dtoa_r+0xb54>
 80080a4:	2e00      	cmp	r6, #0
 80080a6:	dd05      	ble.n	80080b4 <_dtoa_r+0x95c>
 80080a8:	4629      	mov	r1, r5
 80080aa:	4632      	mov	r2, r6
 80080ac:	4658      	mov	r0, fp
 80080ae:	f000 fc6f 	bl	8008990 <__lshift>
 80080b2:	4605      	mov	r5, r0
 80080b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d05a      	beq.n	8008170 <_dtoa_r+0xa18>
 80080ba:	6869      	ldr	r1, [r5, #4]
 80080bc:	4658      	mov	r0, fp
 80080be:	f000 fa0f 	bl	80084e0 <_Balloc>
 80080c2:	4606      	mov	r6, r0
 80080c4:	b928      	cbnz	r0, 80080d2 <_dtoa_r+0x97a>
 80080c6:	4b84      	ldr	r3, [pc, #528]	@ (80082d8 <_dtoa_r+0xb80>)
 80080c8:	4602      	mov	r2, r0
 80080ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80080ce:	f7ff bb5a 	b.w	8007786 <_dtoa_r+0x2e>
 80080d2:	692a      	ldr	r2, [r5, #16]
 80080d4:	3202      	adds	r2, #2
 80080d6:	0092      	lsls	r2, r2, #2
 80080d8:	f105 010c 	add.w	r1, r5, #12
 80080dc:	300c      	adds	r0, #12
 80080de:	f002 f94b 	bl	800a378 <memcpy>
 80080e2:	2201      	movs	r2, #1
 80080e4:	4631      	mov	r1, r6
 80080e6:	4658      	mov	r0, fp
 80080e8:	f000 fc52 	bl	8008990 <__lshift>
 80080ec:	f10a 0301 	add.w	r3, sl, #1
 80080f0:	9307      	str	r3, [sp, #28]
 80080f2:	9b00      	ldr	r3, [sp, #0]
 80080f4:	4453      	add	r3, sl
 80080f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80080f8:	9b02      	ldr	r3, [sp, #8]
 80080fa:	f003 0301 	and.w	r3, r3, #1
 80080fe:	462f      	mov	r7, r5
 8008100:	930a      	str	r3, [sp, #40]	@ 0x28
 8008102:	4605      	mov	r5, r0
 8008104:	9b07      	ldr	r3, [sp, #28]
 8008106:	4621      	mov	r1, r4
 8008108:	3b01      	subs	r3, #1
 800810a:	4648      	mov	r0, r9
 800810c:	9300      	str	r3, [sp, #0]
 800810e:	f7ff fa9b 	bl	8007648 <quorem>
 8008112:	4639      	mov	r1, r7
 8008114:	9002      	str	r0, [sp, #8]
 8008116:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800811a:	4648      	mov	r0, r9
 800811c:	f000 fca4 	bl	8008a68 <__mcmp>
 8008120:	462a      	mov	r2, r5
 8008122:	9008      	str	r0, [sp, #32]
 8008124:	4621      	mov	r1, r4
 8008126:	4658      	mov	r0, fp
 8008128:	f000 fcba 	bl	8008aa0 <__mdiff>
 800812c:	68c2      	ldr	r2, [r0, #12]
 800812e:	4606      	mov	r6, r0
 8008130:	bb02      	cbnz	r2, 8008174 <_dtoa_r+0xa1c>
 8008132:	4601      	mov	r1, r0
 8008134:	4648      	mov	r0, r9
 8008136:	f000 fc97 	bl	8008a68 <__mcmp>
 800813a:	4602      	mov	r2, r0
 800813c:	4631      	mov	r1, r6
 800813e:	4658      	mov	r0, fp
 8008140:	920e      	str	r2, [sp, #56]	@ 0x38
 8008142:	f000 fa0d 	bl	8008560 <_Bfree>
 8008146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008148:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800814a:	9e07      	ldr	r6, [sp, #28]
 800814c:	ea43 0102 	orr.w	r1, r3, r2
 8008150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008152:	4319      	orrs	r1, r3
 8008154:	d110      	bne.n	8008178 <_dtoa_r+0xa20>
 8008156:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800815a:	d029      	beq.n	80081b0 <_dtoa_r+0xa58>
 800815c:	9b08      	ldr	r3, [sp, #32]
 800815e:	2b00      	cmp	r3, #0
 8008160:	dd02      	ble.n	8008168 <_dtoa_r+0xa10>
 8008162:	9b02      	ldr	r3, [sp, #8]
 8008164:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008168:	9b00      	ldr	r3, [sp, #0]
 800816a:	f883 8000 	strb.w	r8, [r3]
 800816e:	e63f      	b.n	8007df0 <_dtoa_r+0x698>
 8008170:	4628      	mov	r0, r5
 8008172:	e7bb      	b.n	80080ec <_dtoa_r+0x994>
 8008174:	2201      	movs	r2, #1
 8008176:	e7e1      	b.n	800813c <_dtoa_r+0x9e4>
 8008178:	9b08      	ldr	r3, [sp, #32]
 800817a:	2b00      	cmp	r3, #0
 800817c:	db04      	blt.n	8008188 <_dtoa_r+0xa30>
 800817e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008180:	430b      	orrs	r3, r1
 8008182:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008184:	430b      	orrs	r3, r1
 8008186:	d120      	bne.n	80081ca <_dtoa_r+0xa72>
 8008188:	2a00      	cmp	r2, #0
 800818a:	dded      	ble.n	8008168 <_dtoa_r+0xa10>
 800818c:	4649      	mov	r1, r9
 800818e:	2201      	movs	r2, #1
 8008190:	4658      	mov	r0, fp
 8008192:	f000 fbfd 	bl	8008990 <__lshift>
 8008196:	4621      	mov	r1, r4
 8008198:	4681      	mov	r9, r0
 800819a:	f000 fc65 	bl	8008a68 <__mcmp>
 800819e:	2800      	cmp	r0, #0
 80081a0:	dc03      	bgt.n	80081aa <_dtoa_r+0xa52>
 80081a2:	d1e1      	bne.n	8008168 <_dtoa_r+0xa10>
 80081a4:	f018 0f01 	tst.w	r8, #1
 80081a8:	d0de      	beq.n	8008168 <_dtoa_r+0xa10>
 80081aa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80081ae:	d1d8      	bne.n	8008162 <_dtoa_r+0xa0a>
 80081b0:	9a00      	ldr	r2, [sp, #0]
 80081b2:	2339      	movs	r3, #57	@ 0x39
 80081b4:	7013      	strb	r3, [r2, #0]
 80081b6:	4633      	mov	r3, r6
 80081b8:	461e      	mov	r6, r3
 80081ba:	3b01      	subs	r3, #1
 80081bc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80081c0:	2a39      	cmp	r2, #57	@ 0x39
 80081c2:	d052      	beq.n	800826a <_dtoa_r+0xb12>
 80081c4:	3201      	adds	r2, #1
 80081c6:	701a      	strb	r2, [r3, #0]
 80081c8:	e612      	b.n	8007df0 <_dtoa_r+0x698>
 80081ca:	2a00      	cmp	r2, #0
 80081cc:	dd07      	ble.n	80081de <_dtoa_r+0xa86>
 80081ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80081d2:	d0ed      	beq.n	80081b0 <_dtoa_r+0xa58>
 80081d4:	9a00      	ldr	r2, [sp, #0]
 80081d6:	f108 0301 	add.w	r3, r8, #1
 80081da:	7013      	strb	r3, [r2, #0]
 80081dc:	e608      	b.n	8007df0 <_dtoa_r+0x698>
 80081de:	9b07      	ldr	r3, [sp, #28]
 80081e0:	9a07      	ldr	r2, [sp, #28]
 80081e2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80081e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d028      	beq.n	800823e <_dtoa_r+0xae6>
 80081ec:	4649      	mov	r1, r9
 80081ee:	2300      	movs	r3, #0
 80081f0:	220a      	movs	r2, #10
 80081f2:	4658      	mov	r0, fp
 80081f4:	f000 f9d6 	bl	80085a4 <__multadd>
 80081f8:	42af      	cmp	r7, r5
 80081fa:	4681      	mov	r9, r0
 80081fc:	f04f 0300 	mov.w	r3, #0
 8008200:	f04f 020a 	mov.w	r2, #10
 8008204:	4639      	mov	r1, r7
 8008206:	4658      	mov	r0, fp
 8008208:	d107      	bne.n	800821a <_dtoa_r+0xac2>
 800820a:	f000 f9cb 	bl	80085a4 <__multadd>
 800820e:	4607      	mov	r7, r0
 8008210:	4605      	mov	r5, r0
 8008212:	9b07      	ldr	r3, [sp, #28]
 8008214:	3301      	adds	r3, #1
 8008216:	9307      	str	r3, [sp, #28]
 8008218:	e774      	b.n	8008104 <_dtoa_r+0x9ac>
 800821a:	f000 f9c3 	bl	80085a4 <__multadd>
 800821e:	4629      	mov	r1, r5
 8008220:	4607      	mov	r7, r0
 8008222:	2300      	movs	r3, #0
 8008224:	220a      	movs	r2, #10
 8008226:	4658      	mov	r0, fp
 8008228:	f000 f9bc 	bl	80085a4 <__multadd>
 800822c:	4605      	mov	r5, r0
 800822e:	e7f0      	b.n	8008212 <_dtoa_r+0xaba>
 8008230:	9b00      	ldr	r3, [sp, #0]
 8008232:	2b00      	cmp	r3, #0
 8008234:	bfcc      	ite	gt
 8008236:	461e      	movgt	r6, r3
 8008238:	2601      	movle	r6, #1
 800823a:	4456      	add	r6, sl
 800823c:	2700      	movs	r7, #0
 800823e:	4649      	mov	r1, r9
 8008240:	2201      	movs	r2, #1
 8008242:	4658      	mov	r0, fp
 8008244:	f000 fba4 	bl	8008990 <__lshift>
 8008248:	4621      	mov	r1, r4
 800824a:	4681      	mov	r9, r0
 800824c:	f000 fc0c 	bl	8008a68 <__mcmp>
 8008250:	2800      	cmp	r0, #0
 8008252:	dcb0      	bgt.n	80081b6 <_dtoa_r+0xa5e>
 8008254:	d102      	bne.n	800825c <_dtoa_r+0xb04>
 8008256:	f018 0f01 	tst.w	r8, #1
 800825a:	d1ac      	bne.n	80081b6 <_dtoa_r+0xa5e>
 800825c:	4633      	mov	r3, r6
 800825e:	461e      	mov	r6, r3
 8008260:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008264:	2a30      	cmp	r2, #48	@ 0x30
 8008266:	d0fa      	beq.n	800825e <_dtoa_r+0xb06>
 8008268:	e5c2      	b.n	8007df0 <_dtoa_r+0x698>
 800826a:	459a      	cmp	sl, r3
 800826c:	d1a4      	bne.n	80081b8 <_dtoa_r+0xa60>
 800826e:	9b04      	ldr	r3, [sp, #16]
 8008270:	3301      	adds	r3, #1
 8008272:	9304      	str	r3, [sp, #16]
 8008274:	2331      	movs	r3, #49	@ 0x31
 8008276:	f88a 3000 	strb.w	r3, [sl]
 800827a:	e5b9      	b.n	8007df0 <_dtoa_r+0x698>
 800827c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800827e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80082dc <_dtoa_r+0xb84>
 8008282:	b11b      	cbz	r3, 800828c <_dtoa_r+0xb34>
 8008284:	f10a 0308 	add.w	r3, sl, #8
 8008288:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800828a:	6013      	str	r3, [r2, #0]
 800828c:	4650      	mov	r0, sl
 800828e:	b019      	add	sp, #100	@ 0x64
 8008290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008296:	2b01      	cmp	r3, #1
 8008298:	f77f ae37 	ble.w	8007f0a <_dtoa_r+0x7b2>
 800829c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800829e:	930a      	str	r3, [sp, #40]	@ 0x28
 80082a0:	2001      	movs	r0, #1
 80082a2:	e655      	b.n	8007f50 <_dtoa_r+0x7f8>
 80082a4:	9b00      	ldr	r3, [sp, #0]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	f77f aed6 	ble.w	8008058 <_dtoa_r+0x900>
 80082ac:	4656      	mov	r6, sl
 80082ae:	4621      	mov	r1, r4
 80082b0:	4648      	mov	r0, r9
 80082b2:	f7ff f9c9 	bl	8007648 <quorem>
 80082b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80082ba:	f806 8b01 	strb.w	r8, [r6], #1
 80082be:	9b00      	ldr	r3, [sp, #0]
 80082c0:	eba6 020a 	sub.w	r2, r6, sl
 80082c4:	4293      	cmp	r3, r2
 80082c6:	ddb3      	ble.n	8008230 <_dtoa_r+0xad8>
 80082c8:	4649      	mov	r1, r9
 80082ca:	2300      	movs	r3, #0
 80082cc:	220a      	movs	r2, #10
 80082ce:	4658      	mov	r0, fp
 80082d0:	f000 f968 	bl	80085a4 <__multadd>
 80082d4:	4681      	mov	r9, r0
 80082d6:	e7ea      	b.n	80082ae <_dtoa_r+0xb56>
 80082d8:	0800d105 	.word	0x0800d105
 80082dc:	0800d089 	.word	0x0800d089

080082e0 <_free_r>:
 80082e0:	b538      	push	{r3, r4, r5, lr}
 80082e2:	4605      	mov	r5, r0
 80082e4:	2900      	cmp	r1, #0
 80082e6:	d041      	beq.n	800836c <_free_r+0x8c>
 80082e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082ec:	1f0c      	subs	r4, r1, #4
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	bfb8      	it	lt
 80082f2:	18e4      	addlt	r4, r4, r3
 80082f4:	f000 f8e8 	bl	80084c8 <__malloc_lock>
 80082f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008370 <_free_r+0x90>)
 80082fa:	6813      	ldr	r3, [r2, #0]
 80082fc:	b933      	cbnz	r3, 800830c <_free_r+0x2c>
 80082fe:	6063      	str	r3, [r4, #4]
 8008300:	6014      	str	r4, [r2, #0]
 8008302:	4628      	mov	r0, r5
 8008304:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008308:	f000 b8e4 	b.w	80084d4 <__malloc_unlock>
 800830c:	42a3      	cmp	r3, r4
 800830e:	d908      	bls.n	8008322 <_free_r+0x42>
 8008310:	6820      	ldr	r0, [r4, #0]
 8008312:	1821      	adds	r1, r4, r0
 8008314:	428b      	cmp	r3, r1
 8008316:	bf01      	itttt	eq
 8008318:	6819      	ldreq	r1, [r3, #0]
 800831a:	685b      	ldreq	r3, [r3, #4]
 800831c:	1809      	addeq	r1, r1, r0
 800831e:	6021      	streq	r1, [r4, #0]
 8008320:	e7ed      	b.n	80082fe <_free_r+0x1e>
 8008322:	461a      	mov	r2, r3
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	b10b      	cbz	r3, 800832c <_free_r+0x4c>
 8008328:	42a3      	cmp	r3, r4
 800832a:	d9fa      	bls.n	8008322 <_free_r+0x42>
 800832c:	6811      	ldr	r1, [r2, #0]
 800832e:	1850      	adds	r0, r2, r1
 8008330:	42a0      	cmp	r0, r4
 8008332:	d10b      	bne.n	800834c <_free_r+0x6c>
 8008334:	6820      	ldr	r0, [r4, #0]
 8008336:	4401      	add	r1, r0
 8008338:	1850      	adds	r0, r2, r1
 800833a:	4283      	cmp	r3, r0
 800833c:	6011      	str	r1, [r2, #0]
 800833e:	d1e0      	bne.n	8008302 <_free_r+0x22>
 8008340:	6818      	ldr	r0, [r3, #0]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	6053      	str	r3, [r2, #4]
 8008346:	4408      	add	r0, r1
 8008348:	6010      	str	r0, [r2, #0]
 800834a:	e7da      	b.n	8008302 <_free_r+0x22>
 800834c:	d902      	bls.n	8008354 <_free_r+0x74>
 800834e:	230c      	movs	r3, #12
 8008350:	602b      	str	r3, [r5, #0]
 8008352:	e7d6      	b.n	8008302 <_free_r+0x22>
 8008354:	6820      	ldr	r0, [r4, #0]
 8008356:	1821      	adds	r1, r4, r0
 8008358:	428b      	cmp	r3, r1
 800835a:	bf04      	itt	eq
 800835c:	6819      	ldreq	r1, [r3, #0]
 800835e:	685b      	ldreq	r3, [r3, #4]
 8008360:	6063      	str	r3, [r4, #4]
 8008362:	bf04      	itt	eq
 8008364:	1809      	addeq	r1, r1, r0
 8008366:	6021      	streq	r1, [r4, #0]
 8008368:	6054      	str	r4, [r2, #4]
 800836a:	e7ca      	b.n	8008302 <_free_r+0x22>
 800836c:	bd38      	pop	{r3, r4, r5, pc}
 800836e:	bf00      	nop
 8008370:	2000062c 	.word	0x2000062c

08008374 <malloc>:
 8008374:	4b02      	ldr	r3, [pc, #8]	@ (8008380 <malloc+0xc>)
 8008376:	4601      	mov	r1, r0
 8008378:	6818      	ldr	r0, [r3, #0]
 800837a:	f000 b825 	b.w	80083c8 <_malloc_r>
 800837e:	bf00      	nop
 8008380:	20000034 	.word	0x20000034

08008384 <sbrk_aligned>:
 8008384:	b570      	push	{r4, r5, r6, lr}
 8008386:	4e0f      	ldr	r6, [pc, #60]	@ (80083c4 <sbrk_aligned+0x40>)
 8008388:	460c      	mov	r4, r1
 800838a:	6831      	ldr	r1, [r6, #0]
 800838c:	4605      	mov	r5, r0
 800838e:	b911      	cbnz	r1, 8008396 <sbrk_aligned+0x12>
 8008390:	f001 ffe2 	bl	800a358 <_sbrk_r>
 8008394:	6030      	str	r0, [r6, #0]
 8008396:	4621      	mov	r1, r4
 8008398:	4628      	mov	r0, r5
 800839a:	f001 ffdd 	bl	800a358 <_sbrk_r>
 800839e:	1c43      	adds	r3, r0, #1
 80083a0:	d103      	bne.n	80083aa <sbrk_aligned+0x26>
 80083a2:	f04f 34ff 	mov.w	r4, #4294967295
 80083a6:	4620      	mov	r0, r4
 80083a8:	bd70      	pop	{r4, r5, r6, pc}
 80083aa:	1cc4      	adds	r4, r0, #3
 80083ac:	f024 0403 	bic.w	r4, r4, #3
 80083b0:	42a0      	cmp	r0, r4
 80083b2:	d0f8      	beq.n	80083a6 <sbrk_aligned+0x22>
 80083b4:	1a21      	subs	r1, r4, r0
 80083b6:	4628      	mov	r0, r5
 80083b8:	f001 ffce 	bl	800a358 <_sbrk_r>
 80083bc:	3001      	adds	r0, #1
 80083be:	d1f2      	bne.n	80083a6 <sbrk_aligned+0x22>
 80083c0:	e7ef      	b.n	80083a2 <sbrk_aligned+0x1e>
 80083c2:	bf00      	nop
 80083c4:	20000628 	.word	0x20000628

080083c8 <_malloc_r>:
 80083c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083cc:	1ccd      	adds	r5, r1, #3
 80083ce:	f025 0503 	bic.w	r5, r5, #3
 80083d2:	3508      	adds	r5, #8
 80083d4:	2d0c      	cmp	r5, #12
 80083d6:	bf38      	it	cc
 80083d8:	250c      	movcc	r5, #12
 80083da:	2d00      	cmp	r5, #0
 80083dc:	4606      	mov	r6, r0
 80083de:	db01      	blt.n	80083e4 <_malloc_r+0x1c>
 80083e0:	42a9      	cmp	r1, r5
 80083e2:	d904      	bls.n	80083ee <_malloc_r+0x26>
 80083e4:	230c      	movs	r3, #12
 80083e6:	6033      	str	r3, [r6, #0]
 80083e8:	2000      	movs	r0, #0
 80083ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80084c4 <_malloc_r+0xfc>
 80083f2:	f000 f869 	bl	80084c8 <__malloc_lock>
 80083f6:	f8d8 3000 	ldr.w	r3, [r8]
 80083fa:	461c      	mov	r4, r3
 80083fc:	bb44      	cbnz	r4, 8008450 <_malloc_r+0x88>
 80083fe:	4629      	mov	r1, r5
 8008400:	4630      	mov	r0, r6
 8008402:	f7ff ffbf 	bl	8008384 <sbrk_aligned>
 8008406:	1c43      	adds	r3, r0, #1
 8008408:	4604      	mov	r4, r0
 800840a:	d158      	bne.n	80084be <_malloc_r+0xf6>
 800840c:	f8d8 4000 	ldr.w	r4, [r8]
 8008410:	4627      	mov	r7, r4
 8008412:	2f00      	cmp	r7, #0
 8008414:	d143      	bne.n	800849e <_malloc_r+0xd6>
 8008416:	2c00      	cmp	r4, #0
 8008418:	d04b      	beq.n	80084b2 <_malloc_r+0xea>
 800841a:	6823      	ldr	r3, [r4, #0]
 800841c:	4639      	mov	r1, r7
 800841e:	4630      	mov	r0, r6
 8008420:	eb04 0903 	add.w	r9, r4, r3
 8008424:	f001 ff98 	bl	800a358 <_sbrk_r>
 8008428:	4581      	cmp	r9, r0
 800842a:	d142      	bne.n	80084b2 <_malloc_r+0xea>
 800842c:	6821      	ldr	r1, [r4, #0]
 800842e:	1a6d      	subs	r5, r5, r1
 8008430:	4629      	mov	r1, r5
 8008432:	4630      	mov	r0, r6
 8008434:	f7ff ffa6 	bl	8008384 <sbrk_aligned>
 8008438:	3001      	adds	r0, #1
 800843a:	d03a      	beq.n	80084b2 <_malloc_r+0xea>
 800843c:	6823      	ldr	r3, [r4, #0]
 800843e:	442b      	add	r3, r5
 8008440:	6023      	str	r3, [r4, #0]
 8008442:	f8d8 3000 	ldr.w	r3, [r8]
 8008446:	685a      	ldr	r2, [r3, #4]
 8008448:	bb62      	cbnz	r2, 80084a4 <_malloc_r+0xdc>
 800844a:	f8c8 7000 	str.w	r7, [r8]
 800844e:	e00f      	b.n	8008470 <_malloc_r+0xa8>
 8008450:	6822      	ldr	r2, [r4, #0]
 8008452:	1b52      	subs	r2, r2, r5
 8008454:	d420      	bmi.n	8008498 <_malloc_r+0xd0>
 8008456:	2a0b      	cmp	r2, #11
 8008458:	d917      	bls.n	800848a <_malloc_r+0xc2>
 800845a:	1961      	adds	r1, r4, r5
 800845c:	42a3      	cmp	r3, r4
 800845e:	6025      	str	r5, [r4, #0]
 8008460:	bf18      	it	ne
 8008462:	6059      	strne	r1, [r3, #4]
 8008464:	6863      	ldr	r3, [r4, #4]
 8008466:	bf08      	it	eq
 8008468:	f8c8 1000 	streq.w	r1, [r8]
 800846c:	5162      	str	r2, [r4, r5]
 800846e:	604b      	str	r3, [r1, #4]
 8008470:	4630      	mov	r0, r6
 8008472:	f000 f82f 	bl	80084d4 <__malloc_unlock>
 8008476:	f104 000b 	add.w	r0, r4, #11
 800847a:	1d23      	adds	r3, r4, #4
 800847c:	f020 0007 	bic.w	r0, r0, #7
 8008480:	1ac2      	subs	r2, r0, r3
 8008482:	bf1c      	itt	ne
 8008484:	1a1b      	subne	r3, r3, r0
 8008486:	50a3      	strne	r3, [r4, r2]
 8008488:	e7af      	b.n	80083ea <_malloc_r+0x22>
 800848a:	6862      	ldr	r2, [r4, #4]
 800848c:	42a3      	cmp	r3, r4
 800848e:	bf0c      	ite	eq
 8008490:	f8c8 2000 	streq.w	r2, [r8]
 8008494:	605a      	strne	r2, [r3, #4]
 8008496:	e7eb      	b.n	8008470 <_malloc_r+0xa8>
 8008498:	4623      	mov	r3, r4
 800849a:	6864      	ldr	r4, [r4, #4]
 800849c:	e7ae      	b.n	80083fc <_malloc_r+0x34>
 800849e:	463c      	mov	r4, r7
 80084a0:	687f      	ldr	r7, [r7, #4]
 80084a2:	e7b6      	b.n	8008412 <_malloc_r+0x4a>
 80084a4:	461a      	mov	r2, r3
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	42a3      	cmp	r3, r4
 80084aa:	d1fb      	bne.n	80084a4 <_malloc_r+0xdc>
 80084ac:	2300      	movs	r3, #0
 80084ae:	6053      	str	r3, [r2, #4]
 80084b0:	e7de      	b.n	8008470 <_malloc_r+0xa8>
 80084b2:	230c      	movs	r3, #12
 80084b4:	6033      	str	r3, [r6, #0]
 80084b6:	4630      	mov	r0, r6
 80084b8:	f000 f80c 	bl	80084d4 <__malloc_unlock>
 80084bc:	e794      	b.n	80083e8 <_malloc_r+0x20>
 80084be:	6005      	str	r5, [r0, #0]
 80084c0:	e7d6      	b.n	8008470 <_malloc_r+0xa8>
 80084c2:	bf00      	nop
 80084c4:	2000062c 	.word	0x2000062c

080084c8 <__malloc_lock>:
 80084c8:	4801      	ldr	r0, [pc, #4]	@ (80084d0 <__malloc_lock+0x8>)
 80084ca:	f7ff b8b4 	b.w	8007636 <__retarget_lock_acquire_recursive>
 80084ce:	bf00      	nop
 80084d0:	20000624 	.word	0x20000624

080084d4 <__malloc_unlock>:
 80084d4:	4801      	ldr	r0, [pc, #4]	@ (80084dc <__malloc_unlock+0x8>)
 80084d6:	f7ff b8af 	b.w	8007638 <__retarget_lock_release_recursive>
 80084da:	bf00      	nop
 80084dc:	20000624 	.word	0x20000624

080084e0 <_Balloc>:
 80084e0:	b570      	push	{r4, r5, r6, lr}
 80084e2:	69c6      	ldr	r6, [r0, #28]
 80084e4:	4604      	mov	r4, r0
 80084e6:	460d      	mov	r5, r1
 80084e8:	b976      	cbnz	r6, 8008508 <_Balloc+0x28>
 80084ea:	2010      	movs	r0, #16
 80084ec:	f7ff ff42 	bl	8008374 <malloc>
 80084f0:	4602      	mov	r2, r0
 80084f2:	61e0      	str	r0, [r4, #28]
 80084f4:	b920      	cbnz	r0, 8008500 <_Balloc+0x20>
 80084f6:	4b18      	ldr	r3, [pc, #96]	@ (8008558 <_Balloc+0x78>)
 80084f8:	4818      	ldr	r0, [pc, #96]	@ (800855c <_Balloc+0x7c>)
 80084fa:	216b      	movs	r1, #107	@ 0x6b
 80084fc:	f001 ff54 	bl	800a3a8 <__assert_func>
 8008500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008504:	6006      	str	r6, [r0, #0]
 8008506:	60c6      	str	r6, [r0, #12]
 8008508:	69e6      	ldr	r6, [r4, #28]
 800850a:	68f3      	ldr	r3, [r6, #12]
 800850c:	b183      	cbz	r3, 8008530 <_Balloc+0x50>
 800850e:	69e3      	ldr	r3, [r4, #28]
 8008510:	68db      	ldr	r3, [r3, #12]
 8008512:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008516:	b9b8      	cbnz	r0, 8008548 <_Balloc+0x68>
 8008518:	2101      	movs	r1, #1
 800851a:	fa01 f605 	lsl.w	r6, r1, r5
 800851e:	1d72      	adds	r2, r6, #5
 8008520:	0092      	lsls	r2, r2, #2
 8008522:	4620      	mov	r0, r4
 8008524:	f001 ff5e 	bl	800a3e4 <_calloc_r>
 8008528:	b160      	cbz	r0, 8008544 <_Balloc+0x64>
 800852a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800852e:	e00e      	b.n	800854e <_Balloc+0x6e>
 8008530:	2221      	movs	r2, #33	@ 0x21
 8008532:	2104      	movs	r1, #4
 8008534:	4620      	mov	r0, r4
 8008536:	f001 ff55 	bl	800a3e4 <_calloc_r>
 800853a:	69e3      	ldr	r3, [r4, #28]
 800853c:	60f0      	str	r0, [r6, #12]
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d1e4      	bne.n	800850e <_Balloc+0x2e>
 8008544:	2000      	movs	r0, #0
 8008546:	bd70      	pop	{r4, r5, r6, pc}
 8008548:	6802      	ldr	r2, [r0, #0]
 800854a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800854e:	2300      	movs	r3, #0
 8008550:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008554:	e7f7      	b.n	8008546 <_Balloc+0x66>
 8008556:	bf00      	nop
 8008558:	0800d096 	.word	0x0800d096
 800855c:	0800d116 	.word	0x0800d116

08008560 <_Bfree>:
 8008560:	b570      	push	{r4, r5, r6, lr}
 8008562:	69c6      	ldr	r6, [r0, #28]
 8008564:	4605      	mov	r5, r0
 8008566:	460c      	mov	r4, r1
 8008568:	b976      	cbnz	r6, 8008588 <_Bfree+0x28>
 800856a:	2010      	movs	r0, #16
 800856c:	f7ff ff02 	bl	8008374 <malloc>
 8008570:	4602      	mov	r2, r0
 8008572:	61e8      	str	r0, [r5, #28]
 8008574:	b920      	cbnz	r0, 8008580 <_Bfree+0x20>
 8008576:	4b09      	ldr	r3, [pc, #36]	@ (800859c <_Bfree+0x3c>)
 8008578:	4809      	ldr	r0, [pc, #36]	@ (80085a0 <_Bfree+0x40>)
 800857a:	218f      	movs	r1, #143	@ 0x8f
 800857c:	f001 ff14 	bl	800a3a8 <__assert_func>
 8008580:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008584:	6006      	str	r6, [r0, #0]
 8008586:	60c6      	str	r6, [r0, #12]
 8008588:	b13c      	cbz	r4, 800859a <_Bfree+0x3a>
 800858a:	69eb      	ldr	r3, [r5, #28]
 800858c:	6862      	ldr	r2, [r4, #4]
 800858e:	68db      	ldr	r3, [r3, #12]
 8008590:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008594:	6021      	str	r1, [r4, #0]
 8008596:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	0800d096 	.word	0x0800d096
 80085a0:	0800d116 	.word	0x0800d116

080085a4 <__multadd>:
 80085a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a8:	690d      	ldr	r5, [r1, #16]
 80085aa:	4607      	mov	r7, r0
 80085ac:	460c      	mov	r4, r1
 80085ae:	461e      	mov	r6, r3
 80085b0:	f101 0c14 	add.w	ip, r1, #20
 80085b4:	2000      	movs	r0, #0
 80085b6:	f8dc 3000 	ldr.w	r3, [ip]
 80085ba:	b299      	uxth	r1, r3
 80085bc:	fb02 6101 	mla	r1, r2, r1, r6
 80085c0:	0c1e      	lsrs	r6, r3, #16
 80085c2:	0c0b      	lsrs	r3, r1, #16
 80085c4:	fb02 3306 	mla	r3, r2, r6, r3
 80085c8:	b289      	uxth	r1, r1
 80085ca:	3001      	adds	r0, #1
 80085cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80085d0:	4285      	cmp	r5, r0
 80085d2:	f84c 1b04 	str.w	r1, [ip], #4
 80085d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80085da:	dcec      	bgt.n	80085b6 <__multadd+0x12>
 80085dc:	b30e      	cbz	r6, 8008622 <__multadd+0x7e>
 80085de:	68a3      	ldr	r3, [r4, #8]
 80085e0:	42ab      	cmp	r3, r5
 80085e2:	dc19      	bgt.n	8008618 <__multadd+0x74>
 80085e4:	6861      	ldr	r1, [r4, #4]
 80085e6:	4638      	mov	r0, r7
 80085e8:	3101      	adds	r1, #1
 80085ea:	f7ff ff79 	bl	80084e0 <_Balloc>
 80085ee:	4680      	mov	r8, r0
 80085f0:	b928      	cbnz	r0, 80085fe <__multadd+0x5a>
 80085f2:	4602      	mov	r2, r0
 80085f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008628 <__multadd+0x84>)
 80085f6:	480d      	ldr	r0, [pc, #52]	@ (800862c <__multadd+0x88>)
 80085f8:	21ba      	movs	r1, #186	@ 0xba
 80085fa:	f001 fed5 	bl	800a3a8 <__assert_func>
 80085fe:	6922      	ldr	r2, [r4, #16]
 8008600:	3202      	adds	r2, #2
 8008602:	f104 010c 	add.w	r1, r4, #12
 8008606:	0092      	lsls	r2, r2, #2
 8008608:	300c      	adds	r0, #12
 800860a:	f001 feb5 	bl	800a378 <memcpy>
 800860e:	4621      	mov	r1, r4
 8008610:	4638      	mov	r0, r7
 8008612:	f7ff ffa5 	bl	8008560 <_Bfree>
 8008616:	4644      	mov	r4, r8
 8008618:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800861c:	3501      	adds	r5, #1
 800861e:	615e      	str	r6, [r3, #20]
 8008620:	6125      	str	r5, [r4, #16]
 8008622:	4620      	mov	r0, r4
 8008624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008628:	0800d105 	.word	0x0800d105
 800862c:	0800d116 	.word	0x0800d116

08008630 <__s2b>:
 8008630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008634:	460c      	mov	r4, r1
 8008636:	4615      	mov	r5, r2
 8008638:	461f      	mov	r7, r3
 800863a:	2209      	movs	r2, #9
 800863c:	3308      	adds	r3, #8
 800863e:	4606      	mov	r6, r0
 8008640:	fb93 f3f2 	sdiv	r3, r3, r2
 8008644:	2100      	movs	r1, #0
 8008646:	2201      	movs	r2, #1
 8008648:	429a      	cmp	r2, r3
 800864a:	db09      	blt.n	8008660 <__s2b+0x30>
 800864c:	4630      	mov	r0, r6
 800864e:	f7ff ff47 	bl	80084e0 <_Balloc>
 8008652:	b940      	cbnz	r0, 8008666 <__s2b+0x36>
 8008654:	4602      	mov	r2, r0
 8008656:	4b19      	ldr	r3, [pc, #100]	@ (80086bc <__s2b+0x8c>)
 8008658:	4819      	ldr	r0, [pc, #100]	@ (80086c0 <__s2b+0x90>)
 800865a:	21d3      	movs	r1, #211	@ 0xd3
 800865c:	f001 fea4 	bl	800a3a8 <__assert_func>
 8008660:	0052      	lsls	r2, r2, #1
 8008662:	3101      	adds	r1, #1
 8008664:	e7f0      	b.n	8008648 <__s2b+0x18>
 8008666:	9b08      	ldr	r3, [sp, #32]
 8008668:	6143      	str	r3, [r0, #20]
 800866a:	2d09      	cmp	r5, #9
 800866c:	f04f 0301 	mov.w	r3, #1
 8008670:	6103      	str	r3, [r0, #16]
 8008672:	dd16      	ble.n	80086a2 <__s2b+0x72>
 8008674:	f104 0909 	add.w	r9, r4, #9
 8008678:	46c8      	mov	r8, r9
 800867a:	442c      	add	r4, r5
 800867c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008680:	4601      	mov	r1, r0
 8008682:	3b30      	subs	r3, #48	@ 0x30
 8008684:	220a      	movs	r2, #10
 8008686:	4630      	mov	r0, r6
 8008688:	f7ff ff8c 	bl	80085a4 <__multadd>
 800868c:	45a0      	cmp	r8, r4
 800868e:	d1f5      	bne.n	800867c <__s2b+0x4c>
 8008690:	f1a5 0408 	sub.w	r4, r5, #8
 8008694:	444c      	add	r4, r9
 8008696:	1b2d      	subs	r5, r5, r4
 8008698:	1963      	adds	r3, r4, r5
 800869a:	42bb      	cmp	r3, r7
 800869c:	db04      	blt.n	80086a8 <__s2b+0x78>
 800869e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086a2:	340a      	adds	r4, #10
 80086a4:	2509      	movs	r5, #9
 80086a6:	e7f6      	b.n	8008696 <__s2b+0x66>
 80086a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80086ac:	4601      	mov	r1, r0
 80086ae:	3b30      	subs	r3, #48	@ 0x30
 80086b0:	220a      	movs	r2, #10
 80086b2:	4630      	mov	r0, r6
 80086b4:	f7ff ff76 	bl	80085a4 <__multadd>
 80086b8:	e7ee      	b.n	8008698 <__s2b+0x68>
 80086ba:	bf00      	nop
 80086bc:	0800d105 	.word	0x0800d105
 80086c0:	0800d116 	.word	0x0800d116

080086c4 <__hi0bits>:
 80086c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80086c8:	4603      	mov	r3, r0
 80086ca:	bf36      	itet	cc
 80086cc:	0403      	lslcc	r3, r0, #16
 80086ce:	2000      	movcs	r0, #0
 80086d0:	2010      	movcc	r0, #16
 80086d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086d6:	bf3c      	itt	cc
 80086d8:	021b      	lslcc	r3, r3, #8
 80086da:	3008      	addcc	r0, #8
 80086dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086e0:	bf3c      	itt	cc
 80086e2:	011b      	lslcc	r3, r3, #4
 80086e4:	3004      	addcc	r0, #4
 80086e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086ea:	bf3c      	itt	cc
 80086ec:	009b      	lslcc	r3, r3, #2
 80086ee:	3002      	addcc	r0, #2
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	db05      	blt.n	8008700 <__hi0bits+0x3c>
 80086f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80086f8:	f100 0001 	add.w	r0, r0, #1
 80086fc:	bf08      	it	eq
 80086fe:	2020      	moveq	r0, #32
 8008700:	4770      	bx	lr

08008702 <__lo0bits>:
 8008702:	6803      	ldr	r3, [r0, #0]
 8008704:	4602      	mov	r2, r0
 8008706:	f013 0007 	ands.w	r0, r3, #7
 800870a:	d00b      	beq.n	8008724 <__lo0bits+0x22>
 800870c:	07d9      	lsls	r1, r3, #31
 800870e:	d421      	bmi.n	8008754 <__lo0bits+0x52>
 8008710:	0798      	lsls	r0, r3, #30
 8008712:	bf49      	itett	mi
 8008714:	085b      	lsrmi	r3, r3, #1
 8008716:	089b      	lsrpl	r3, r3, #2
 8008718:	2001      	movmi	r0, #1
 800871a:	6013      	strmi	r3, [r2, #0]
 800871c:	bf5c      	itt	pl
 800871e:	6013      	strpl	r3, [r2, #0]
 8008720:	2002      	movpl	r0, #2
 8008722:	4770      	bx	lr
 8008724:	b299      	uxth	r1, r3
 8008726:	b909      	cbnz	r1, 800872c <__lo0bits+0x2a>
 8008728:	0c1b      	lsrs	r3, r3, #16
 800872a:	2010      	movs	r0, #16
 800872c:	b2d9      	uxtb	r1, r3
 800872e:	b909      	cbnz	r1, 8008734 <__lo0bits+0x32>
 8008730:	3008      	adds	r0, #8
 8008732:	0a1b      	lsrs	r3, r3, #8
 8008734:	0719      	lsls	r1, r3, #28
 8008736:	bf04      	itt	eq
 8008738:	091b      	lsreq	r3, r3, #4
 800873a:	3004      	addeq	r0, #4
 800873c:	0799      	lsls	r1, r3, #30
 800873e:	bf04      	itt	eq
 8008740:	089b      	lsreq	r3, r3, #2
 8008742:	3002      	addeq	r0, #2
 8008744:	07d9      	lsls	r1, r3, #31
 8008746:	d403      	bmi.n	8008750 <__lo0bits+0x4e>
 8008748:	085b      	lsrs	r3, r3, #1
 800874a:	f100 0001 	add.w	r0, r0, #1
 800874e:	d003      	beq.n	8008758 <__lo0bits+0x56>
 8008750:	6013      	str	r3, [r2, #0]
 8008752:	4770      	bx	lr
 8008754:	2000      	movs	r0, #0
 8008756:	4770      	bx	lr
 8008758:	2020      	movs	r0, #32
 800875a:	4770      	bx	lr

0800875c <__i2b>:
 800875c:	b510      	push	{r4, lr}
 800875e:	460c      	mov	r4, r1
 8008760:	2101      	movs	r1, #1
 8008762:	f7ff febd 	bl	80084e0 <_Balloc>
 8008766:	4602      	mov	r2, r0
 8008768:	b928      	cbnz	r0, 8008776 <__i2b+0x1a>
 800876a:	4b05      	ldr	r3, [pc, #20]	@ (8008780 <__i2b+0x24>)
 800876c:	4805      	ldr	r0, [pc, #20]	@ (8008784 <__i2b+0x28>)
 800876e:	f240 1145 	movw	r1, #325	@ 0x145
 8008772:	f001 fe19 	bl	800a3a8 <__assert_func>
 8008776:	2301      	movs	r3, #1
 8008778:	6144      	str	r4, [r0, #20]
 800877a:	6103      	str	r3, [r0, #16]
 800877c:	bd10      	pop	{r4, pc}
 800877e:	bf00      	nop
 8008780:	0800d105 	.word	0x0800d105
 8008784:	0800d116 	.word	0x0800d116

08008788 <__multiply>:
 8008788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800878c:	4614      	mov	r4, r2
 800878e:	690a      	ldr	r2, [r1, #16]
 8008790:	6923      	ldr	r3, [r4, #16]
 8008792:	429a      	cmp	r2, r3
 8008794:	bfa8      	it	ge
 8008796:	4623      	movge	r3, r4
 8008798:	460f      	mov	r7, r1
 800879a:	bfa4      	itt	ge
 800879c:	460c      	movge	r4, r1
 800879e:	461f      	movge	r7, r3
 80087a0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80087a4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80087a8:	68a3      	ldr	r3, [r4, #8]
 80087aa:	6861      	ldr	r1, [r4, #4]
 80087ac:	eb0a 0609 	add.w	r6, sl, r9
 80087b0:	42b3      	cmp	r3, r6
 80087b2:	b085      	sub	sp, #20
 80087b4:	bfb8      	it	lt
 80087b6:	3101      	addlt	r1, #1
 80087b8:	f7ff fe92 	bl	80084e0 <_Balloc>
 80087bc:	b930      	cbnz	r0, 80087cc <__multiply+0x44>
 80087be:	4602      	mov	r2, r0
 80087c0:	4b44      	ldr	r3, [pc, #272]	@ (80088d4 <__multiply+0x14c>)
 80087c2:	4845      	ldr	r0, [pc, #276]	@ (80088d8 <__multiply+0x150>)
 80087c4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80087c8:	f001 fdee 	bl	800a3a8 <__assert_func>
 80087cc:	f100 0514 	add.w	r5, r0, #20
 80087d0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80087d4:	462b      	mov	r3, r5
 80087d6:	2200      	movs	r2, #0
 80087d8:	4543      	cmp	r3, r8
 80087da:	d321      	bcc.n	8008820 <__multiply+0x98>
 80087dc:	f107 0114 	add.w	r1, r7, #20
 80087e0:	f104 0214 	add.w	r2, r4, #20
 80087e4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80087e8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80087ec:	9302      	str	r3, [sp, #8]
 80087ee:	1b13      	subs	r3, r2, r4
 80087f0:	3b15      	subs	r3, #21
 80087f2:	f023 0303 	bic.w	r3, r3, #3
 80087f6:	3304      	adds	r3, #4
 80087f8:	f104 0715 	add.w	r7, r4, #21
 80087fc:	42ba      	cmp	r2, r7
 80087fe:	bf38      	it	cc
 8008800:	2304      	movcc	r3, #4
 8008802:	9301      	str	r3, [sp, #4]
 8008804:	9b02      	ldr	r3, [sp, #8]
 8008806:	9103      	str	r1, [sp, #12]
 8008808:	428b      	cmp	r3, r1
 800880a:	d80c      	bhi.n	8008826 <__multiply+0x9e>
 800880c:	2e00      	cmp	r6, #0
 800880e:	dd03      	ble.n	8008818 <__multiply+0x90>
 8008810:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008814:	2b00      	cmp	r3, #0
 8008816:	d05b      	beq.n	80088d0 <__multiply+0x148>
 8008818:	6106      	str	r6, [r0, #16]
 800881a:	b005      	add	sp, #20
 800881c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008820:	f843 2b04 	str.w	r2, [r3], #4
 8008824:	e7d8      	b.n	80087d8 <__multiply+0x50>
 8008826:	f8b1 a000 	ldrh.w	sl, [r1]
 800882a:	f1ba 0f00 	cmp.w	sl, #0
 800882e:	d024      	beq.n	800887a <__multiply+0xf2>
 8008830:	f104 0e14 	add.w	lr, r4, #20
 8008834:	46a9      	mov	r9, r5
 8008836:	f04f 0c00 	mov.w	ip, #0
 800883a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800883e:	f8d9 3000 	ldr.w	r3, [r9]
 8008842:	fa1f fb87 	uxth.w	fp, r7
 8008846:	b29b      	uxth	r3, r3
 8008848:	fb0a 330b 	mla	r3, sl, fp, r3
 800884c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008850:	f8d9 7000 	ldr.w	r7, [r9]
 8008854:	4463      	add	r3, ip
 8008856:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800885a:	fb0a c70b 	mla	r7, sl, fp, ip
 800885e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008862:	b29b      	uxth	r3, r3
 8008864:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008868:	4572      	cmp	r2, lr
 800886a:	f849 3b04 	str.w	r3, [r9], #4
 800886e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008872:	d8e2      	bhi.n	800883a <__multiply+0xb2>
 8008874:	9b01      	ldr	r3, [sp, #4]
 8008876:	f845 c003 	str.w	ip, [r5, r3]
 800887a:	9b03      	ldr	r3, [sp, #12]
 800887c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008880:	3104      	adds	r1, #4
 8008882:	f1b9 0f00 	cmp.w	r9, #0
 8008886:	d021      	beq.n	80088cc <__multiply+0x144>
 8008888:	682b      	ldr	r3, [r5, #0]
 800888a:	f104 0c14 	add.w	ip, r4, #20
 800888e:	46ae      	mov	lr, r5
 8008890:	f04f 0a00 	mov.w	sl, #0
 8008894:	f8bc b000 	ldrh.w	fp, [ip]
 8008898:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800889c:	fb09 770b 	mla	r7, r9, fp, r7
 80088a0:	4457      	add	r7, sl
 80088a2:	b29b      	uxth	r3, r3
 80088a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80088a8:	f84e 3b04 	str.w	r3, [lr], #4
 80088ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 80088b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088b4:	f8be 3000 	ldrh.w	r3, [lr]
 80088b8:	fb09 330a 	mla	r3, r9, sl, r3
 80088bc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80088c0:	4562      	cmp	r2, ip
 80088c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80088c6:	d8e5      	bhi.n	8008894 <__multiply+0x10c>
 80088c8:	9f01      	ldr	r7, [sp, #4]
 80088ca:	51eb      	str	r3, [r5, r7]
 80088cc:	3504      	adds	r5, #4
 80088ce:	e799      	b.n	8008804 <__multiply+0x7c>
 80088d0:	3e01      	subs	r6, #1
 80088d2:	e79b      	b.n	800880c <__multiply+0x84>
 80088d4:	0800d105 	.word	0x0800d105
 80088d8:	0800d116 	.word	0x0800d116

080088dc <__pow5mult>:
 80088dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088e0:	4615      	mov	r5, r2
 80088e2:	f012 0203 	ands.w	r2, r2, #3
 80088e6:	4607      	mov	r7, r0
 80088e8:	460e      	mov	r6, r1
 80088ea:	d007      	beq.n	80088fc <__pow5mult+0x20>
 80088ec:	4c25      	ldr	r4, [pc, #148]	@ (8008984 <__pow5mult+0xa8>)
 80088ee:	3a01      	subs	r2, #1
 80088f0:	2300      	movs	r3, #0
 80088f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80088f6:	f7ff fe55 	bl	80085a4 <__multadd>
 80088fa:	4606      	mov	r6, r0
 80088fc:	10ad      	asrs	r5, r5, #2
 80088fe:	d03d      	beq.n	800897c <__pow5mult+0xa0>
 8008900:	69fc      	ldr	r4, [r7, #28]
 8008902:	b97c      	cbnz	r4, 8008924 <__pow5mult+0x48>
 8008904:	2010      	movs	r0, #16
 8008906:	f7ff fd35 	bl	8008374 <malloc>
 800890a:	4602      	mov	r2, r0
 800890c:	61f8      	str	r0, [r7, #28]
 800890e:	b928      	cbnz	r0, 800891c <__pow5mult+0x40>
 8008910:	4b1d      	ldr	r3, [pc, #116]	@ (8008988 <__pow5mult+0xac>)
 8008912:	481e      	ldr	r0, [pc, #120]	@ (800898c <__pow5mult+0xb0>)
 8008914:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008918:	f001 fd46 	bl	800a3a8 <__assert_func>
 800891c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008920:	6004      	str	r4, [r0, #0]
 8008922:	60c4      	str	r4, [r0, #12]
 8008924:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008928:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800892c:	b94c      	cbnz	r4, 8008942 <__pow5mult+0x66>
 800892e:	f240 2171 	movw	r1, #625	@ 0x271
 8008932:	4638      	mov	r0, r7
 8008934:	f7ff ff12 	bl	800875c <__i2b>
 8008938:	2300      	movs	r3, #0
 800893a:	f8c8 0008 	str.w	r0, [r8, #8]
 800893e:	4604      	mov	r4, r0
 8008940:	6003      	str	r3, [r0, #0]
 8008942:	f04f 0900 	mov.w	r9, #0
 8008946:	07eb      	lsls	r3, r5, #31
 8008948:	d50a      	bpl.n	8008960 <__pow5mult+0x84>
 800894a:	4631      	mov	r1, r6
 800894c:	4622      	mov	r2, r4
 800894e:	4638      	mov	r0, r7
 8008950:	f7ff ff1a 	bl	8008788 <__multiply>
 8008954:	4631      	mov	r1, r6
 8008956:	4680      	mov	r8, r0
 8008958:	4638      	mov	r0, r7
 800895a:	f7ff fe01 	bl	8008560 <_Bfree>
 800895e:	4646      	mov	r6, r8
 8008960:	106d      	asrs	r5, r5, #1
 8008962:	d00b      	beq.n	800897c <__pow5mult+0xa0>
 8008964:	6820      	ldr	r0, [r4, #0]
 8008966:	b938      	cbnz	r0, 8008978 <__pow5mult+0x9c>
 8008968:	4622      	mov	r2, r4
 800896a:	4621      	mov	r1, r4
 800896c:	4638      	mov	r0, r7
 800896e:	f7ff ff0b 	bl	8008788 <__multiply>
 8008972:	6020      	str	r0, [r4, #0]
 8008974:	f8c0 9000 	str.w	r9, [r0]
 8008978:	4604      	mov	r4, r0
 800897a:	e7e4      	b.n	8008946 <__pow5mult+0x6a>
 800897c:	4630      	mov	r0, r6
 800897e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008982:	bf00      	nop
 8008984:	0800d170 	.word	0x0800d170
 8008988:	0800d096 	.word	0x0800d096
 800898c:	0800d116 	.word	0x0800d116

08008990 <__lshift>:
 8008990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008994:	460c      	mov	r4, r1
 8008996:	6849      	ldr	r1, [r1, #4]
 8008998:	6923      	ldr	r3, [r4, #16]
 800899a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800899e:	68a3      	ldr	r3, [r4, #8]
 80089a0:	4607      	mov	r7, r0
 80089a2:	4691      	mov	r9, r2
 80089a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80089a8:	f108 0601 	add.w	r6, r8, #1
 80089ac:	42b3      	cmp	r3, r6
 80089ae:	db0b      	blt.n	80089c8 <__lshift+0x38>
 80089b0:	4638      	mov	r0, r7
 80089b2:	f7ff fd95 	bl	80084e0 <_Balloc>
 80089b6:	4605      	mov	r5, r0
 80089b8:	b948      	cbnz	r0, 80089ce <__lshift+0x3e>
 80089ba:	4602      	mov	r2, r0
 80089bc:	4b28      	ldr	r3, [pc, #160]	@ (8008a60 <__lshift+0xd0>)
 80089be:	4829      	ldr	r0, [pc, #164]	@ (8008a64 <__lshift+0xd4>)
 80089c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80089c4:	f001 fcf0 	bl	800a3a8 <__assert_func>
 80089c8:	3101      	adds	r1, #1
 80089ca:	005b      	lsls	r3, r3, #1
 80089cc:	e7ee      	b.n	80089ac <__lshift+0x1c>
 80089ce:	2300      	movs	r3, #0
 80089d0:	f100 0114 	add.w	r1, r0, #20
 80089d4:	f100 0210 	add.w	r2, r0, #16
 80089d8:	4618      	mov	r0, r3
 80089da:	4553      	cmp	r3, sl
 80089dc:	db33      	blt.n	8008a46 <__lshift+0xb6>
 80089de:	6920      	ldr	r0, [r4, #16]
 80089e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80089e4:	f104 0314 	add.w	r3, r4, #20
 80089e8:	f019 091f 	ands.w	r9, r9, #31
 80089ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80089f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80089f4:	d02b      	beq.n	8008a4e <__lshift+0xbe>
 80089f6:	f1c9 0e20 	rsb	lr, r9, #32
 80089fa:	468a      	mov	sl, r1
 80089fc:	2200      	movs	r2, #0
 80089fe:	6818      	ldr	r0, [r3, #0]
 8008a00:	fa00 f009 	lsl.w	r0, r0, r9
 8008a04:	4310      	orrs	r0, r2
 8008a06:	f84a 0b04 	str.w	r0, [sl], #4
 8008a0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a0e:	459c      	cmp	ip, r3
 8008a10:	fa22 f20e 	lsr.w	r2, r2, lr
 8008a14:	d8f3      	bhi.n	80089fe <__lshift+0x6e>
 8008a16:	ebac 0304 	sub.w	r3, ip, r4
 8008a1a:	3b15      	subs	r3, #21
 8008a1c:	f023 0303 	bic.w	r3, r3, #3
 8008a20:	3304      	adds	r3, #4
 8008a22:	f104 0015 	add.w	r0, r4, #21
 8008a26:	4584      	cmp	ip, r0
 8008a28:	bf38      	it	cc
 8008a2a:	2304      	movcc	r3, #4
 8008a2c:	50ca      	str	r2, [r1, r3]
 8008a2e:	b10a      	cbz	r2, 8008a34 <__lshift+0xa4>
 8008a30:	f108 0602 	add.w	r6, r8, #2
 8008a34:	3e01      	subs	r6, #1
 8008a36:	4638      	mov	r0, r7
 8008a38:	612e      	str	r6, [r5, #16]
 8008a3a:	4621      	mov	r1, r4
 8008a3c:	f7ff fd90 	bl	8008560 <_Bfree>
 8008a40:	4628      	mov	r0, r5
 8008a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a46:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a4a:	3301      	adds	r3, #1
 8008a4c:	e7c5      	b.n	80089da <__lshift+0x4a>
 8008a4e:	3904      	subs	r1, #4
 8008a50:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a54:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a58:	459c      	cmp	ip, r3
 8008a5a:	d8f9      	bhi.n	8008a50 <__lshift+0xc0>
 8008a5c:	e7ea      	b.n	8008a34 <__lshift+0xa4>
 8008a5e:	bf00      	nop
 8008a60:	0800d105 	.word	0x0800d105
 8008a64:	0800d116 	.word	0x0800d116

08008a68 <__mcmp>:
 8008a68:	690a      	ldr	r2, [r1, #16]
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	6900      	ldr	r0, [r0, #16]
 8008a6e:	1a80      	subs	r0, r0, r2
 8008a70:	b530      	push	{r4, r5, lr}
 8008a72:	d10e      	bne.n	8008a92 <__mcmp+0x2a>
 8008a74:	3314      	adds	r3, #20
 8008a76:	3114      	adds	r1, #20
 8008a78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008a7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008a80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008a84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008a88:	4295      	cmp	r5, r2
 8008a8a:	d003      	beq.n	8008a94 <__mcmp+0x2c>
 8008a8c:	d205      	bcs.n	8008a9a <__mcmp+0x32>
 8008a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a92:	bd30      	pop	{r4, r5, pc}
 8008a94:	42a3      	cmp	r3, r4
 8008a96:	d3f3      	bcc.n	8008a80 <__mcmp+0x18>
 8008a98:	e7fb      	b.n	8008a92 <__mcmp+0x2a>
 8008a9a:	2001      	movs	r0, #1
 8008a9c:	e7f9      	b.n	8008a92 <__mcmp+0x2a>
	...

08008aa0 <__mdiff>:
 8008aa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aa4:	4689      	mov	r9, r1
 8008aa6:	4606      	mov	r6, r0
 8008aa8:	4611      	mov	r1, r2
 8008aaa:	4648      	mov	r0, r9
 8008aac:	4614      	mov	r4, r2
 8008aae:	f7ff ffdb 	bl	8008a68 <__mcmp>
 8008ab2:	1e05      	subs	r5, r0, #0
 8008ab4:	d112      	bne.n	8008adc <__mdiff+0x3c>
 8008ab6:	4629      	mov	r1, r5
 8008ab8:	4630      	mov	r0, r6
 8008aba:	f7ff fd11 	bl	80084e0 <_Balloc>
 8008abe:	4602      	mov	r2, r0
 8008ac0:	b928      	cbnz	r0, 8008ace <__mdiff+0x2e>
 8008ac2:	4b3f      	ldr	r3, [pc, #252]	@ (8008bc0 <__mdiff+0x120>)
 8008ac4:	f240 2137 	movw	r1, #567	@ 0x237
 8008ac8:	483e      	ldr	r0, [pc, #248]	@ (8008bc4 <__mdiff+0x124>)
 8008aca:	f001 fc6d 	bl	800a3a8 <__assert_func>
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008ad4:	4610      	mov	r0, r2
 8008ad6:	b003      	add	sp, #12
 8008ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008adc:	bfbc      	itt	lt
 8008ade:	464b      	movlt	r3, r9
 8008ae0:	46a1      	movlt	r9, r4
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008ae8:	bfba      	itte	lt
 8008aea:	461c      	movlt	r4, r3
 8008aec:	2501      	movlt	r5, #1
 8008aee:	2500      	movge	r5, #0
 8008af0:	f7ff fcf6 	bl	80084e0 <_Balloc>
 8008af4:	4602      	mov	r2, r0
 8008af6:	b918      	cbnz	r0, 8008b00 <__mdiff+0x60>
 8008af8:	4b31      	ldr	r3, [pc, #196]	@ (8008bc0 <__mdiff+0x120>)
 8008afa:	f240 2145 	movw	r1, #581	@ 0x245
 8008afe:	e7e3      	b.n	8008ac8 <__mdiff+0x28>
 8008b00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008b04:	6926      	ldr	r6, [r4, #16]
 8008b06:	60c5      	str	r5, [r0, #12]
 8008b08:	f109 0310 	add.w	r3, r9, #16
 8008b0c:	f109 0514 	add.w	r5, r9, #20
 8008b10:	f104 0e14 	add.w	lr, r4, #20
 8008b14:	f100 0b14 	add.w	fp, r0, #20
 8008b18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008b1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008b20:	9301      	str	r3, [sp, #4]
 8008b22:	46d9      	mov	r9, fp
 8008b24:	f04f 0c00 	mov.w	ip, #0
 8008b28:	9b01      	ldr	r3, [sp, #4]
 8008b2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008b2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008b32:	9301      	str	r3, [sp, #4]
 8008b34:	fa1f f38a 	uxth.w	r3, sl
 8008b38:	4619      	mov	r1, r3
 8008b3a:	b283      	uxth	r3, r0
 8008b3c:	1acb      	subs	r3, r1, r3
 8008b3e:	0c00      	lsrs	r0, r0, #16
 8008b40:	4463      	add	r3, ip
 8008b42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008b46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008b50:	4576      	cmp	r6, lr
 8008b52:	f849 3b04 	str.w	r3, [r9], #4
 8008b56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008b5a:	d8e5      	bhi.n	8008b28 <__mdiff+0x88>
 8008b5c:	1b33      	subs	r3, r6, r4
 8008b5e:	3b15      	subs	r3, #21
 8008b60:	f023 0303 	bic.w	r3, r3, #3
 8008b64:	3415      	adds	r4, #21
 8008b66:	3304      	adds	r3, #4
 8008b68:	42a6      	cmp	r6, r4
 8008b6a:	bf38      	it	cc
 8008b6c:	2304      	movcc	r3, #4
 8008b6e:	441d      	add	r5, r3
 8008b70:	445b      	add	r3, fp
 8008b72:	461e      	mov	r6, r3
 8008b74:	462c      	mov	r4, r5
 8008b76:	4544      	cmp	r4, r8
 8008b78:	d30e      	bcc.n	8008b98 <__mdiff+0xf8>
 8008b7a:	f108 0103 	add.w	r1, r8, #3
 8008b7e:	1b49      	subs	r1, r1, r5
 8008b80:	f021 0103 	bic.w	r1, r1, #3
 8008b84:	3d03      	subs	r5, #3
 8008b86:	45a8      	cmp	r8, r5
 8008b88:	bf38      	it	cc
 8008b8a:	2100      	movcc	r1, #0
 8008b8c:	440b      	add	r3, r1
 8008b8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008b92:	b191      	cbz	r1, 8008bba <__mdiff+0x11a>
 8008b94:	6117      	str	r7, [r2, #16]
 8008b96:	e79d      	b.n	8008ad4 <__mdiff+0x34>
 8008b98:	f854 1b04 	ldr.w	r1, [r4], #4
 8008b9c:	46e6      	mov	lr, ip
 8008b9e:	0c08      	lsrs	r0, r1, #16
 8008ba0:	fa1c fc81 	uxtah	ip, ip, r1
 8008ba4:	4471      	add	r1, lr
 8008ba6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008baa:	b289      	uxth	r1, r1
 8008bac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008bb0:	f846 1b04 	str.w	r1, [r6], #4
 8008bb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008bb8:	e7dd      	b.n	8008b76 <__mdiff+0xd6>
 8008bba:	3f01      	subs	r7, #1
 8008bbc:	e7e7      	b.n	8008b8e <__mdiff+0xee>
 8008bbe:	bf00      	nop
 8008bc0:	0800d105 	.word	0x0800d105
 8008bc4:	0800d116 	.word	0x0800d116

08008bc8 <__ulp>:
 8008bc8:	b082      	sub	sp, #8
 8008bca:	ed8d 0b00 	vstr	d0, [sp]
 8008bce:	9a01      	ldr	r2, [sp, #4]
 8008bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8008c10 <__ulp+0x48>)
 8008bd2:	4013      	ands	r3, r2
 8008bd4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	dc08      	bgt.n	8008bee <__ulp+0x26>
 8008bdc:	425b      	negs	r3, r3
 8008bde:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008be2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008be6:	da04      	bge.n	8008bf2 <__ulp+0x2a>
 8008be8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008bec:	4113      	asrs	r3, r2
 8008bee:	2200      	movs	r2, #0
 8008bf0:	e008      	b.n	8008c04 <__ulp+0x3c>
 8008bf2:	f1a2 0314 	sub.w	r3, r2, #20
 8008bf6:	2b1e      	cmp	r3, #30
 8008bf8:	bfda      	itte	le
 8008bfa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008bfe:	40da      	lsrle	r2, r3
 8008c00:	2201      	movgt	r2, #1
 8008c02:	2300      	movs	r3, #0
 8008c04:	4619      	mov	r1, r3
 8008c06:	4610      	mov	r0, r2
 8008c08:	ec41 0b10 	vmov	d0, r0, r1
 8008c0c:	b002      	add	sp, #8
 8008c0e:	4770      	bx	lr
 8008c10:	7ff00000 	.word	0x7ff00000

08008c14 <__b2d>:
 8008c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c18:	6906      	ldr	r6, [r0, #16]
 8008c1a:	f100 0814 	add.w	r8, r0, #20
 8008c1e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008c22:	1f37      	subs	r7, r6, #4
 8008c24:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008c28:	4610      	mov	r0, r2
 8008c2a:	f7ff fd4b 	bl	80086c4 <__hi0bits>
 8008c2e:	f1c0 0320 	rsb	r3, r0, #32
 8008c32:	280a      	cmp	r0, #10
 8008c34:	600b      	str	r3, [r1, #0]
 8008c36:	491b      	ldr	r1, [pc, #108]	@ (8008ca4 <__b2d+0x90>)
 8008c38:	dc15      	bgt.n	8008c66 <__b2d+0x52>
 8008c3a:	f1c0 0c0b 	rsb	ip, r0, #11
 8008c3e:	fa22 f30c 	lsr.w	r3, r2, ip
 8008c42:	45b8      	cmp	r8, r7
 8008c44:	ea43 0501 	orr.w	r5, r3, r1
 8008c48:	bf34      	ite	cc
 8008c4a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008c4e:	2300      	movcs	r3, #0
 8008c50:	3015      	adds	r0, #21
 8008c52:	fa02 f000 	lsl.w	r0, r2, r0
 8008c56:	fa23 f30c 	lsr.w	r3, r3, ip
 8008c5a:	4303      	orrs	r3, r0
 8008c5c:	461c      	mov	r4, r3
 8008c5e:	ec45 4b10 	vmov	d0, r4, r5
 8008c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c66:	45b8      	cmp	r8, r7
 8008c68:	bf3a      	itte	cc
 8008c6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008c6e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008c72:	2300      	movcs	r3, #0
 8008c74:	380b      	subs	r0, #11
 8008c76:	d012      	beq.n	8008c9e <__b2d+0x8a>
 8008c78:	f1c0 0120 	rsb	r1, r0, #32
 8008c7c:	fa23 f401 	lsr.w	r4, r3, r1
 8008c80:	4082      	lsls	r2, r0
 8008c82:	4322      	orrs	r2, r4
 8008c84:	4547      	cmp	r7, r8
 8008c86:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008c8a:	bf8c      	ite	hi
 8008c8c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008c90:	2200      	movls	r2, #0
 8008c92:	4083      	lsls	r3, r0
 8008c94:	40ca      	lsrs	r2, r1
 8008c96:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	e7de      	b.n	8008c5c <__b2d+0x48>
 8008c9e:	ea42 0501 	orr.w	r5, r2, r1
 8008ca2:	e7db      	b.n	8008c5c <__b2d+0x48>
 8008ca4:	3ff00000 	.word	0x3ff00000

08008ca8 <__d2b>:
 8008ca8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008cac:	460f      	mov	r7, r1
 8008cae:	2101      	movs	r1, #1
 8008cb0:	ec59 8b10 	vmov	r8, r9, d0
 8008cb4:	4616      	mov	r6, r2
 8008cb6:	f7ff fc13 	bl	80084e0 <_Balloc>
 8008cba:	4604      	mov	r4, r0
 8008cbc:	b930      	cbnz	r0, 8008ccc <__d2b+0x24>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	4b23      	ldr	r3, [pc, #140]	@ (8008d50 <__d2b+0xa8>)
 8008cc2:	4824      	ldr	r0, [pc, #144]	@ (8008d54 <__d2b+0xac>)
 8008cc4:	f240 310f 	movw	r1, #783	@ 0x30f
 8008cc8:	f001 fb6e 	bl	800a3a8 <__assert_func>
 8008ccc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008cd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008cd4:	b10d      	cbz	r5, 8008cda <__d2b+0x32>
 8008cd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008cda:	9301      	str	r3, [sp, #4]
 8008cdc:	f1b8 0300 	subs.w	r3, r8, #0
 8008ce0:	d023      	beq.n	8008d2a <__d2b+0x82>
 8008ce2:	4668      	mov	r0, sp
 8008ce4:	9300      	str	r3, [sp, #0]
 8008ce6:	f7ff fd0c 	bl	8008702 <__lo0bits>
 8008cea:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008cee:	b1d0      	cbz	r0, 8008d26 <__d2b+0x7e>
 8008cf0:	f1c0 0320 	rsb	r3, r0, #32
 8008cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8008cf8:	430b      	orrs	r3, r1
 8008cfa:	40c2      	lsrs	r2, r0
 8008cfc:	6163      	str	r3, [r4, #20]
 8008cfe:	9201      	str	r2, [sp, #4]
 8008d00:	9b01      	ldr	r3, [sp, #4]
 8008d02:	61a3      	str	r3, [r4, #24]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	bf0c      	ite	eq
 8008d08:	2201      	moveq	r2, #1
 8008d0a:	2202      	movne	r2, #2
 8008d0c:	6122      	str	r2, [r4, #16]
 8008d0e:	b1a5      	cbz	r5, 8008d3a <__d2b+0x92>
 8008d10:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008d14:	4405      	add	r5, r0
 8008d16:	603d      	str	r5, [r7, #0]
 8008d18:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008d1c:	6030      	str	r0, [r6, #0]
 8008d1e:	4620      	mov	r0, r4
 8008d20:	b003      	add	sp, #12
 8008d22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d26:	6161      	str	r1, [r4, #20]
 8008d28:	e7ea      	b.n	8008d00 <__d2b+0x58>
 8008d2a:	a801      	add	r0, sp, #4
 8008d2c:	f7ff fce9 	bl	8008702 <__lo0bits>
 8008d30:	9b01      	ldr	r3, [sp, #4]
 8008d32:	6163      	str	r3, [r4, #20]
 8008d34:	3020      	adds	r0, #32
 8008d36:	2201      	movs	r2, #1
 8008d38:	e7e8      	b.n	8008d0c <__d2b+0x64>
 8008d3a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008d3e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008d42:	6038      	str	r0, [r7, #0]
 8008d44:	6918      	ldr	r0, [r3, #16]
 8008d46:	f7ff fcbd 	bl	80086c4 <__hi0bits>
 8008d4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008d4e:	e7e5      	b.n	8008d1c <__d2b+0x74>
 8008d50:	0800d105 	.word	0x0800d105
 8008d54:	0800d116 	.word	0x0800d116

08008d58 <__ratio>:
 8008d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d5c:	b085      	sub	sp, #20
 8008d5e:	e9cd 1000 	strd	r1, r0, [sp]
 8008d62:	a902      	add	r1, sp, #8
 8008d64:	f7ff ff56 	bl	8008c14 <__b2d>
 8008d68:	9800      	ldr	r0, [sp, #0]
 8008d6a:	a903      	add	r1, sp, #12
 8008d6c:	ec55 4b10 	vmov	r4, r5, d0
 8008d70:	f7ff ff50 	bl	8008c14 <__b2d>
 8008d74:	9b01      	ldr	r3, [sp, #4]
 8008d76:	6919      	ldr	r1, [r3, #16]
 8008d78:	9b00      	ldr	r3, [sp, #0]
 8008d7a:	691b      	ldr	r3, [r3, #16]
 8008d7c:	1ac9      	subs	r1, r1, r3
 8008d7e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008d82:	1a9b      	subs	r3, r3, r2
 8008d84:	ec5b ab10 	vmov	sl, fp, d0
 8008d88:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	bfce      	itee	gt
 8008d90:	462a      	movgt	r2, r5
 8008d92:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008d96:	465a      	movle	r2, fp
 8008d98:	462f      	mov	r7, r5
 8008d9a:	46d9      	mov	r9, fp
 8008d9c:	bfcc      	ite	gt
 8008d9e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008da2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008da6:	464b      	mov	r3, r9
 8008da8:	4652      	mov	r2, sl
 8008daa:	4620      	mov	r0, r4
 8008dac:	4639      	mov	r1, r7
 8008dae:	f7f7 fd6d 	bl	800088c <__aeabi_ddiv>
 8008db2:	ec41 0b10 	vmov	d0, r0, r1
 8008db6:	b005      	add	sp, #20
 8008db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008dbc <__copybits>:
 8008dbc:	3901      	subs	r1, #1
 8008dbe:	b570      	push	{r4, r5, r6, lr}
 8008dc0:	1149      	asrs	r1, r1, #5
 8008dc2:	6914      	ldr	r4, [r2, #16]
 8008dc4:	3101      	adds	r1, #1
 8008dc6:	f102 0314 	add.w	r3, r2, #20
 8008dca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008dce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008dd2:	1f05      	subs	r5, r0, #4
 8008dd4:	42a3      	cmp	r3, r4
 8008dd6:	d30c      	bcc.n	8008df2 <__copybits+0x36>
 8008dd8:	1aa3      	subs	r3, r4, r2
 8008dda:	3b11      	subs	r3, #17
 8008ddc:	f023 0303 	bic.w	r3, r3, #3
 8008de0:	3211      	adds	r2, #17
 8008de2:	42a2      	cmp	r2, r4
 8008de4:	bf88      	it	hi
 8008de6:	2300      	movhi	r3, #0
 8008de8:	4418      	add	r0, r3
 8008dea:	2300      	movs	r3, #0
 8008dec:	4288      	cmp	r0, r1
 8008dee:	d305      	bcc.n	8008dfc <__copybits+0x40>
 8008df0:	bd70      	pop	{r4, r5, r6, pc}
 8008df2:	f853 6b04 	ldr.w	r6, [r3], #4
 8008df6:	f845 6f04 	str.w	r6, [r5, #4]!
 8008dfa:	e7eb      	b.n	8008dd4 <__copybits+0x18>
 8008dfc:	f840 3b04 	str.w	r3, [r0], #4
 8008e00:	e7f4      	b.n	8008dec <__copybits+0x30>

08008e02 <__any_on>:
 8008e02:	f100 0214 	add.w	r2, r0, #20
 8008e06:	6900      	ldr	r0, [r0, #16]
 8008e08:	114b      	asrs	r3, r1, #5
 8008e0a:	4298      	cmp	r0, r3
 8008e0c:	b510      	push	{r4, lr}
 8008e0e:	db11      	blt.n	8008e34 <__any_on+0x32>
 8008e10:	dd0a      	ble.n	8008e28 <__any_on+0x26>
 8008e12:	f011 011f 	ands.w	r1, r1, #31
 8008e16:	d007      	beq.n	8008e28 <__any_on+0x26>
 8008e18:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008e1c:	fa24 f001 	lsr.w	r0, r4, r1
 8008e20:	fa00 f101 	lsl.w	r1, r0, r1
 8008e24:	428c      	cmp	r4, r1
 8008e26:	d10b      	bne.n	8008e40 <__any_on+0x3e>
 8008e28:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d803      	bhi.n	8008e38 <__any_on+0x36>
 8008e30:	2000      	movs	r0, #0
 8008e32:	bd10      	pop	{r4, pc}
 8008e34:	4603      	mov	r3, r0
 8008e36:	e7f7      	b.n	8008e28 <__any_on+0x26>
 8008e38:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e3c:	2900      	cmp	r1, #0
 8008e3e:	d0f5      	beq.n	8008e2c <__any_on+0x2a>
 8008e40:	2001      	movs	r0, #1
 8008e42:	e7f6      	b.n	8008e32 <__any_on+0x30>

08008e44 <sulp>:
 8008e44:	b570      	push	{r4, r5, r6, lr}
 8008e46:	4604      	mov	r4, r0
 8008e48:	460d      	mov	r5, r1
 8008e4a:	ec45 4b10 	vmov	d0, r4, r5
 8008e4e:	4616      	mov	r6, r2
 8008e50:	f7ff feba 	bl	8008bc8 <__ulp>
 8008e54:	ec51 0b10 	vmov	r0, r1, d0
 8008e58:	b17e      	cbz	r6, 8008e7a <sulp+0x36>
 8008e5a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008e5e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	dd09      	ble.n	8008e7a <sulp+0x36>
 8008e66:	051b      	lsls	r3, r3, #20
 8008e68:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008e6c:	2400      	movs	r4, #0
 8008e6e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008e72:	4622      	mov	r2, r4
 8008e74:	462b      	mov	r3, r5
 8008e76:	f7f7 fbdf 	bl	8000638 <__aeabi_dmul>
 8008e7a:	ec41 0b10 	vmov	d0, r0, r1
 8008e7e:	bd70      	pop	{r4, r5, r6, pc}

08008e80 <_strtod_l>:
 8008e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e84:	b09f      	sub	sp, #124	@ 0x7c
 8008e86:	460c      	mov	r4, r1
 8008e88:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	921a      	str	r2, [sp, #104]	@ 0x68
 8008e8e:	9005      	str	r0, [sp, #20]
 8008e90:	f04f 0a00 	mov.w	sl, #0
 8008e94:	f04f 0b00 	mov.w	fp, #0
 8008e98:	460a      	mov	r2, r1
 8008e9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e9c:	7811      	ldrb	r1, [r2, #0]
 8008e9e:	292b      	cmp	r1, #43	@ 0x2b
 8008ea0:	d04a      	beq.n	8008f38 <_strtod_l+0xb8>
 8008ea2:	d838      	bhi.n	8008f16 <_strtod_l+0x96>
 8008ea4:	290d      	cmp	r1, #13
 8008ea6:	d832      	bhi.n	8008f0e <_strtod_l+0x8e>
 8008ea8:	2908      	cmp	r1, #8
 8008eaa:	d832      	bhi.n	8008f12 <_strtod_l+0x92>
 8008eac:	2900      	cmp	r1, #0
 8008eae:	d03b      	beq.n	8008f28 <_strtod_l+0xa8>
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008eb4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008eb6:	782a      	ldrb	r2, [r5, #0]
 8008eb8:	2a30      	cmp	r2, #48	@ 0x30
 8008eba:	f040 80b3 	bne.w	8009024 <_strtod_l+0x1a4>
 8008ebe:	786a      	ldrb	r2, [r5, #1]
 8008ec0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ec4:	2a58      	cmp	r2, #88	@ 0x58
 8008ec6:	d16e      	bne.n	8008fa6 <_strtod_l+0x126>
 8008ec8:	9302      	str	r3, [sp, #8]
 8008eca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ecc:	9301      	str	r3, [sp, #4]
 8008ece:	ab1a      	add	r3, sp, #104	@ 0x68
 8008ed0:	9300      	str	r3, [sp, #0]
 8008ed2:	4a8e      	ldr	r2, [pc, #568]	@ (800910c <_strtod_l+0x28c>)
 8008ed4:	9805      	ldr	r0, [sp, #20]
 8008ed6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008ed8:	a919      	add	r1, sp, #100	@ 0x64
 8008eda:	f001 faff 	bl	800a4dc <__gethex>
 8008ede:	f010 060f 	ands.w	r6, r0, #15
 8008ee2:	4604      	mov	r4, r0
 8008ee4:	d005      	beq.n	8008ef2 <_strtod_l+0x72>
 8008ee6:	2e06      	cmp	r6, #6
 8008ee8:	d128      	bne.n	8008f3c <_strtod_l+0xbc>
 8008eea:	3501      	adds	r5, #1
 8008eec:	2300      	movs	r3, #0
 8008eee:	9519      	str	r5, [sp, #100]	@ 0x64
 8008ef0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ef2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	f040 858e 	bne.w	8009a16 <_strtod_l+0xb96>
 8008efa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008efc:	b1cb      	cbz	r3, 8008f32 <_strtod_l+0xb2>
 8008efe:	4652      	mov	r2, sl
 8008f00:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008f04:	ec43 2b10 	vmov	d0, r2, r3
 8008f08:	b01f      	add	sp, #124	@ 0x7c
 8008f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f0e:	2920      	cmp	r1, #32
 8008f10:	d1ce      	bne.n	8008eb0 <_strtod_l+0x30>
 8008f12:	3201      	adds	r2, #1
 8008f14:	e7c1      	b.n	8008e9a <_strtod_l+0x1a>
 8008f16:	292d      	cmp	r1, #45	@ 0x2d
 8008f18:	d1ca      	bne.n	8008eb0 <_strtod_l+0x30>
 8008f1a:	2101      	movs	r1, #1
 8008f1c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008f1e:	1c51      	adds	r1, r2, #1
 8008f20:	9119      	str	r1, [sp, #100]	@ 0x64
 8008f22:	7852      	ldrb	r2, [r2, #1]
 8008f24:	2a00      	cmp	r2, #0
 8008f26:	d1c5      	bne.n	8008eb4 <_strtod_l+0x34>
 8008f28:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008f2a:	9419      	str	r4, [sp, #100]	@ 0x64
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	f040 8570 	bne.w	8009a12 <_strtod_l+0xb92>
 8008f32:	4652      	mov	r2, sl
 8008f34:	465b      	mov	r3, fp
 8008f36:	e7e5      	b.n	8008f04 <_strtod_l+0x84>
 8008f38:	2100      	movs	r1, #0
 8008f3a:	e7ef      	b.n	8008f1c <_strtod_l+0x9c>
 8008f3c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008f3e:	b13a      	cbz	r2, 8008f50 <_strtod_l+0xd0>
 8008f40:	2135      	movs	r1, #53	@ 0x35
 8008f42:	a81c      	add	r0, sp, #112	@ 0x70
 8008f44:	f7ff ff3a 	bl	8008dbc <__copybits>
 8008f48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f4a:	9805      	ldr	r0, [sp, #20]
 8008f4c:	f7ff fb08 	bl	8008560 <_Bfree>
 8008f50:	3e01      	subs	r6, #1
 8008f52:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008f54:	2e04      	cmp	r6, #4
 8008f56:	d806      	bhi.n	8008f66 <_strtod_l+0xe6>
 8008f58:	e8df f006 	tbb	[pc, r6]
 8008f5c:	201d0314 	.word	0x201d0314
 8008f60:	14          	.byte	0x14
 8008f61:	00          	.byte	0x00
 8008f62:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008f66:	05e1      	lsls	r1, r4, #23
 8008f68:	bf48      	it	mi
 8008f6a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008f6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f72:	0d1b      	lsrs	r3, r3, #20
 8008f74:	051b      	lsls	r3, r3, #20
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d1bb      	bne.n	8008ef2 <_strtod_l+0x72>
 8008f7a:	f7fe fb31 	bl	80075e0 <__errno>
 8008f7e:	2322      	movs	r3, #34	@ 0x22
 8008f80:	6003      	str	r3, [r0, #0]
 8008f82:	e7b6      	b.n	8008ef2 <_strtod_l+0x72>
 8008f84:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008f88:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008f8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008f90:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008f94:	e7e7      	b.n	8008f66 <_strtod_l+0xe6>
 8008f96:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009114 <_strtod_l+0x294>
 8008f9a:	e7e4      	b.n	8008f66 <_strtod_l+0xe6>
 8008f9c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008fa0:	f04f 3aff 	mov.w	sl, #4294967295
 8008fa4:	e7df      	b.n	8008f66 <_strtod_l+0xe6>
 8008fa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fa8:	1c5a      	adds	r2, r3, #1
 8008faa:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fac:	785b      	ldrb	r3, [r3, #1]
 8008fae:	2b30      	cmp	r3, #48	@ 0x30
 8008fb0:	d0f9      	beq.n	8008fa6 <_strtod_l+0x126>
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d09d      	beq.n	8008ef2 <_strtod_l+0x72>
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008fbc:	930c      	str	r3, [sp, #48]	@ 0x30
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	9308      	str	r3, [sp, #32]
 8008fc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008fc4:	461f      	mov	r7, r3
 8008fc6:	220a      	movs	r2, #10
 8008fc8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008fca:	7805      	ldrb	r5, [r0, #0]
 8008fcc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008fd0:	b2d9      	uxtb	r1, r3
 8008fd2:	2909      	cmp	r1, #9
 8008fd4:	d928      	bls.n	8009028 <_strtod_l+0x1a8>
 8008fd6:	494e      	ldr	r1, [pc, #312]	@ (8009110 <_strtod_l+0x290>)
 8008fd8:	2201      	movs	r2, #1
 8008fda:	f001 f9ab 	bl	800a334 <strncmp>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	d032      	beq.n	8009048 <_strtod_l+0x1c8>
 8008fe2:	2000      	movs	r0, #0
 8008fe4:	462a      	mov	r2, r5
 8008fe6:	4681      	mov	r9, r0
 8008fe8:	463d      	mov	r5, r7
 8008fea:	4603      	mov	r3, r0
 8008fec:	2a65      	cmp	r2, #101	@ 0x65
 8008fee:	d001      	beq.n	8008ff4 <_strtod_l+0x174>
 8008ff0:	2a45      	cmp	r2, #69	@ 0x45
 8008ff2:	d114      	bne.n	800901e <_strtod_l+0x19e>
 8008ff4:	b91d      	cbnz	r5, 8008ffe <_strtod_l+0x17e>
 8008ff6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ff8:	4302      	orrs	r2, r0
 8008ffa:	d095      	beq.n	8008f28 <_strtod_l+0xa8>
 8008ffc:	2500      	movs	r5, #0
 8008ffe:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009000:	1c62      	adds	r2, r4, #1
 8009002:	9219      	str	r2, [sp, #100]	@ 0x64
 8009004:	7862      	ldrb	r2, [r4, #1]
 8009006:	2a2b      	cmp	r2, #43	@ 0x2b
 8009008:	d077      	beq.n	80090fa <_strtod_l+0x27a>
 800900a:	2a2d      	cmp	r2, #45	@ 0x2d
 800900c:	d07b      	beq.n	8009106 <_strtod_l+0x286>
 800900e:	f04f 0c00 	mov.w	ip, #0
 8009012:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009016:	2909      	cmp	r1, #9
 8009018:	f240 8082 	bls.w	8009120 <_strtod_l+0x2a0>
 800901c:	9419      	str	r4, [sp, #100]	@ 0x64
 800901e:	f04f 0800 	mov.w	r8, #0
 8009022:	e0a2      	b.n	800916a <_strtod_l+0x2ea>
 8009024:	2300      	movs	r3, #0
 8009026:	e7c7      	b.n	8008fb8 <_strtod_l+0x138>
 8009028:	2f08      	cmp	r7, #8
 800902a:	bfd5      	itete	le
 800902c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800902e:	9908      	ldrgt	r1, [sp, #32]
 8009030:	fb02 3301 	mlale	r3, r2, r1, r3
 8009034:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009038:	f100 0001 	add.w	r0, r0, #1
 800903c:	bfd4      	ite	le
 800903e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009040:	9308      	strgt	r3, [sp, #32]
 8009042:	3701      	adds	r7, #1
 8009044:	9019      	str	r0, [sp, #100]	@ 0x64
 8009046:	e7bf      	b.n	8008fc8 <_strtod_l+0x148>
 8009048:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800904a:	1c5a      	adds	r2, r3, #1
 800904c:	9219      	str	r2, [sp, #100]	@ 0x64
 800904e:	785a      	ldrb	r2, [r3, #1]
 8009050:	b37f      	cbz	r7, 80090b2 <_strtod_l+0x232>
 8009052:	4681      	mov	r9, r0
 8009054:	463d      	mov	r5, r7
 8009056:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800905a:	2b09      	cmp	r3, #9
 800905c:	d912      	bls.n	8009084 <_strtod_l+0x204>
 800905e:	2301      	movs	r3, #1
 8009060:	e7c4      	b.n	8008fec <_strtod_l+0x16c>
 8009062:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009064:	1c5a      	adds	r2, r3, #1
 8009066:	9219      	str	r2, [sp, #100]	@ 0x64
 8009068:	785a      	ldrb	r2, [r3, #1]
 800906a:	3001      	adds	r0, #1
 800906c:	2a30      	cmp	r2, #48	@ 0x30
 800906e:	d0f8      	beq.n	8009062 <_strtod_l+0x1e2>
 8009070:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009074:	2b08      	cmp	r3, #8
 8009076:	f200 84d3 	bhi.w	8009a20 <_strtod_l+0xba0>
 800907a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800907c:	930c      	str	r3, [sp, #48]	@ 0x30
 800907e:	4681      	mov	r9, r0
 8009080:	2000      	movs	r0, #0
 8009082:	4605      	mov	r5, r0
 8009084:	3a30      	subs	r2, #48	@ 0x30
 8009086:	f100 0301 	add.w	r3, r0, #1
 800908a:	d02a      	beq.n	80090e2 <_strtod_l+0x262>
 800908c:	4499      	add	r9, r3
 800908e:	eb00 0c05 	add.w	ip, r0, r5
 8009092:	462b      	mov	r3, r5
 8009094:	210a      	movs	r1, #10
 8009096:	4563      	cmp	r3, ip
 8009098:	d10d      	bne.n	80090b6 <_strtod_l+0x236>
 800909a:	1c69      	adds	r1, r5, #1
 800909c:	4401      	add	r1, r0
 800909e:	4428      	add	r0, r5
 80090a0:	2808      	cmp	r0, #8
 80090a2:	dc16      	bgt.n	80090d2 <_strtod_l+0x252>
 80090a4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80090a6:	230a      	movs	r3, #10
 80090a8:	fb03 2300 	mla	r3, r3, r0, r2
 80090ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80090ae:	2300      	movs	r3, #0
 80090b0:	e018      	b.n	80090e4 <_strtod_l+0x264>
 80090b2:	4638      	mov	r0, r7
 80090b4:	e7da      	b.n	800906c <_strtod_l+0x1ec>
 80090b6:	2b08      	cmp	r3, #8
 80090b8:	f103 0301 	add.w	r3, r3, #1
 80090bc:	dc03      	bgt.n	80090c6 <_strtod_l+0x246>
 80090be:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80090c0:	434e      	muls	r6, r1
 80090c2:	960a      	str	r6, [sp, #40]	@ 0x28
 80090c4:	e7e7      	b.n	8009096 <_strtod_l+0x216>
 80090c6:	2b10      	cmp	r3, #16
 80090c8:	bfde      	ittt	le
 80090ca:	9e08      	ldrle	r6, [sp, #32]
 80090cc:	434e      	mulle	r6, r1
 80090ce:	9608      	strle	r6, [sp, #32]
 80090d0:	e7e1      	b.n	8009096 <_strtod_l+0x216>
 80090d2:	280f      	cmp	r0, #15
 80090d4:	dceb      	bgt.n	80090ae <_strtod_l+0x22e>
 80090d6:	9808      	ldr	r0, [sp, #32]
 80090d8:	230a      	movs	r3, #10
 80090da:	fb03 2300 	mla	r3, r3, r0, r2
 80090de:	9308      	str	r3, [sp, #32]
 80090e0:	e7e5      	b.n	80090ae <_strtod_l+0x22e>
 80090e2:	4629      	mov	r1, r5
 80090e4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80090e6:	1c50      	adds	r0, r2, #1
 80090e8:	9019      	str	r0, [sp, #100]	@ 0x64
 80090ea:	7852      	ldrb	r2, [r2, #1]
 80090ec:	4618      	mov	r0, r3
 80090ee:	460d      	mov	r5, r1
 80090f0:	e7b1      	b.n	8009056 <_strtod_l+0x1d6>
 80090f2:	f04f 0900 	mov.w	r9, #0
 80090f6:	2301      	movs	r3, #1
 80090f8:	e77d      	b.n	8008ff6 <_strtod_l+0x176>
 80090fa:	f04f 0c00 	mov.w	ip, #0
 80090fe:	1ca2      	adds	r2, r4, #2
 8009100:	9219      	str	r2, [sp, #100]	@ 0x64
 8009102:	78a2      	ldrb	r2, [r4, #2]
 8009104:	e785      	b.n	8009012 <_strtod_l+0x192>
 8009106:	f04f 0c01 	mov.w	ip, #1
 800910a:	e7f8      	b.n	80090fe <_strtod_l+0x27e>
 800910c:	0800d288 	.word	0x0800d288
 8009110:	0800d270 	.word	0x0800d270
 8009114:	7ff00000 	.word	0x7ff00000
 8009118:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800911a:	1c51      	adds	r1, r2, #1
 800911c:	9119      	str	r1, [sp, #100]	@ 0x64
 800911e:	7852      	ldrb	r2, [r2, #1]
 8009120:	2a30      	cmp	r2, #48	@ 0x30
 8009122:	d0f9      	beq.n	8009118 <_strtod_l+0x298>
 8009124:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009128:	2908      	cmp	r1, #8
 800912a:	f63f af78 	bhi.w	800901e <_strtod_l+0x19e>
 800912e:	3a30      	subs	r2, #48	@ 0x30
 8009130:	920e      	str	r2, [sp, #56]	@ 0x38
 8009132:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009134:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009136:	f04f 080a 	mov.w	r8, #10
 800913a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800913c:	1c56      	adds	r6, r2, #1
 800913e:	9619      	str	r6, [sp, #100]	@ 0x64
 8009140:	7852      	ldrb	r2, [r2, #1]
 8009142:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009146:	f1be 0f09 	cmp.w	lr, #9
 800914a:	d939      	bls.n	80091c0 <_strtod_l+0x340>
 800914c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800914e:	1a76      	subs	r6, r6, r1
 8009150:	2e08      	cmp	r6, #8
 8009152:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009156:	dc03      	bgt.n	8009160 <_strtod_l+0x2e0>
 8009158:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800915a:	4588      	cmp	r8, r1
 800915c:	bfa8      	it	ge
 800915e:	4688      	movge	r8, r1
 8009160:	f1bc 0f00 	cmp.w	ip, #0
 8009164:	d001      	beq.n	800916a <_strtod_l+0x2ea>
 8009166:	f1c8 0800 	rsb	r8, r8, #0
 800916a:	2d00      	cmp	r5, #0
 800916c:	d14e      	bne.n	800920c <_strtod_l+0x38c>
 800916e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009170:	4308      	orrs	r0, r1
 8009172:	f47f aebe 	bne.w	8008ef2 <_strtod_l+0x72>
 8009176:	2b00      	cmp	r3, #0
 8009178:	f47f aed6 	bne.w	8008f28 <_strtod_l+0xa8>
 800917c:	2a69      	cmp	r2, #105	@ 0x69
 800917e:	d028      	beq.n	80091d2 <_strtod_l+0x352>
 8009180:	dc25      	bgt.n	80091ce <_strtod_l+0x34e>
 8009182:	2a49      	cmp	r2, #73	@ 0x49
 8009184:	d025      	beq.n	80091d2 <_strtod_l+0x352>
 8009186:	2a4e      	cmp	r2, #78	@ 0x4e
 8009188:	f47f aece 	bne.w	8008f28 <_strtod_l+0xa8>
 800918c:	499b      	ldr	r1, [pc, #620]	@ (80093fc <_strtod_l+0x57c>)
 800918e:	a819      	add	r0, sp, #100	@ 0x64
 8009190:	f001 fbc6 	bl	800a920 <__match>
 8009194:	2800      	cmp	r0, #0
 8009196:	f43f aec7 	beq.w	8008f28 <_strtod_l+0xa8>
 800919a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800919c:	781b      	ldrb	r3, [r3, #0]
 800919e:	2b28      	cmp	r3, #40	@ 0x28
 80091a0:	d12e      	bne.n	8009200 <_strtod_l+0x380>
 80091a2:	4997      	ldr	r1, [pc, #604]	@ (8009400 <_strtod_l+0x580>)
 80091a4:	aa1c      	add	r2, sp, #112	@ 0x70
 80091a6:	a819      	add	r0, sp, #100	@ 0x64
 80091a8:	f001 fbce 	bl	800a948 <__hexnan>
 80091ac:	2805      	cmp	r0, #5
 80091ae:	d127      	bne.n	8009200 <_strtod_l+0x380>
 80091b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80091b2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80091b6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80091ba:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80091be:	e698      	b.n	8008ef2 <_strtod_l+0x72>
 80091c0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80091c2:	fb08 2101 	mla	r1, r8, r1, r2
 80091c6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80091ca:	920e      	str	r2, [sp, #56]	@ 0x38
 80091cc:	e7b5      	b.n	800913a <_strtod_l+0x2ba>
 80091ce:	2a6e      	cmp	r2, #110	@ 0x6e
 80091d0:	e7da      	b.n	8009188 <_strtod_l+0x308>
 80091d2:	498c      	ldr	r1, [pc, #560]	@ (8009404 <_strtod_l+0x584>)
 80091d4:	a819      	add	r0, sp, #100	@ 0x64
 80091d6:	f001 fba3 	bl	800a920 <__match>
 80091da:	2800      	cmp	r0, #0
 80091dc:	f43f aea4 	beq.w	8008f28 <_strtod_l+0xa8>
 80091e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091e2:	4989      	ldr	r1, [pc, #548]	@ (8009408 <_strtod_l+0x588>)
 80091e4:	3b01      	subs	r3, #1
 80091e6:	a819      	add	r0, sp, #100	@ 0x64
 80091e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80091ea:	f001 fb99 	bl	800a920 <__match>
 80091ee:	b910      	cbnz	r0, 80091f6 <_strtod_l+0x376>
 80091f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091f2:	3301      	adds	r3, #1
 80091f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80091f6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009418 <_strtod_l+0x598>
 80091fa:	f04f 0a00 	mov.w	sl, #0
 80091fe:	e678      	b.n	8008ef2 <_strtod_l+0x72>
 8009200:	4882      	ldr	r0, [pc, #520]	@ (800940c <_strtod_l+0x58c>)
 8009202:	f001 f8c9 	bl	800a398 <nan>
 8009206:	ec5b ab10 	vmov	sl, fp, d0
 800920a:	e672      	b.n	8008ef2 <_strtod_l+0x72>
 800920c:	eba8 0309 	sub.w	r3, r8, r9
 8009210:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009212:	9309      	str	r3, [sp, #36]	@ 0x24
 8009214:	2f00      	cmp	r7, #0
 8009216:	bf08      	it	eq
 8009218:	462f      	moveq	r7, r5
 800921a:	2d10      	cmp	r5, #16
 800921c:	462c      	mov	r4, r5
 800921e:	bfa8      	it	ge
 8009220:	2410      	movge	r4, #16
 8009222:	f7f7 f98f 	bl	8000544 <__aeabi_ui2d>
 8009226:	2d09      	cmp	r5, #9
 8009228:	4682      	mov	sl, r0
 800922a:	468b      	mov	fp, r1
 800922c:	dc13      	bgt.n	8009256 <_strtod_l+0x3d6>
 800922e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009230:	2b00      	cmp	r3, #0
 8009232:	f43f ae5e 	beq.w	8008ef2 <_strtod_l+0x72>
 8009236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009238:	dd78      	ble.n	800932c <_strtod_l+0x4ac>
 800923a:	2b16      	cmp	r3, #22
 800923c:	dc5f      	bgt.n	80092fe <_strtod_l+0x47e>
 800923e:	4974      	ldr	r1, [pc, #464]	@ (8009410 <_strtod_l+0x590>)
 8009240:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009248:	4652      	mov	r2, sl
 800924a:	465b      	mov	r3, fp
 800924c:	f7f7 f9f4 	bl	8000638 <__aeabi_dmul>
 8009250:	4682      	mov	sl, r0
 8009252:	468b      	mov	fp, r1
 8009254:	e64d      	b.n	8008ef2 <_strtod_l+0x72>
 8009256:	4b6e      	ldr	r3, [pc, #440]	@ (8009410 <_strtod_l+0x590>)
 8009258:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800925c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009260:	f7f7 f9ea 	bl	8000638 <__aeabi_dmul>
 8009264:	4682      	mov	sl, r0
 8009266:	9808      	ldr	r0, [sp, #32]
 8009268:	468b      	mov	fp, r1
 800926a:	f7f7 f96b 	bl	8000544 <__aeabi_ui2d>
 800926e:	4602      	mov	r2, r0
 8009270:	460b      	mov	r3, r1
 8009272:	4650      	mov	r0, sl
 8009274:	4659      	mov	r1, fp
 8009276:	f7f7 f829 	bl	80002cc <__adddf3>
 800927a:	2d0f      	cmp	r5, #15
 800927c:	4682      	mov	sl, r0
 800927e:	468b      	mov	fp, r1
 8009280:	ddd5      	ble.n	800922e <_strtod_l+0x3ae>
 8009282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009284:	1b2c      	subs	r4, r5, r4
 8009286:	441c      	add	r4, r3
 8009288:	2c00      	cmp	r4, #0
 800928a:	f340 8096 	ble.w	80093ba <_strtod_l+0x53a>
 800928e:	f014 030f 	ands.w	r3, r4, #15
 8009292:	d00a      	beq.n	80092aa <_strtod_l+0x42a>
 8009294:	495e      	ldr	r1, [pc, #376]	@ (8009410 <_strtod_l+0x590>)
 8009296:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800929a:	4652      	mov	r2, sl
 800929c:	465b      	mov	r3, fp
 800929e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092a2:	f7f7 f9c9 	bl	8000638 <__aeabi_dmul>
 80092a6:	4682      	mov	sl, r0
 80092a8:	468b      	mov	fp, r1
 80092aa:	f034 040f 	bics.w	r4, r4, #15
 80092ae:	d073      	beq.n	8009398 <_strtod_l+0x518>
 80092b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80092b4:	dd48      	ble.n	8009348 <_strtod_l+0x4c8>
 80092b6:	2400      	movs	r4, #0
 80092b8:	46a0      	mov	r8, r4
 80092ba:	940a      	str	r4, [sp, #40]	@ 0x28
 80092bc:	46a1      	mov	r9, r4
 80092be:	9a05      	ldr	r2, [sp, #20]
 80092c0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009418 <_strtod_l+0x598>
 80092c4:	2322      	movs	r3, #34	@ 0x22
 80092c6:	6013      	str	r3, [r2, #0]
 80092c8:	f04f 0a00 	mov.w	sl, #0
 80092cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	f43f ae0f 	beq.w	8008ef2 <_strtod_l+0x72>
 80092d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092d6:	9805      	ldr	r0, [sp, #20]
 80092d8:	f7ff f942 	bl	8008560 <_Bfree>
 80092dc:	9805      	ldr	r0, [sp, #20]
 80092de:	4649      	mov	r1, r9
 80092e0:	f7ff f93e 	bl	8008560 <_Bfree>
 80092e4:	9805      	ldr	r0, [sp, #20]
 80092e6:	4641      	mov	r1, r8
 80092e8:	f7ff f93a 	bl	8008560 <_Bfree>
 80092ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80092ee:	9805      	ldr	r0, [sp, #20]
 80092f0:	f7ff f936 	bl	8008560 <_Bfree>
 80092f4:	9805      	ldr	r0, [sp, #20]
 80092f6:	4621      	mov	r1, r4
 80092f8:	f7ff f932 	bl	8008560 <_Bfree>
 80092fc:	e5f9      	b.n	8008ef2 <_strtod_l+0x72>
 80092fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009300:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009304:	4293      	cmp	r3, r2
 8009306:	dbbc      	blt.n	8009282 <_strtod_l+0x402>
 8009308:	4c41      	ldr	r4, [pc, #260]	@ (8009410 <_strtod_l+0x590>)
 800930a:	f1c5 050f 	rsb	r5, r5, #15
 800930e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009312:	4652      	mov	r2, sl
 8009314:	465b      	mov	r3, fp
 8009316:	e9d1 0100 	ldrd	r0, r1, [r1]
 800931a:	f7f7 f98d 	bl	8000638 <__aeabi_dmul>
 800931e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009320:	1b5d      	subs	r5, r3, r5
 8009322:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009326:	e9d4 2300 	ldrd	r2, r3, [r4]
 800932a:	e78f      	b.n	800924c <_strtod_l+0x3cc>
 800932c:	3316      	adds	r3, #22
 800932e:	dba8      	blt.n	8009282 <_strtod_l+0x402>
 8009330:	4b37      	ldr	r3, [pc, #220]	@ (8009410 <_strtod_l+0x590>)
 8009332:	eba9 0808 	sub.w	r8, r9, r8
 8009336:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800933a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800933e:	4650      	mov	r0, sl
 8009340:	4659      	mov	r1, fp
 8009342:	f7f7 faa3 	bl	800088c <__aeabi_ddiv>
 8009346:	e783      	b.n	8009250 <_strtod_l+0x3d0>
 8009348:	4b32      	ldr	r3, [pc, #200]	@ (8009414 <_strtod_l+0x594>)
 800934a:	9308      	str	r3, [sp, #32]
 800934c:	2300      	movs	r3, #0
 800934e:	1124      	asrs	r4, r4, #4
 8009350:	4650      	mov	r0, sl
 8009352:	4659      	mov	r1, fp
 8009354:	461e      	mov	r6, r3
 8009356:	2c01      	cmp	r4, #1
 8009358:	dc21      	bgt.n	800939e <_strtod_l+0x51e>
 800935a:	b10b      	cbz	r3, 8009360 <_strtod_l+0x4e0>
 800935c:	4682      	mov	sl, r0
 800935e:	468b      	mov	fp, r1
 8009360:	492c      	ldr	r1, [pc, #176]	@ (8009414 <_strtod_l+0x594>)
 8009362:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009366:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800936a:	4652      	mov	r2, sl
 800936c:	465b      	mov	r3, fp
 800936e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009372:	f7f7 f961 	bl	8000638 <__aeabi_dmul>
 8009376:	4b28      	ldr	r3, [pc, #160]	@ (8009418 <_strtod_l+0x598>)
 8009378:	460a      	mov	r2, r1
 800937a:	400b      	ands	r3, r1
 800937c:	4927      	ldr	r1, [pc, #156]	@ (800941c <_strtod_l+0x59c>)
 800937e:	428b      	cmp	r3, r1
 8009380:	4682      	mov	sl, r0
 8009382:	d898      	bhi.n	80092b6 <_strtod_l+0x436>
 8009384:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009388:	428b      	cmp	r3, r1
 800938a:	bf86      	itte	hi
 800938c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009420 <_strtod_l+0x5a0>
 8009390:	f04f 3aff 	movhi.w	sl, #4294967295
 8009394:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009398:	2300      	movs	r3, #0
 800939a:	9308      	str	r3, [sp, #32]
 800939c:	e07a      	b.n	8009494 <_strtod_l+0x614>
 800939e:	07e2      	lsls	r2, r4, #31
 80093a0:	d505      	bpl.n	80093ae <_strtod_l+0x52e>
 80093a2:	9b08      	ldr	r3, [sp, #32]
 80093a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a8:	f7f7 f946 	bl	8000638 <__aeabi_dmul>
 80093ac:	2301      	movs	r3, #1
 80093ae:	9a08      	ldr	r2, [sp, #32]
 80093b0:	3208      	adds	r2, #8
 80093b2:	3601      	adds	r6, #1
 80093b4:	1064      	asrs	r4, r4, #1
 80093b6:	9208      	str	r2, [sp, #32]
 80093b8:	e7cd      	b.n	8009356 <_strtod_l+0x4d6>
 80093ba:	d0ed      	beq.n	8009398 <_strtod_l+0x518>
 80093bc:	4264      	negs	r4, r4
 80093be:	f014 020f 	ands.w	r2, r4, #15
 80093c2:	d00a      	beq.n	80093da <_strtod_l+0x55a>
 80093c4:	4b12      	ldr	r3, [pc, #72]	@ (8009410 <_strtod_l+0x590>)
 80093c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80093ca:	4650      	mov	r0, sl
 80093cc:	4659      	mov	r1, fp
 80093ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d2:	f7f7 fa5b 	bl	800088c <__aeabi_ddiv>
 80093d6:	4682      	mov	sl, r0
 80093d8:	468b      	mov	fp, r1
 80093da:	1124      	asrs	r4, r4, #4
 80093dc:	d0dc      	beq.n	8009398 <_strtod_l+0x518>
 80093de:	2c1f      	cmp	r4, #31
 80093e0:	dd20      	ble.n	8009424 <_strtod_l+0x5a4>
 80093e2:	2400      	movs	r4, #0
 80093e4:	46a0      	mov	r8, r4
 80093e6:	940a      	str	r4, [sp, #40]	@ 0x28
 80093e8:	46a1      	mov	r9, r4
 80093ea:	9a05      	ldr	r2, [sp, #20]
 80093ec:	2322      	movs	r3, #34	@ 0x22
 80093ee:	f04f 0a00 	mov.w	sl, #0
 80093f2:	f04f 0b00 	mov.w	fp, #0
 80093f6:	6013      	str	r3, [r2, #0]
 80093f8:	e768      	b.n	80092cc <_strtod_l+0x44c>
 80093fa:	bf00      	nop
 80093fc:	0800d05d 	.word	0x0800d05d
 8009400:	0800d274 	.word	0x0800d274
 8009404:	0800d055 	.word	0x0800d055
 8009408:	0800d08c 	.word	0x0800d08c
 800940c:	0800d41d 	.word	0x0800d41d
 8009410:	0800d1a8 	.word	0x0800d1a8
 8009414:	0800d180 	.word	0x0800d180
 8009418:	7ff00000 	.word	0x7ff00000
 800941c:	7ca00000 	.word	0x7ca00000
 8009420:	7fefffff 	.word	0x7fefffff
 8009424:	f014 0310 	ands.w	r3, r4, #16
 8009428:	bf18      	it	ne
 800942a:	236a      	movne	r3, #106	@ 0x6a
 800942c:	4ea9      	ldr	r6, [pc, #676]	@ (80096d4 <_strtod_l+0x854>)
 800942e:	9308      	str	r3, [sp, #32]
 8009430:	4650      	mov	r0, sl
 8009432:	4659      	mov	r1, fp
 8009434:	2300      	movs	r3, #0
 8009436:	07e2      	lsls	r2, r4, #31
 8009438:	d504      	bpl.n	8009444 <_strtod_l+0x5c4>
 800943a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800943e:	f7f7 f8fb 	bl	8000638 <__aeabi_dmul>
 8009442:	2301      	movs	r3, #1
 8009444:	1064      	asrs	r4, r4, #1
 8009446:	f106 0608 	add.w	r6, r6, #8
 800944a:	d1f4      	bne.n	8009436 <_strtod_l+0x5b6>
 800944c:	b10b      	cbz	r3, 8009452 <_strtod_l+0x5d2>
 800944e:	4682      	mov	sl, r0
 8009450:	468b      	mov	fp, r1
 8009452:	9b08      	ldr	r3, [sp, #32]
 8009454:	b1b3      	cbz	r3, 8009484 <_strtod_l+0x604>
 8009456:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800945a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800945e:	2b00      	cmp	r3, #0
 8009460:	4659      	mov	r1, fp
 8009462:	dd0f      	ble.n	8009484 <_strtod_l+0x604>
 8009464:	2b1f      	cmp	r3, #31
 8009466:	dd55      	ble.n	8009514 <_strtod_l+0x694>
 8009468:	2b34      	cmp	r3, #52	@ 0x34
 800946a:	bfde      	ittt	le
 800946c:	f04f 33ff 	movle.w	r3, #4294967295
 8009470:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009474:	4093      	lslle	r3, r2
 8009476:	f04f 0a00 	mov.w	sl, #0
 800947a:	bfcc      	ite	gt
 800947c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009480:	ea03 0b01 	andle.w	fp, r3, r1
 8009484:	2200      	movs	r2, #0
 8009486:	2300      	movs	r3, #0
 8009488:	4650      	mov	r0, sl
 800948a:	4659      	mov	r1, fp
 800948c:	f7f7 fb3c 	bl	8000b08 <__aeabi_dcmpeq>
 8009490:	2800      	cmp	r0, #0
 8009492:	d1a6      	bne.n	80093e2 <_strtod_l+0x562>
 8009494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009496:	9300      	str	r3, [sp, #0]
 8009498:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800949a:	9805      	ldr	r0, [sp, #20]
 800949c:	462b      	mov	r3, r5
 800949e:	463a      	mov	r2, r7
 80094a0:	f7ff f8c6 	bl	8008630 <__s2b>
 80094a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80094a6:	2800      	cmp	r0, #0
 80094a8:	f43f af05 	beq.w	80092b6 <_strtod_l+0x436>
 80094ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094ae:	2a00      	cmp	r2, #0
 80094b0:	eba9 0308 	sub.w	r3, r9, r8
 80094b4:	bfa8      	it	ge
 80094b6:	2300      	movge	r3, #0
 80094b8:	9312      	str	r3, [sp, #72]	@ 0x48
 80094ba:	2400      	movs	r4, #0
 80094bc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80094c0:	9316      	str	r3, [sp, #88]	@ 0x58
 80094c2:	46a0      	mov	r8, r4
 80094c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094c6:	9805      	ldr	r0, [sp, #20]
 80094c8:	6859      	ldr	r1, [r3, #4]
 80094ca:	f7ff f809 	bl	80084e0 <_Balloc>
 80094ce:	4681      	mov	r9, r0
 80094d0:	2800      	cmp	r0, #0
 80094d2:	f43f aef4 	beq.w	80092be <_strtod_l+0x43e>
 80094d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094d8:	691a      	ldr	r2, [r3, #16]
 80094da:	3202      	adds	r2, #2
 80094dc:	f103 010c 	add.w	r1, r3, #12
 80094e0:	0092      	lsls	r2, r2, #2
 80094e2:	300c      	adds	r0, #12
 80094e4:	f000 ff48 	bl	800a378 <memcpy>
 80094e8:	ec4b ab10 	vmov	d0, sl, fp
 80094ec:	9805      	ldr	r0, [sp, #20]
 80094ee:	aa1c      	add	r2, sp, #112	@ 0x70
 80094f0:	a91b      	add	r1, sp, #108	@ 0x6c
 80094f2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80094f6:	f7ff fbd7 	bl	8008ca8 <__d2b>
 80094fa:	901a      	str	r0, [sp, #104]	@ 0x68
 80094fc:	2800      	cmp	r0, #0
 80094fe:	f43f aede 	beq.w	80092be <_strtod_l+0x43e>
 8009502:	9805      	ldr	r0, [sp, #20]
 8009504:	2101      	movs	r1, #1
 8009506:	f7ff f929 	bl	800875c <__i2b>
 800950a:	4680      	mov	r8, r0
 800950c:	b948      	cbnz	r0, 8009522 <_strtod_l+0x6a2>
 800950e:	f04f 0800 	mov.w	r8, #0
 8009512:	e6d4      	b.n	80092be <_strtod_l+0x43e>
 8009514:	f04f 32ff 	mov.w	r2, #4294967295
 8009518:	fa02 f303 	lsl.w	r3, r2, r3
 800951c:	ea03 0a0a 	and.w	sl, r3, sl
 8009520:	e7b0      	b.n	8009484 <_strtod_l+0x604>
 8009522:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009524:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009526:	2d00      	cmp	r5, #0
 8009528:	bfab      	itete	ge
 800952a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800952c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800952e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009530:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009532:	bfac      	ite	ge
 8009534:	18ef      	addge	r7, r5, r3
 8009536:	1b5e      	sublt	r6, r3, r5
 8009538:	9b08      	ldr	r3, [sp, #32]
 800953a:	1aed      	subs	r5, r5, r3
 800953c:	4415      	add	r5, r2
 800953e:	4b66      	ldr	r3, [pc, #408]	@ (80096d8 <_strtod_l+0x858>)
 8009540:	3d01      	subs	r5, #1
 8009542:	429d      	cmp	r5, r3
 8009544:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009548:	da50      	bge.n	80095ec <_strtod_l+0x76c>
 800954a:	1b5b      	subs	r3, r3, r5
 800954c:	2b1f      	cmp	r3, #31
 800954e:	eba2 0203 	sub.w	r2, r2, r3
 8009552:	f04f 0101 	mov.w	r1, #1
 8009556:	dc3d      	bgt.n	80095d4 <_strtod_l+0x754>
 8009558:	fa01 f303 	lsl.w	r3, r1, r3
 800955c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800955e:	2300      	movs	r3, #0
 8009560:	9310      	str	r3, [sp, #64]	@ 0x40
 8009562:	18bd      	adds	r5, r7, r2
 8009564:	9b08      	ldr	r3, [sp, #32]
 8009566:	42af      	cmp	r7, r5
 8009568:	4416      	add	r6, r2
 800956a:	441e      	add	r6, r3
 800956c:	463b      	mov	r3, r7
 800956e:	bfa8      	it	ge
 8009570:	462b      	movge	r3, r5
 8009572:	42b3      	cmp	r3, r6
 8009574:	bfa8      	it	ge
 8009576:	4633      	movge	r3, r6
 8009578:	2b00      	cmp	r3, #0
 800957a:	bfc2      	ittt	gt
 800957c:	1aed      	subgt	r5, r5, r3
 800957e:	1af6      	subgt	r6, r6, r3
 8009580:	1aff      	subgt	r7, r7, r3
 8009582:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009584:	2b00      	cmp	r3, #0
 8009586:	dd16      	ble.n	80095b6 <_strtod_l+0x736>
 8009588:	4641      	mov	r1, r8
 800958a:	9805      	ldr	r0, [sp, #20]
 800958c:	461a      	mov	r2, r3
 800958e:	f7ff f9a5 	bl	80088dc <__pow5mult>
 8009592:	4680      	mov	r8, r0
 8009594:	2800      	cmp	r0, #0
 8009596:	d0ba      	beq.n	800950e <_strtod_l+0x68e>
 8009598:	4601      	mov	r1, r0
 800959a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800959c:	9805      	ldr	r0, [sp, #20]
 800959e:	f7ff f8f3 	bl	8008788 <__multiply>
 80095a2:	900e      	str	r0, [sp, #56]	@ 0x38
 80095a4:	2800      	cmp	r0, #0
 80095a6:	f43f ae8a 	beq.w	80092be <_strtod_l+0x43e>
 80095aa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095ac:	9805      	ldr	r0, [sp, #20]
 80095ae:	f7fe ffd7 	bl	8008560 <_Bfree>
 80095b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80095b6:	2d00      	cmp	r5, #0
 80095b8:	dc1d      	bgt.n	80095f6 <_strtod_l+0x776>
 80095ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095bc:	2b00      	cmp	r3, #0
 80095be:	dd23      	ble.n	8009608 <_strtod_l+0x788>
 80095c0:	4649      	mov	r1, r9
 80095c2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80095c4:	9805      	ldr	r0, [sp, #20]
 80095c6:	f7ff f989 	bl	80088dc <__pow5mult>
 80095ca:	4681      	mov	r9, r0
 80095cc:	b9e0      	cbnz	r0, 8009608 <_strtod_l+0x788>
 80095ce:	f04f 0900 	mov.w	r9, #0
 80095d2:	e674      	b.n	80092be <_strtod_l+0x43e>
 80095d4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80095d8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80095dc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80095e0:	35e2      	adds	r5, #226	@ 0xe2
 80095e2:	fa01 f305 	lsl.w	r3, r1, r5
 80095e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80095e8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80095ea:	e7ba      	b.n	8009562 <_strtod_l+0x6e2>
 80095ec:	2300      	movs	r3, #0
 80095ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80095f0:	2301      	movs	r3, #1
 80095f2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80095f4:	e7b5      	b.n	8009562 <_strtod_l+0x6e2>
 80095f6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095f8:	9805      	ldr	r0, [sp, #20]
 80095fa:	462a      	mov	r2, r5
 80095fc:	f7ff f9c8 	bl	8008990 <__lshift>
 8009600:	901a      	str	r0, [sp, #104]	@ 0x68
 8009602:	2800      	cmp	r0, #0
 8009604:	d1d9      	bne.n	80095ba <_strtod_l+0x73a>
 8009606:	e65a      	b.n	80092be <_strtod_l+0x43e>
 8009608:	2e00      	cmp	r6, #0
 800960a:	dd07      	ble.n	800961c <_strtod_l+0x79c>
 800960c:	4649      	mov	r1, r9
 800960e:	9805      	ldr	r0, [sp, #20]
 8009610:	4632      	mov	r2, r6
 8009612:	f7ff f9bd 	bl	8008990 <__lshift>
 8009616:	4681      	mov	r9, r0
 8009618:	2800      	cmp	r0, #0
 800961a:	d0d8      	beq.n	80095ce <_strtod_l+0x74e>
 800961c:	2f00      	cmp	r7, #0
 800961e:	dd08      	ble.n	8009632 <_strtod_l+0x7b2>
 8009620:	4641      	mov	r1, r8
 8009622:	9805      	ldr	r0, [sp, #20]
 8009624:	463a      	mov	r2, r7
 8009626:	f7ff f9b3 	bl	8008990 <__lshift>
 800962a:	4680      	mov	r8, r0
 800962c:	2800      	cmp	r0, #0
 800962e:	f43f ae46 	beq.w	80092be <_strtod_l+0x43e>
 8009632:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009634:	9805      	ldr	r0, [sp, #20]
 8009636:	464a      	mov	r2, r9
 8009638:	f7ff fa32 	bl	8008aa0 <__mdiff>
 800963c:	4604      	mov	r4, r0
 800963e:	2800      	cmp	r0, #0
 8009640:	f43f ae3d 	beq.w	80092be <_strtod_l+0x43e>
 8009644:	68c3      	ldr	r3, [r0, #12]
 8009646:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009648:	2300      	movs	r3, #0
 800964a:	60c3      	str	r3, [r0, #12]
 800964c:	4641      	mov	r1, r8
 800964e:	f7ff fa0b 	bl	8008a68 <__mcmp>
 8009652:	2800      	cmp	r0, #0
 8009654:	da46      	bge.n	80096e4 <_strtod_l+0x864>
 8009656:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009658:	ea53 030a 	orrs.w	r3, r3, sl
 800965c:	d16c      	bne.n	8009738 <_strtod_l+0x8b8>
 800965e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009662:	2b00      	cmp	r3, #0
 8009664:	d168      	bne.n	8009738 <_strtod_l+0x8b8>
 8009666:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800966a:	0d1b      	lsrs	r3, r3, #20
 800966c:	051b      	lsls	r3, r3, #20
 800966e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009672:	d961      	bls.n	8009738 <_strtod_l+0x8b8>
 8009674:	6963      	ldr	r3, [r4, #20]
 8009676:	b913      	cbnz	r3, 800967e <_strtod_l+0x7fe>
 8009678:	6923      	ldr	r3, [r4, #16]
 800967a:	2b01      	cmp	r3, #1
 800967c:	dd5c      	ble.n	8009738 <_strtod_l+0x8b8>
 800967e:	4621      	mov	r1, r4
 8009680:	2201      	movs	r2, #1
 8009682:	9805      	ldr	r0, [sp, #20]
 8009684:	f7ff f984 	bl	8008990 <__lshift>
 8009688:	4641      	mov	r1, r8
 800968a:	4604      	mov	r4, r0
 800968c:	f7ff f9ec 	bl	8008a68 <__mcmp>
 8009690:	2800      	cmp	r0, #0
 8009692:	dd51      	ble.n	8009738 <_strtod_l+0x8b8>
 8009694:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009698:	9a08      	ldr	r2, [sp, #32]
 800969a:	0d1b      	lsrs	r3, r3, #20
 800969c:	051b      	lsls	r3, r3, #20
 800969e:	2a00      	cmp	r2, #0
 80096a0:	d06b      	beq.n	800977a <_strtod_l+0x8fa>
 80096a2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80096a6:	d868      	bhi.n	800977a <_strtod_l+0x8fa>
 80096a8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80096ac:	f67f ae9d 	bls.w	80093ea <_strtod_l+0x56a>
 80096b0:	4b0a      	ldr	r3, [pc, #40]	@ (80096dc <_strtod_l+0x85c>)
 80096b2:	4650      	mov	r0, sl
 80096b4:	4659      	mov	r1, fp
 80096b6:	2200      	movs	r2, #0
 80096b8:	f7f6 ffbe 	bl	8000638 <__aeabi_dmul>
 80096bc:	4b08      	ldr	r3, [pc, #32]	@ (80096e0 <_strtod_l+0x860>)
 80096be:	400b      	ands	r3, r1
 80096c0:	4682      	mov	sl, r0
 80096c2:	468b      	mov	fp, r1
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	f47f ae05 	bne.w	80092d4 <_strtod_l+0x454>
 80096ca:	9a05      	ldr	r2, [sp, #20]
 80096cc:	2322      	movs	r3, #34	@ 0x22
 80096ce:	6013      	str	r3, [r2, #0]
 80096d0:	e600      	b.n	80092d4 <_strtod_l+0x454>
 80096d2:	bf00      	nop
 80096d4:	0800d2a0 	.word	0x0800d2a0
 80096d8:	fffffc02 	.word	0xfffffc02
 80096dc:	39500000 	.word	0x39500000
 80096e0:	7ff00000 	.word	0x7ff00000
 80096e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80096e8:	d165      	bne.n	80097b6 <_strtod_l+0x936>
 80096ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80096ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80096f0:	b35a      	cbz	r2, 800974a <_strtod_l+0x8ca>
 80096f2:	4a9f      	ldr	r2, [pc, #636]	@ (8009970 <_strtod_l+0xaf0>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d12b      	bne.n	8009750 <_strtod_l+0x8d0>
 80096f8:	9b08      	ldr	r3, [sp, #32]
 80096fa:	4651      	mov	r1, sl
 80096fc:	b303      	cbz	r3, 8009740 <_strtod_l+0x8c0>
 80096fe:	4b9d      	ldr	r3, [pc, #628]	@ (8009974 <_strtod_l+0xaf4>)
 8009700:	465a      	mov	r2, fp
 8009702:	4013      	ands	r3, r2
 8009704:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009708:	f04f 32ff 	mov.w	r2, #4294967295
 800970c:	d81b      	bhi.n	8009746 <_strtod_l+0x8c6>
 800970e:	0d1b      	lsrs	r3, r3, #20
 8009710:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009714:	fa02 f303 	lsl.w	r3, r2, r3
 8009718:	4299      	cmp	r1, r3
 800971a:	d119      	bne.n	8009750 <_strtod_l+0x8d0>
 800971c:	4b96      	ldr	r3, [pc, #600]	@ (8009978 <_strtod_l+0xaf8>)
 800971e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009720:	429a      	cmp	r2, r3
 8009722:	d102      	bne.n	800972a <_strtod_l+0x8aa>
 8009724:	3101      	adds	r1, #1
 8009726:	f43f adca 	beq.w	80092be <_strtod_l+0x43e>
 800972a:	4b92      	ldr	r3, [pc, #584]	@ (8009974 <_strtod_l+0xaf4>)
 800972c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800972e:	401a      	ands	r2, r3
 8009730:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009734:	f04f 0a00 	mov.w	sl, #0
 8009738:	9b08      	ldr	r3, [sp, #32]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d1b8      	bne.n	80096b0 <_strtod_l+0x830>
 800973e:	e5c9      	b.n	80092d4 <_strtod_l+0x454>
 8009740:	f04f 33ff 	mov.w	r3, #4294967295
 8009744:	e7e8      	b.n	8009718 <_strtod_l+0x898>
 8009746:	4613      	mov	r3, r2
 8009748:	e7e6      	b.n	8009718 <_strtod_l+0x898>
 800974a:	ea53 030a 	orrs.w	r3, r3, sl
 800974e:	d0a1      	beq.n	8009694 <_strtod_l+0x814>
 8009750:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009752:	b1db      	cbz	r3, 800978c <_strtod_l+0x90c>
 8009754:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009756:	4213      	tst	r3, r2
 8009758:	d0ee      	beq.n	8009738 <_strtod_l+0x8b8>
 800975a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800975c:	9a08      	ldr	r2, [sp, #32]
 800975e:	4650      	mov	r0, sl
 8009760:	4659      	mov	r1, fp
 8009762:	b1bb      	cbz	r3, 8009794 <_strtod_l+0x914>
 8009764:	f7ff fb6e 	bl	8008e44 <sulp>
 8009768:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800976c:	ec53 2b10 	vmov	r2, r3, d0
 8009770:	f7f6 fdac 	bl	80002cc <__adddf3>
 8009774:	4682      	mov	sl, r0
 8009776:	468b      	mov	fp, r1
 8009778:	e7de      	b.n	8009738 <_strtod_l+0x8b8>
 800977a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800977e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009782:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009786:	f04f 3aff 	mov.w	sl, #4294967295
 800978a:	e7d5      	b.n	8009738 <_strtod_l+0x8b8>
 800978c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800978e:	ea13 0f0a 	tst.w	r3, sl
 8009792:	e7e1      	b.n	8009758 <_strtod_l+0x8d8>
 8009794:	f7ff fb56 	bl	8008e44 <sulp>
 8009798:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800979c:	ec53 2b10 	vmov	r2, r3, d0
 80097a0:	f7f6 fd92 	bl	80002c8 <__aeabi_dsub>
 80097a4:	2200      	movs	r2, #0
 80097a6:	2300      	movs	r3, #0
 80097a8:	4682      	mov	sl, r0
 80097aa:	468b      	mov	fp, r1
 80097ac:	f7f7 f9ac 	bl	8000b08 <__aeabi_dcmpeq>
 80097b0:	2800      	cmp	r0, #0
 80097b2:	d0c1      	beq.n	8009738 <_strtod_l+0x8b8>
 80097b4:	e619      	b.n	80093ea <_strtod_l+0x56a>
 80097b6:	4641      	mov	r1, r8
 80097b8:	4620      	mov	r0, r4
 80097ba:	f7ff facd 	bl	8008d58 <__ratio>
 80097be:	ec57 6b10 	vmov	r6, r7, d0
 80097c2:	2200      	movs	r2, #0
 80097c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80097c8:	4630      	mov	r0, r6
 80097ca:	4639      	mov	r1, r7
 80097cc:	f7f7 f9b0 	bl	8000b30 <__aeabi_dcmple>
 80097d0:	2800      	cmp	r0, #0
 80097d2:	d06f      	beq.n	80098b4 <_strtod_l+0xa34>
 80097d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d17a      	bne.n	80098d0 <_strtod_l+0xa50>
 80097da:	f1ba 0f00 	cmp.w	sl, #0
 80097de:	d158      	bne.n	8009892 <_strtod_l+0xa12>
 80097e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d15a      	bne.n	80098a0 <_strtod_l+0xa20>
 80097ea:	4b64      	ldr	r3, [pc, #400]	@ (800997c <_strtod_l+0xafc>)
 80097ec:	2200      	movs	r2, #0
 80097ee:	4630      	mov	r0, r6
 80097f0:	4639      	mov	r1, r7
 80097f2:	f7f7 f993 	bl	8000b1c <__aeabi_dcmplt>
 80097f6:	2800      	cmp	r0, #0
 80097f8:	d159      	bne.n	80098ae <_strtod_l+0xa2e>
 80097fa:	4630      	mov	r0, r6
 80097fc:	4639      	mov	r1, r7
 80097fe:	4b60      	ldr	r3, [pc, #384]	@ (8009980 <_strtod_l+0xb00>)
 8009800:	2200      	movs	r2, #0
 8009802:	f7f6 ff19 	bl	8000638 <__aeabi_dmul>
 8009806:	4606      	mov	r6, r0
 8009808:	460f      	mov	r7, r1
 800980a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800980e:	9606      	str	r6, [sp, #24]
 8009810:	9307      	str	r3, [sp, #28]
 8009812:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009816:	4d57      	ldr	r5, [pc, #348]	@ (8009974 <_strtod_l+0xaf4>)
 8009818:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800981c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800981e:	401d      	ands	r5, r3
 8009820:	4b58      	ldr	r3, [pc, #352]	@ (8009984 <_strtod_l+0xb04>)
 8009822:	429d      	cmp	r5, r3
 8009824:	f040 80b2 	bne.w	800998c <_strtod_l+0xb0c>
 8009828:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800982a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800982e:	ec4b ab10 	vmov	d0, sl, fp
 8009832:	f7ff f9c9 	bl	8008bc8 <__ulp>
 8009836:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800983a:	ec51 0b10 	vmov	r0, r1, d0
 800983e:	f7f6 fefb 	bl	8000638 <__aeabi_dmul>
 8009842:	4652      	mov	r2, sl
 8009844:	465b      	mov	r3, fp
 8009846:	f7f6 fd41 	bl	80002cc <__adddf3>
 800984a:	460b      	mov	r3, r1
 800984c:	4949      	ldr	r1, [pc, #292]	@ (8009974 <_strtod_l+0xaf4>)
 800984e:	4a4e      	ldr	r2, [pc, #312]	@ (8009988 <_strtod_l+0xb08>)
 8009850:	4019      	ands	r1, r3
 8009852:	4291      	cmp	r1, r2
 8009854:	4682      	mov	sl, r0
 8009856:	d942      	bls.n	80098de <_strtod_l+0xa5e>
 8009858:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800985a:	4b47      	ldr	r3, [pc, #284]	@ (8009978 <_strtod_l+0xaf8>)
 800985c:	429a      	cmp	r2, r3
 800985e:	d103      	bne.n	8009868 <_strtod_l+0x9e8>
 8009860:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009862:	3301      	adds	r3, #1
 8009864:	f43f ad2b 	beq.w	80092be <_strtod_l+0x43e>
 8009868:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009978 <_strtod_l+0xaf8>
 800986c:	f04f 3aff 	mov.w	sl, #4294967295
 8009870:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009872:	9805      	ldr	r0, [sp, #20]
 8009874:	f7fe fe74 	bl	8008560 <_Bfree>
 8009878:	9805      	ldr	r0, [sp, #20]
 800987a:	4649      	mov	r1, r9
 800987c:	f7fe fe70 	bl	8008560 <_Bfree>
 8009880:	9805      	ldr	r0, [sp, #20]
 8009882:	4641      	mov	r1, r8
 8009884:	f7fe fe6c 	bl	8008560 <_Bfree>
 8009888:	9805      	ldr	r0, [sp, #20]
 800988a:	4621      	mov	r1, r4
 800988c:	f7fe fe68 	bl	8008560 <_Bfree>
 8009890:	e618      	b.n	80094c4 <_strtod_l+0x644>
 8009892:	f1ba 0f01 	cmp.w	sl, #1
 8009896:	d103      	bne.n	80098a0 <_strtod_l+0xa20>
 8009898:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800989a:	2b00      	cmp	r3, #0
 800989c:	f43f ada5 	beq.w	80093ea <_strtod_l+0x56a>
 80098a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009950 <_strtod_l+0xad0>
 80098a4:	4f35      	ldr	r7, [pc, #212]	@ (800997c <_strtod_l+0xafc>)
 80098a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80098aa:	2600      	movs	r6, #0
 80098ac:	e7b1      	b.n	8009812 <_strtod_l+0x992>
 80098ae:	4f34      	ldr	r7, [pc, #208]	@ (8009980 <_strtod_l+0xb00>)
 80098b0:	2600      	movs	r6, #0
 80098b2:	e7aa      	b.n	800980a <_strtod_l+0x98a>
 80098b4:	4b32      	ldr	r3, [pc, #200]	@ (8009980 <_strtod_l+0xb00>)
 80098b6:	4630      	mov	r0, r6
 80098b8:	4639      	mov	r1, r7
 80098ba:	2200      	movs	r2, #0
 80098bc:	f7f6 febc 	bl	8000638 <__aeabi_dmul>
 80098c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098c2:	4606      	mov	r6, r0
 80098c4:	460f      	mov	r7, r1
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d09f      	beq.n	800980a <_strtod_l+0x98a>
 80098ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80098ce:	e7a0      	b.n	8009812 <_strtod_l+0x992>
 80098d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009958 <_strtod_l+0xad8>
 80098d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80098d8:	ec57 6b17 	vmov	r6, r7, d7
 80098dc:	e799      	b.n	8009812 <_strtod_l+0x992>
 80098de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80098e2:	9b08      	ldr	r3, [sp, #32]
 80098e4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d1c1      	bne.n	8009870 <_strtod_l+0x9f0>
 80098ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80098f0:	0d1b      	lsrs	r3, r3, #20
 80098f2:	051b      	lsls	r3, r3, #20
 80098f4:	429d      	cmp	r5, r3
 80098f6:	d1bb      	bne.n	8009870 <_strtod_l+0x9f0>
 80098f8:	4630      	mov	r0, r6
 80098fa:	4639      	mov	r1, r7
 80098fc:	f7f7 f9fc 	bl	8000cf8 <__aeabi_d2lz>
 8009900:	f7f6 fe6c 	bl	80005dc <__aeabi_l2d>
 8009904:	4602      	mov	r2, r0
 8009906:	460b      	mov	r3, r1
 8009908:	4630      	mov	r0, r6
 800990a:	4639      	mov	r1, r7
 800990c:	f7f6 fcdc 	bl	80002c8 <__aeabi_dsub>
 8009910:	460b      	mov	r3, r1
 8009912:	4602      	mov	r2, r0
 8009914:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009918:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800991c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800991e:	ea46 060a 	orr.w	r6, r6, sl
 8009922:	431e      	orrs	r6, r3
 8009924:	d06f      	beq.n	8009a06 <_strtod_l+0xb86>
 8009926:	a30e      	add	r3, pc, #56	@ (adr r3, 8009960 <_strtod_l+0xae0>)
 8009928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800992c:	f7f7 f8f6 	bl	8000b1c <__aeabi_dcmplt>
 8009930:	2800      	cmp	r0, #0
 8009932:	f47f accf 	bne.w	80092d4 <_strtod_l+0x454>
 8009936:	a30c      	add	r3, pc, #48	@ (adr r3, 8009968 <_strtod_l+0xae8>)
 8009938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009940:	f7f7 f90a 	bl	8000b58 <__aeabi_dcmpgt>
 8009944:	2800      	cmp	r0, #0
 8009946:	d093      	beq.n	8009870 <_strtod_l+0x9f0>
 8009948:	e4c4      	b.n	80092d4 <_strtod_l+0x454>
 800994a:	bf00      	nop
 800994c:	f3af 8000 	nop.w
 8009950:	00000000 	.word	0x00000000
 8009954:	bff00000 	.word	0xbff00000
 8009958:	00000000 	.word	0x00000000
 800995c:	3ff00000 	.word	0x3ff00000
 8009960:	94a03595 	.word	0x94a03595
 8009964:	3fdfffff 	.word	0x3fdfffff
 8009968:	35afe535 	.word	0x35afe535
 800996c:	3fe00000 	.word	0x3fe00000
 8009970:	000fffff 	.word	0x000fffff
 8009974:	7ff00000 	.word	0x7ff00000
 8009978:	7fefffff 	.word	0x7fefffff
 800997c:	3ff00000 	.word	0x3ff00000
 8009980:	3fe00000 	.word	0x3fe00000
 8009984:	7fe00000 	.word	0x7fe00000
 8009988:	7c9fffff 	.word	0x7c9fffff
 800998c:	9b08      	ldr	r3, [sp, #32]
 800998e:	b323      	cbz	r3, 80099da <_strtod_l+0xb5a>
 8009990:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009994:	d821      	bhi.n	80099da <_strtod_l+0xb5a>
 8009996:	a328      	add	r3, pc, #160	@ (adr r3, 8009a38 <_strtod_l+0xbb8>)
 8009998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999c:	4630      	mov	r0, r6
 800999e:	4639      	mov	r1, r7
 80099a0:	f7f7 f8c6 	bl	8000b30 <__aeabi_dcmple>
 80099a4:	b1a0      	cbz	r0, 80099d0 <_strtod_l+0xb50>
 80099a6:	4639      	mov	r1, r7
 80099a8:	4630      	mov	r0, r6
 80099aa:	f7f7 f91d 	bl	8000be8 <__aeabi_d2uiz>
 80099ae:	2801      	cmp	r0, #1
 80099b0:	bf38      	it	cc
 80099b2:	2001      	movcc	r0, #1
 80099b4:	f7f6 fdc6 	bl	8000544 <__aeabi_ui2d>
 80099b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099ba:	4606      	mov	r6, r0
 80099bc:	460f      	mov	r7, r1
 80099be:	b9fb      	cbnz	r3, 8009a00 <_strtod_l+0xb80>
 80099c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80099c4:	9014      	str	r0, [sp, #80]	@ 0x50
 80099c6:	9315      	str	r3, [sp, #84]	@ 0x54
 80099c8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80099cc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80099d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80099d2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80099d6:	1b5b      	subs	r3, r3, r5
 80099d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80099da:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80099de:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80099e2:	f7ff f8f1 	bl	8008bc8 <__ulp>
 80099e6:	4650      	mov	r0, sl
 80099e8:	ec53 2b10 	vmov	r2, r3, d0
 80099ec:	4659      	mov	r1, fp
 80099ee:	f7f6 fe23 	bl	8000638 <__aeabi_dmul>
 80099f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80099f6:	f7f6 fc69 	bl	80002cc <__adddf3>
 80099fa:	4682      	mov	sl, r0
 80099fc:	468b      	mov	fp, r1
 80099fe:	e770      	b.n	80098e2 <_strtod_l+0xa62>
 8009a00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009a04:	e7e0      	b.n	80099c8 <_strtod_l+0xb48>
 8009a06:	a30e      	add	r3, pc, #56	@ (adr r3, 8009a40 <_strtod_l+0xbc0>)
 8009a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0c:	f7f7 f886 	bl	8000b1c <__aeabi_dcmplt>
 8009a10:	e798      	b.n	8009944 <_strtod_l+0xac4>
 8009a12:	2300      	movs	r3, #0
 8009a14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009a18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a1a:	6013      	str	r3, [r2, #0]
 8009a1c:	f7ff ba6d 	b.w	8008efa <_strtod_l+0x7a>
 8009a20:	2a65      	cmp	r2, #101	@ 0x65
 8009a22:	f43f ab66 	beq.w	80090f2 <_strtod_l+0x272>
 8009a26:	2a45      	cmp	r2, #69	@ 0x45
 8009a28:	f43f ab63 	beq.w	80090f2 <_strtod_l+0x272>
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	f7ff bb9e 	b.w	800916e <_strtod_l+0x2ee>
 8009a32:	bf00      	nop
 8009a34:	f3af 8000 	nop.w
 8009a38:	ffc00000 	.word	0xffc00000
 8009a3c:	41dfffff 	.word	0x41dfffff
 8009a40:	94a03595 	.word	0x94a03595
 8009a44:	3fcfffff 	.word	0x3fcfffff

08009a48 <_strtod_r>:
 8009a48:	4b01      	ldr	r3, [pc, #4]	@ (8009a50 <_strtod_r+0x8>)
 8009a4a:	f7ff ba19 	b.w	8008e80 <_strtod_l>
 8009a4e:	bf00      	nop
 8009a50:	20000084 	.word	0x20000084

08009a54 <_strtol_l.constprop.0>:
 8009a54:	2b24      	cmp	r3, #36	@ 0x24
 8009a56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a5a:	4686      	mov	lr, r0
 8009a5c:	4690      	mov	r8, r2
 8009a5e:	d801      	bhi.n	8009a64 <_strtol_l.constprop.0+0x10>
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d106      	bne.n	8009a72 <_strtol_l.constprop.0+0x1e>
 8009a64:	f7fd fdbc 	bl	80075e0 <__errno>
 8009a68:	2316      	movs	r3, #22
 8009a6a:	6003      	str	r3, [r0, #0]
 8009a6c:	2000      	movs	r0, #0
 8009a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a72:	4834      	ldr	r0, [pc, #208]	@ (8009b44 <_strtol_l.constprop.0+0xf0>)
 8009a74:	460d      	mov	r5, r1
 8009a76:	462a      	mov	r2, r5
 8009a78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a7c:	5d06      	ldrb	r6, [r0, r4]
 8009a7e:	f016 0608 	ands.w	r6, r6, #8
 8009a82:	d1f8      	bne.n	8009a76 <_strtol_l.constprop.0+0x22>
 8009a84:	2c2d      	cmp	r4, #45	@ 0x2d
 8009a86:	d12d      	bne.n	8009ae4 <_strtol_l.constprop.0+0x90>
 8009a88:	782c      	ldrb	r4, [r5, #0]
 8009a8a:	2601      	movs	r6, #1
 8009a8c:	1c95      	adds	r5, r2, #2
 8009a8e:	f033 0210 	bics.w	r2, r3, #16
 8009a92:	d109      	bne.n	8009aa8 <_strtol_l.constprop.0+0x54>
 8009a94:	2c30      	cmp	r4, #48	@ 0x30
 8009a96:	d12a      	bne.n	8009aee <_strtol_l.constprop.0+0x9a>
 8009a98:	782a      	ldrb	r2, [r5, #0]
 8009a9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009a9e:	2a58      	cmp	r2, #88	@ 0x58
 8009aa0:	d125      	bne.n	8009aee <_strtol_l.constprop.0+0x9a>
 8009aa2:	786c      	ldrb	r4, [r5, #1]
 8009aa4:	2310      	movs	r3, #16
 8009aa6:	3502      	adds	r5, #2
 8009aa8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009aac:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	fbbc f9f3 	udiv	r9, ip, r3
 8009ab6:	4610      	mov	r0, r2
 8009ab8:	fb03 ca19 	mls	sl, r3, r9, ip
 8009abc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009ac0:	2f09      	cmp	r7, #9
 8009ac2:	d81b      	bhi.n	8009afc <_strtol_l.constprop.0+0xa8>
 8009ac4:	463c      	mov	r4, r7
 8009ac6:	42a3      	cmp	r3, r4
 8009ac8:	dd27      	ble.n	8009b1a <_strtol_l.constprop.0+0xc6>
 8009aca:	1c57      	adds	r7, r2, #1
 8009acc:	d007      	beq.n	8009ade <_strtol_l.constprop.0+0x8a>
 8009ace:	4581      	cmp	r9, r0
 8009ad0:	d320      	bcc.n	8009b14 <_strtol_l.constprop.0+0xc0>
 8009ad2:	d101      	bne.n	8009ad8 <_strtol_l.constprop.0+0x84>
 8009ad4:	45a2      	cmp	sl, r4
 8009ad6:	db1d      	blt.n	8009b14 <_strtol_l.constprop.0+0xc0>
 8009ad8:	fb00 4003 	mla	r0, r0, r3, r4
 8009adc:	2201      	movs	r2, #1
 8009ade:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ae2:	e7eb      	b.n	8009abc <_strtol_l.constprop.0+0x68>
 8009ae4:	2c2b      	cmp	r4, #43	@ 0x2b
 8009ae6:	bf04      	itt	eq
 8009ae8:	782c      	ldrbeq	r4, [r5, #0]
 8009aea:	1c95      	addeq	r5, r2, #2
 8009aec:	e7cf      	b.n	8009a8e <_strtol_l.constprop.0+0x3a>
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d1da      	bne.n	8009aa8 <_strtol_l.constprop.0+0x54>
 8009af2:	2c30      	cmp	r4, #48	@ 0x30
 8009af4:	bf0c      	ite	eq
 8009af6:	2308      	moveq	r3, #8
 8009af8:	230a      	movne	r3, #10
 8009afa:	e7d5      	b.n	8009aa8 <_strtol_l.constprop.0+0x54>
 8009afc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009b00:	2f19      	cmp	r7, #25
 8009b02:	d801      	bhi.n	8009b08 <_strtol_l.constprop.0+0xb4>
 8009b04:	3c37      	subs	r4, #55	@ 0x37
 8009b06:	e7de      	b.n	8009ac6 <_strtol_l.constprop.0+0x72>
 8009b08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009b0c:	2f19      	cmp	r7, #25
 8009b0e:	d804      	bhi.n	8009b1a <_strtol_l.constprop.0+0xc6>
 8009b10:	3c57      	subs	r4, #87	@ 0x57
 8009b12:	e7d8      	b.n	8009ac6 <_strtol_l.constprop.0+0x72>
 8009b14:	f04f 32ff 	mov.w	r2, #4294967295
 8009b18:	e7e1      	b.n	8009ade <_strtol_l.constprop.0+0x8a>
 8009b1a:	1c53      	adds	r3, r2, #1
 8009b1c:	d108      	bne.n	8009b30 <_strtol_l.constprop.0+0xdc>
 8009b1e:	2322      	movs	r3, #34	@ 0x22
 8009b20:	f8ce 3000 	str.w	r3, [lr]
 8009b24:	4660      	mov	r0, ip
 8009b26:	f1b8 0f00 	cmp.w	r8, #0
 8009b2a:	d0a0      	beq.n	8009a6e <_strtol_l.constprop.0+0x1a>
 8009b2c:	1e69      	subs	r1, r5, #1
 8009b2e:	e006      	b.n	8009b3e <_strtol_l.constprop.0+0xea>
 8009b30:	b106      	cbz	r6, 8009b34 <_strtol_l.constprop.0+0xe0>
 8009b32:	4240      	negs	r0, r0
 8009b34:	f1b8 0f00 	cmp.w	r8, #0
 8009b38:	d099      	beq.n	8009a6e <_strtol_l.constprop.0+0x1a>
 8009b3a:	2a00      	cmp	r2, #0
 8009b3c:	d1f6      	bne.n	8009b2c <_strtol_l.constprop.0+0xd8>
 8009b3e:	f8c8 1000 	str.w	r1, [r8]
 8009b42:	e794      	b.n	8009a6e <_strtol_l.constprop.0+0x1a>
 8009b44:	0800d2c9 	.word	0x0800d2c9

08009b48 <_strtol_r>:
 8009b48:	f7ff bf84 	b.w	8009a54 <_strtol_l.constprop.0>

08009b4c <__ssputs_r>:
 8009b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b50:	688e      	ldr	r6, [r1, #8]
 8009b52:	461f      	mov	r7, r3
 8009b54:	42be      	cmp	r6, r7
 8009b56:	680b      	ldr	r3, [r1, #0]
 8009b58:	4682      	mov	sl, r0
 8009b5a:	460c      	mov	r4, r1
 8009b5c:	4690      	mov	r8, r2
 8009b5e:	d82d      	bhi.n	8009bbc <__ssputs_r+0x70>
 8009b60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009b68:	d026      	beq.n	8009bb8 <__ssputs_r+0x6c>
 8009b6a:	6965      	ldr	r5, [r4, #20]
 8009b6c:	6909      	ldr	r1, [r1, #16]
 8009b6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b72:	eba3 0901 	sub.w	r9, r3, r1
 8009b76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b7a:	1c7b      	adds	r3, r7, #1
 8009b7c:	444b      	add	r3, r9
 8009b7e:	106d      	asrs	r5, r5, #1
 8009b80:	429d      	cmp	r5, r3
 8009b82:	bf38      	it	cc
 8009b84:	461d      	movcc	r5, r3
 8009b86:	0553      	lsls	r3, r2, #21
 8009b88:	d527      	bpl.n	8009bda <__ssputs_r+0x8e>
 8009b8a:	4629      	mov	r1, r5
 8009b8c:	f7fe fc1c 	bl	80083c8 <_malloc_r>
 8009b90:	4606      	mov	r6, r0
 8009b92:	b360      	cbz	r0, 8009bee <__ssputs_r+0xa2>
 8009b94:	6921      	ldr	r1, [r4, #16]
 8009b96:	464a      	mov	r2, r9
 8009b98:	f000 fbee 	bl	800a378 <memcpy>
 8009b9c:	89a3      	ldrh	r3, [r4, #12]
 8009b9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009ba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ba6:	81a3      	strh	r3, [r4, #12]
 8009ba8:	6126      	str	r6, [r4, #16]
 8009baa:	6165      	str	r5, [r4, #20]
 8009bac:	444e      	add	r6, r9
 8009bae:	eba5 0509 	sub.w	r5, r5, r9
 8009bb2:	6026      	str	r6, [r4, #0]
 8009bb4:	60a5      	str	r5, [r4, #8]
 8009bb6:	463e      	mov	r6, r7
 8009bb8:	42be      	cmp	r6, r7
 8009bba:	d900      	bls.n	8009bbe <__ssputs_r+0x72>
 8009bbc:	463e      	mov	r6, r7
 8009bbe:	6820      	ldr	r0, [r4, #0]
 8009bc0:	4632      	mov	r2, r6
 8009bc2:	4641      	mov	r1, r8
 8009bc4:	f000 fb9c 	bl	800a300 <memmove>
 8009bc8:	68a3      	ldr	r3, [r4, #8]
 8009bca:	1b9b      	subs	r3, r3, r6
 8009bcc:	60a3      	str	r3, [r4, #8]
 8009bce:	6823      	ldr	r3, [r4, #0]
 8009bd0:	4433      	add	r3, r6
 8009bd2:	6023      	str	r3, [r4, #0]
 8009bd4:	2000      	movs	r0, #0
 8009bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bda:	462a      	mov	r2, r5
 8009bdc:	f000 ff61 	bl	800aaa2 <_realloc_r>
 8009be0:	4606      	mov	r6, r0
 8009be2:	2800      	cmp	r0, #0
 8009be4:	d1e0      	bne.n	8009ba8 <__ssputs_r+0x5c>
 8009be6:	6921      	ldr	r1, [r4, #16]
 8009be8:	4650      	mov	r0, sl
 8009bea:	f7fe fb79 	bl	80082e0 <_free_r>
 8009bee:	230c      	movs	r3, #12
 8009bf0:	f8ca 3000 	str.w	r3, [sl]
 8009bf4:	89a3      	ldrh	r3, [r4, #12]
 8009bf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bfa:	81a3      	strh	r3, [r4, #12]
 8009bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8009c00:	e7e9      	b.n	8009bd6 <__ssputs_r+0x8a>
	...

08009c04 <_svfiprintf_r>:
 8009c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c08:	4698      	mov	r8, r3
 8009c0a:	898b      	ldrh	r3, [r1, #12]
 8009c0c:	061b      	lsls	r3, r3, #24
 8009c0e:	b09d      	sub	sp, #116	@ 0x74
 8009c10:	4607      	mov	r7, r0
 8009c12:	460d      	mov	r5, r1
 8009c14:	4614      	mov	r4, r2
 8009c16:	d510      	bpl.n	8009c3a <_svfiprintf_r+0x36>
 8009c18:	690b      	ldr	r3, [r1, #16]
 8009c1a:	b973      	cbnz	r3, 8009c3a <_svfiprintf_r+0x36>
 8009c1c:	2140      	movs	r1, #64	@ 0x40
 8009c1e:	f7fe fbd3 	bl	80083c8 <_malloc_r>
 8009c22:	6028      	str	r0, [r5, #0]
 8009c24:	6128      	str	r0, [r5, #16]
 8009c26:	b930      	cbnz	r0, 8009c36 <_svfiprintf_r+0x32>
 8009c28:	230c      	movs	r3, #12
 8009c2a:	603b      	str	r3, [r7, #0]
 8009c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c30:	b01d      	add	sp, #116	@ 0x74
 8009c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c36:	2340      	movs	r3, #64	@ 0x40
 8009c38:	616b      	str	r3, [r5, #20]
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c3e:	2320      	movs	r3, #32
 8009c40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c44:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c48:	2330      	movs	r3, #48	@ 0x30
 8009c4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009de8 <_svfiprintf_r+0x1e4>
 8009c4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c52:	f04f 0901 	mov.w	r9, #1
 8009c56:	4623      	mov	r3, r4
 8009c58:	469a      	mov	sl, r3
 8009c5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c5e:	b10a      	cbz	r2, 8009c64 <_svfiprintf_r+0x60>
 8009c60:	2a25      	cmp	r2, #37	@ 0x25
 8009c62:	d1f9      	bne.n	8009c58 <_svfiprintf_r+0x54>
 8009c64:	ebba 0b04 	subs.w	fp, sl, r4
 8009c68:	d00b      	beq.n	8009c82 <_svfiprintf_r+0x7e>
 8009c6a:	465b      	mov	r3, fp
 8009c6c:	4622      	mov	r2, r4
 8009c6e:	4629      	mov	r1, r5
 8009c70:	4638      	mov	r0, r7
 8009c72:	f7ff ff6b 	bl	8009b4c <__ssputs_r>
 8009c76:	3001      	adds	r0, #1
 8009c78:	f000 80a7 	beq.w	8009dca <_svfiprintf_r+0x1c6>
 8009c7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c7e:	445a      	add	r2, fp
 8009c80:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c82:	f89a 3000 	ldrb.w	r3, [sl]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	f000 809f 	beq.w	8009dca <_svfiprintf_r+0x1c6>
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c96:	f10a 0a01 	add.w	sl, sl, #1
 8009c9a:	9304      	str	r3, [sp, #16]
 8009c9c:	9307      	str	r3, [sp, #28]
 8009c9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ca2:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ca4:	4654      	mov	r4, sl
 8009ca6:	2205      	movs	r2, #5
 8009ca8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cac:	484e      	ldr	r0, [pc, #312]	@ (8009de8 <_svfiprintf_r+0x1e4>)
 8009cae:	f7f6 faaf 	bl	8000210 <memchr>
 8009cb2:	9a04      	ldr	r2, [sp, #16]
 8009cb4:	b9d8      	cbnz	r0, 8009cee <_svfiprintf_r+0xea>
 8009cb6:	06d0      	lsls	r0, r2, #27
 8009cb8:	bf44      	itt	mi
 8009cba:	2320      	movmi	r3, #32
 8009cbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cc0:	0711      	lsls	r1, r2, #28
 8009cc2:	bf44      	itt	mi
 8009cc4:	232b      	movmi	r3, #43	@ 0x2b
 8009cc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cca:	f89a 3000 	ldrb.w	r3, [sl]
 8009cce:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cd0:	d015      	beq.n	8009cfe <_svfiprintf_r+0xfa>
 8009cd2:	9a07      	ldr	r2, [sp, #28]
 8009cd4:	4654      	mov	r4, sl
 8009cd6:	2000      	movs	r0, #0
 8009cd8:	f04f 0c0a 	mov.w	ip, #10
 8009cdc:	4621      	mov	r1, r4
 8009cde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ce2:	3b30      	subs	r3, #48	@ 0x30
 8009ce4:	2b09      	cmp	r3, #9
 8009ce6:	d94b      	bls.n	8009d80 <_svfiprintf_r+0x17c>
 8009ce8:	b1b0      	cbz	r0, 8009d18 <_svfiprintf_r+0x114>
 8009cea:	9207      	str	r2, [sp, #28]
 8009cec:	e014      	b.n	8009d18 <_svfiprintf_r+0x114>
 8009cee:	eba0 0308 	sub.w	r3, r0, r8
 8009cf2:	fa09 f303 	lsl.w	r3, r9, r3
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	9304      	str	r3, [sp, #16]
 8009cfa:	46a2      	mov	sl, r4
 8009cfc:	e7d2      	b.n	8009ca4 <_svfiprintf_r+0xa0>
 8009cfe:	9b03      	ldr	r3, [sp, #12]
 8009d00:	1d19      	adds	r1, r3, #4
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	9103      	str	r1, [sp, #12]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	bfbb      	ittet	lt
 8009d0a:	425b      	neglt	r3, r3
 8009d0c:	f042 0202 	orrlt.w	r2, r2, #2
 8009d10:	9307      	strge	r3, [sp, #28]
 8009d12:	9307      	strlt	r3, [sp, #28]
 8009d14:	bfb8      	it	lt
 8009d16:	9204      	strlt	r2, [sp, #16]
 8009d18:	7823      	ldrb	r3, [r4, #0]
 8009d1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d1c:	d10a      	bne.n	8009d34 <_svfiprintf_r+0x130>
 8009d1e:	7863      	ldrb	r3, [r4, #1]
 8009d20:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d22:	d132      	bne.n	8009d8a <_svfiprintf_r+0x186>
 8009d24:	9b03      	ldr	r3, [sp, #12]
 8009d26:	1d1a      	adds	r2, r3, #4
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	9203      	str	r2, [sp, #12]
 8009d2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d30:	3402      	adds	r4, #2
 8009d32:	9305      	str	r3, [sp, #20]
 8009d34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009df8 <_svfiprintf_r+0x1f4>
 8009d38:	7821      	ldrb	r1, [r4, #0]
 8009d3a:	2203      	movs	r2, #3
 8009d3c:	4650      	mov	r0, sl
 8009d3e:	f7f6 fa67 	bl	8000210 <memchr>
 8009d42:	b138      	cbz	r0, 8009d54 <_svfiprintf_r+0x150>
 8009d44:	9b04      	ldr	r3, [sp, #16]
 8009d46:	eba0 000a 	sub.w	r0, r0, sl
 8009d4a:	2240      	movs	r2, #64	@ 0x40
 8009d4c:	4082      	lsls	r2, r0
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	3401      	adds	r4, #1
 8009d52:	9304      	str	r3, [sp, #16]
 8009d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d58:	4824      	ldr	r0, [pc, #144]	@ (8009dec <_svfiprintf_r+0x1e8>)
 8009d5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d5e:	2206      	movs	r2, #6
 8009d60:	f7f6 fa56 	bl	8000210 <memchr>
 8009d64:	2800      	cmp	r0, #0
 8009d66:	d036      	beq.n	8009dd6 <_svfiprintf_r+0x1d2>
 8009d68:	4b21      	ldr	r3, [pc, #132]	@ (8009df0 <_svfiprintf_r+0x1ec>)
 8009d6a:	bb1b      	cbnz	r3, 8009db4 <_svfiprintf_r+0x1b0>
 8009d6c:	9b03      	ldr	r3, [sp, #12]
 8009d6e:	3307      	adds	r3, #7
 8009d70:	f023 0307 	bic.w	r3, r3, #7
 8009d74:	3308      	adds	r3, #8
 8009d76:	9303      	str	r3, [sp, #12]
 8009d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d7a:	4433      	add	r3, r6
 8009d7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d7e:	e76a      	b.n	8009c56 <_svfiprintf_r+0x52>
 8009d80:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d84:	460c      	mov	r4, r1
 8009d86:	2001      	movs	r0, #1
 8009d88:	e7a8      	b.n	8009cdc <_svfiprintf_r+0xd8>
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	3401      	adds	r4, #1
 8009d8e:	9305      	str	r3, [sp, #20]
 8009d90:	4619      	mov	r1, r3
 8009d92:	f04f 0c0a 	mov.w	ip, #10
 8009d96:	4620      	mov	r0, r4
 8009d98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d9c:	3a30      	subs	r2, #48	@ 0x30
 8009d9e:	2a09      	cmp	r2, #9
 8009da0:	d903      	bls.n	8009daa <_svfiprintf_r+0x1a6>
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d0c6      	beq.n	8009d34 <_svfiprintf_r+0x130>
 8009da6:	9105      	str	r1, [sp, #20]
 8009da8:	e7c4      	b.n	8009d34 <_svfiprintf_r+0x130>
 8009daa:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dae:	4604      	mov	r4, r0
 8009db0:	2301      	movs	r3, #1
 8009db2:	e7f0      	b.n	8009d96 <_svfiprintf_r+0x192>
 8009db4:	ab03      	add	r3, sp, #12
 8009db6:	9300      	str	r3, [sp, #0]
 8009db8:	462a      	mov	r2, r5
 8009dba:	4b0e      	ldr	r3, [pc, #56]	@ (8009df4 <_svfiprintf_r+0x1f0>)
 8009dbc:	a904      	add	r1, sp, #16
 8009dbe:	4638      	mov	r0, r7
 8009dc0:	f7fc fcb8 	bl	8006734 <_printf_float>
 8009dc4:	1c42      	adds	r2, r0, #1
 8009dc6:	4606      	mov	r6, r0
 8009dc8:	d1d6      	bne.n	8009d78 <_svfiprintf_r+0x174>
 8009dca:	89ab      	ldrh	r3, [r5, #12]
 8009dcc:	065b      	lsls	r3, r3, #25
 8009dce:	f53f af2d 	bmi.w	8009c2c <_svfiprintf_r+0x28>
 8009dd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009dd4:	e72c      	b.n	8009c30 <_svfiprintf_r+0x2c>
 8009dd6:	ab03      	add	r3, sp, #12
 8009dd8:	9300      	str	r3, [sp, #0]
 8009dda:	462a      	mov	r2, r5
 8009ddc:	4b05      	ldr	r3, [pc, #20]	@ (8009df4 <_svfiprintf_r+0x1f0>)
 8009dde:	a904      	add	r1, sp, #16
 8009de0:	4638      	mov	r0, r7
 8009de2:	f7fc ff3f 	bl	8006c64 <_printf_i>
 8009de6:	e7ed      	b.n	8009dc4 <_svfiprintf_r+0x1c0>
 8009de8:	0800d3c9 	.word	0x0800d3c9
 8009dec:	0800d3d3 	.word	0x0800d3d3
 8009df0:	08006735 	.word	0x08006735
 8009df4:	08009b4d 	.word	0x08009b4d
 8009df8:	0800d3cf 	.word	0x0800d3cf

08009dfc <__sfputc_r>:
 8009dfc:	6893      	ldr	r3, [r2, #8]
 8009dfe:	3b01      	subs	r3, #1
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	b410      	push	{r4}
 8009e04:	6093      	str	r3, [r2, #8]
 8009e06:	da08      	bge.n	8009e1a <__sfputc_r+0x1e>
 8009e08:	6994      	ldr	r4, [r2, #24]
 8009e0a:	42a3      	cmp	r3, r4
 8009e0c:	db01      	blt.n	8009e12 <__sfputc_r+0x16>
 8009e0e:	290a      	cmp	r1, #10
 8009e10:	d103      	bne.n	8009e1a <__sfputc_r+0x1e>
 8009e12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e16:	f000 b9df 	b.w	800a1d8 <__swbuf_r>
 8009e1a:	6813      	ldr	r3, [r2, #0]
 8009e1c:	1c58      	adds	r0, r3, #1
 8009e1e:	6010      	str	r0, [r2, #0]
 8009e20:	7019      	strb	r1, [r3, #0]
 8009e22:	4608      	mov	r0, r1
 8009e24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009e28:	4770      	bx	lr

08009e2a <__sfputs_r>:
 8009e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e2c:	4606      	mov	r6, r0
 8009e2e:	460f      	mov	r7, r1
 8009e30:	4614      	mov	r4, r2
 8009e32:	18d5      	adds	r5, r2, r3
 8009e34:	42ac      	cmp	r4, r5
 8009e36:	d101      	bne.n	8009e3c <__sfputs_r+0x12>
 8009e38:	2000      	movs	r0, #0
 8009e3a:	e007      	b.n	8009e4c <__sfputs_r+0x22>
 8009e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e40:	463a      	mov	r2, r7
 8009e42:	4630      	mov	r0, r6
 8009e44:	f7ff ffda 	bl	8009dfc <__sfputc_r>
 8009e48:	1c43      	adds	r3, r0, #1
 8009e4a:	d1f3      	bne.n	8009e34 <__sfputs_r+0xa>
 8009e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009e50 <_vfiprintf_r>:
 8009e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e54:	460d      	mov	r5, r1
 8009e56:	b09d      	sub	sp, #116	@ 0x74
 8009e58:	4614      	mov	r4, r2
 8009e5a:	4698      	mov	r8, r3
 8009e5c:	4606      	mov	r6, r0
 8009e5e:	b118      	cbz	r0, 8009e68 <_vfiprintf_r+0x18>
 8009e60:	6a03      	ldr	r3, [r0, #32]
 8009e62:	b90b      	cbnz	r3, 8009e68 <_vfiprintf_r+0x18>
 8009e64:	f7fd fabe 	bl	80073e4 <__sinit>
 8009e68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e6a:	07d9      	lsls	r1, r3, #31
 8009e6c:	d405      	bmi.n	8009e7a <_vfiprintf_r+0x2a>
 8009e6e:	89ab      	ldrh	r3, [r5, #12]
 8009e70:	059a      	lsls	r2, r3, #22
 8009e72:	d402      	bmi.n	8009e7a <_vfiprintf_r+0x2a>
 8009e74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e76:	f7fd fbde 	bl	8007636 <__retarget_lock_acquire_recursive>
 8009e7a:	89ab      	ldrh	r3, [r5, #12]
 8009e7c:	071b      	lsls	r3, r3, #28
 8009e7e:	d501      	bpl.n	8009e84 <_vfiprintf_r+0x34>
 8009e80:	692b      	ldr	r3, [r5, #16]
 8009e82:	b99b      	cbnz	r3, 8009eac <_vfiprintf_r+0x5c>
 8009e84:	4629      	mov	r1, r5
 8009e86:	4630      	mov	r0, r6
 8009e88:	f000 f9e4 	bl	800a254 <__swsetup_r>
 8009e8c:	b170      	cbz	r0, 8009eac <_vfiprintf_r+0x5c>
 8009e8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e90:	07dc      	lsls	r4, r3, #31
 8009e92:	d504      	bpl.n	8009e9e <_vfiprintf_r+0x4e>
 8009e94:	f04f 30ff 	mov.w	r0, #4294967295
 8009e98:	b01d      	add	sp, #116	@ 0x74
 8009e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e9e:	89ab      	ldrh	r3, [r5, #12]
 8009ea0:	0598      	lsls	r0, r3, #22
 8009ea2:	d4f7      	bmi.n	8009e94 <_vfiprintf_r+0x44>
 8009ea4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ea6:	f7fd fbc7 	bl	8007638 <__retarget_lock_release_recursive>
 8009eaa:	e7f3      	b.n	8009e94 <_vfiprintf_r+0x44>
 8009eac:	2300      	movs	r3, #0
 8009eae:	9309      	str	r3, [sp, #36]	@ 0x24
 8009eb0:	2320      	movs	r3, #32
 8009eb2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009eb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009eba:	2330      	movs	r3, #48	@ 0x30
 8009ebc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a06c <_vfiprintf_r+0x21c>
 8009ec0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ec4:	f04f 0901 	mov.w	r9, #1
 8009ec8:	4623      	mov	r3, r4
 8009eca:	469a      	mov	sl, r3
 8009ecc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ed0:	b10a      	cbz	r2, 8009ed6 <_vfiprintf_r+0x86>
 8009ed2:	2a25      	cmp	r2, #37	@ 0x25
 8009ed4:	d1f9      	bne.n	8009eca <_vfiprintf_r+0x7a>
 8009ed6:	ebba 0b04 	subs.w	fp, sl, r4
 8009eda:	d00b      	beq.n	8009ef4 <_vfiprintf_r+0xa4>
 8009edc:	465b      	mov	r3, fp
 8009ede:	4622      	mov	r2, r4
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	4630      	mov	r0, r6
 8009ee4:	f7ff ffa1 	bl	8009e2a <__sfputs_r>
 8009ee8:	3001      	adds	r0, #1
 8009eea:	f000 80a7 	beq.w	800a03c <_vfiprintf_r+0x1ec>
 8009eee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ef0:	445a      	add	r2, fp
 8009ef2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ef4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	f000 809f 	beq.w	800a03c <_vfiprintf_r+0x1ec>
 8009efe:	2300      	movs	r3, #0
 8009f00:	f04f 32ff 	mov.w	r2, #4294967295
 8009f04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f08:	f10a 0a01 	add.w	sl, sl, #1
 8009f0c:	9304      	str	r3, [sp, #16]
 8009f0e:	9307      	str	r3, [sp, #28]
 8009f10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009f14:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f16:	4654      	mov	r4, sl
 8009f18:	2205      	movs	r2, #5
 8009f1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f1e:	4853      	ldr	r0, [pc, #332]	@ (800a06c <_vfiprintf_r+0x21c>)
 8009f20:	f7f6 f976 	bl	8000210 <memchr>
 8009f24:	9a04      	ldr	r2, [sp, #16]
 8009f26:	b9d8      	cbnz	r0, 8009f60 <_vfiprintf_r+0x110>
 8009f28:	06d1      	lsls	r1, r2, #27
 8009f2a:	bf44      	itt	mi
 8009f2c:	2320      	movmi	r3, #32
 8009f2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f32:	0713      	lsls	r3, r2, #28
 8009f34:	bf44      	itt	mi
 8009f36:	232b      	movmi	r3, #43	@ 0x2b
 8009f38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009f3c:	f89a 3000 	ldrb.w	r3, [sl]
 8009f40:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f42:	d015      	beq.n	8009f70 <_vfiprintf_r+0x120>
 8009f44:	9a07      	ldr	r2, [sp, #28]
 8009f46:	4654      	mov	r4, sl
 8009f48:	2000      	movs	r0, #0
 8009f4a:	f04f 0c0a 	mov.w	ip, #10
 8009f4e:	4621      	mov	r1, r4
 8009f50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009f54:	3b30      	subs	r3, #48	@ 0x30
 8009f56:	2b09      	cmp	r3, #9
 8009f58:	d94b      	bls.n	8009ff2 <_vfiprintf_r+0x1a2>
 8009f5a:	b1b0      	cbz	r0, 8009f8a <_vfiprintf_r+0x13a>
 8009f5c:	9207      	str	r2, [sp, #28]
 8009f5e:	e014      	b.n	8009f8a <_vfiprintf_r+0x13a>
 8009f60:	eba0 0308 	sub.w	r3, r0, r8
 8009f64:	fa09 f303 	lsl.w	r3, r9, r3
 8009f68:	4313      	orrs	r3, r2
 8009f6a:	9304      	str	r3, [sp, #16]
 8009f6c:	46a2      	mov	sl, r4
 8009f6e:	e7d2      	b.n	8009f16 <_vfiprintf_r+0xc6>
 8009f70:	9b03      	ldr	r3, [sp, #12]
 8009f72:	1d19      	adds	r1, r3, #4
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	9103      	str	r1, [sp, #12]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	bfbb      	ittet	lt
 8009f7c:	425b      	neglt	r3, r3
 8009f7e:	f042 0202 	orrlt.w	r2, r2, #2
 8009f82:	9307      	strge	r3, [sp, #28]
 8009f84:	9307      	strlt	r3, [sp, #28]
 8009f86:	bfb8      	it	lt
 8009f88:	9204      	strlt	r2, [sp, #16]
 8009f8a:	7823      	ldrb	r3, [r4, #0]
 8009f8c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009f8e:	d10a      	bne.n	8009fa6 <_vfiprintf_r+0x156>
 8009f90:	7863      	ldrb	r3, [r4, #1]
 8009f92:	2b2a      	cmp	r3, #42	@ 0x2a
 8009f94:	d132      	bne.n	8009ffc <_vfiprintf_r+0x1ac>
 8009f96:	9b03      	ldr	r3, [sp, #12]
 8009f98:	1d1a      	adds	r2, r3, #4
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	9203      	str	r2, [sp, #12]
 8009f9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009fa2:	3402      	adds	r4, #2
 8009fa4:	9305      	str	r3, [sp, #20]
 8009fa6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a07c <_vfiprintf_r+0x22c>
 8009faa:	7821      	ldrb	r1, [r4, #0]
 8009fac:	2203      	movs	r2, #3
 8009fae:	4650      	mov	r0, sl
 8009fb0:	f7f6 f92e 	bl	8000210 <memchr>
 8009fb4:	b138      	cbz	r0, 8009fc6 <_vfiprintf_r+0x176>
 8009fb6:	9b04      	ldr	r3, [sp, #16]
 8009fb8:	eba0 000a 	sub.w	r0, r0, sl
 8009fbc:	2240      	movs	r2, #64	@ 0x40
 8009fbe:	4082      	lsls	r2, r0
 8009fc0:	4313      	orrs	r3, r2
 8009fc2:	3401      	adds	r4, #1
 8009fc4:	9304      	str	r3, [sp, #16]
 8009fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fca:	4829      	ldr	r0, [pc, #164]	@ (800a070 <_vfiprintf_r+0x220>)
 8009fcc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009fd0:	2206      	movs	r2, #6
 8009fd2:	f7f6 f91d 	bl	8000210 <memchr>
 8009fd6:	2800      	cmp	r0, #0
 8009fd8:	d03f      	beq.n	800a05a <_vfiprintf_r+0x20a>
 8009fda:	4b26      	ldr	r3, [pc, #152]	@ (800a074 <_vfiprintf_r+0x224>)
 8009fdc:	bb1b      	cbnz	r3, 800a026 <_vfiprintf_r+0x1d6>
 8009fde:	9b03      	ldr	r3, [sp, #12]
 8009fe0:	3307      	adds	r3, #7
 8009fe2:	f023 0307 	bic.w	r3, r3, #7
 8009fe6:	3308      	adds	r3, #8
 8009fe8:	9303      	str	r3, [sp, #12]
 8009fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fec:	443b      	add	r3, r7
 8009fee:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ff0:	e76a      	b.n	8009ec8 <_vfiprintf_r+0x78>
 8009ff2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ff6:	460c      	mov	r4, r1
 8009ff8:	2001      	movs	r0, #1
 8009ffa:	e7a8      	b.n	8009f4e <_vfiprintf_r+0xfe>
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	3401      	adds	r4, #1
 800a000:	9305      	str	r3, [sp, #20]
 800a002:	4619      	mov	r1, r3
 800a004:	f04f 0c0a 	mov.w	ip, #10
 800a008:	4620      	mov	r0, r4
 800a00a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a00e:	3a30      	subs	r2, #48	@ 0x30
 800a010:	2a09      	cmp	r2, #9
 800a012:	d903      	bls.n	800a01c <_vfiprintf_r+0x1cc>
 800a014:	2b00      	cmp	r3, #0
 800a016:	d0c6      	beq.n	8009fa6 <_vfiprintf_r+0x156>
 800a018:	9105      	str	r1, [sp, #20]
 800a01a:	e7c4      	b.n	8009fa6 <_vfiprintf_r+0x156>
 800a01c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a020:	4604      	mov	r4, r0
 800a022:	2301      	movs	r3, #1
 800a024:	e7f0      	b.n	800a008 <_vfiprintf_r+0x1b8>
 800a026:	ab03      	add	r3, sp, #12
 800a028:	9300      	str	r3, [sp, #0]
 800a02a:	462a      	mov	r2, r5
 800a02c:	4b12      	ldr	r3, [pc, #72]	@ (800a078 <_vfiprintf_r+0x228>)
 800a02e:	a904      	add	r1, sp, #16
 800a030:	4630      	mov	r0, r6
 800a032:	f7fc fb7f 	bl	8006734 <_printf_float>
 800a036:	4607      	mov	r7, r0
 800a038:	1c78      	adds	r0, r7, #1
 800a03a:	d1d6      	bne.n	8009fea <_vfiprintf_r+0x19a>
 800a03c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a03e:	07d9      	lsls	r1, r3, #31
 800a040:	d405      	bmi.n	800a04e <_vfiprintf_r+0x1fe>
 800a042:	89ab      	ldrh	r3, [r5, #12]
 800a044:	059a      	lsls	r2, r3, #22
 800a046:	d402      	bmi.n	800a04e <_vfiprintf_r+0x1fe>
 800a048:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a04a:	f7fd faf5 	bl	8007638 <__retarget_lock_release_recursive>
 800a04e:	89ab      	ldrh	r3, [r5, #12]
 800a050:	065b      	lsls	r3, r3, #25
 800a052:	f53f af1f 	bmi.w	8009e94 <_vfiprintf_r+0x44>
 800a056:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a058:	e71e      	b.n	8009e98 <_vfiprintf_r+0x48>
 800a05a:	ab03      	add	r3, sp, #12
 800a05c:	9300      	str	r3, [sp, #0]
 800a05e:	462a      	mov	r2, r5
 800a060:	4b05      	ldr	r3, [pc, #20]	@ (800a078 <_vfiprintf_r+0x228>)
 800a062:	a904      	add	r1, sp, #16
 800a064:	4630      	mov	r0, r6
 800a066:	f7fc fdfd 	bl	8006c64 <_printf_i>
 800a06a:	e7e4      	b.n	800a036 <_vfiprintf_r+0x1e6>
 800a06c:	0800d3c9 	.word	0x0800d3c9
 800a070:	0800d3d3 	.word	0x0800d3d3
 800a074:	08006735 	.word	0x08006735
 800a078:	08009e2b 	.word	0x08009e2b
 800a07c:	0800d3cf 	.word	0x0800d3cf

0800a080 <__sflush_r>:
 800a080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a088:	0716      	lsls	r6, r2, #28
 800a08a:	4605      	mov	r5, r0
 800a08c:	460c      	mov	r4, r1
 800a08e:	d454      	bmi.n	800a13a <__sflush_r+0xba>
 800a090:	684b      	ldr	r3, [r1, #4]
 800a092:	2b00      	cmp	r3, #0
 800a094:	dc02      	bgt.n	800a09c <__sflush_r+0x1c>
 800a096:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a098:	2b00      	cmp	r3, #0
 800a09a:	dd48      	ble.n	800a12e <__sflush_r+0xae>
 800a09c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a09e:	2e00      	cmp	r6, #0
 800a0a0:	d045      	beq.n	800a12e <__sflush_r+0xae>
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a0a8:	682f      	ldr	r7, [r5, #0]
 800a0aa:	6a21      	ldr	r1, [r4, #32]
 800a0ac:	602b      	str	r3, [r5, #0]
 800a0ae:	d030      	beq.n	800a112 <__sflush_r+0x92>
 800a0b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a0b2:	89a3      	ldrh	r3, [r4, #12]
 800a0b4:	0759      	lsls	r1, r3, #29
 800a0b6:	d505      	bpl.n	800a0c4 <__sflush_r+0x44>
 800a0b8:	6863      	ldr	r3, [r4, #4]
 800a0ba:	1ad2      	subs	r2, r2, r3
 800a0bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a0be:	b10b      	cbz	r3, 800a0c4 <__sflush_r+0x44>
 800a0c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a0c2:	1ad2      	subs	r2, r2, r3
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a0c8:	6a21      	ldr	r1, [r4, #32]
 800a0ca:	4628      	mov	r0, r5
 800a0cc:	47b0      	blx	r6
 800a0ce:	1c43      	adds	r3, r0, #1
 800a0d0:	89a3      	ldrh	r3, [r4, #12]
 800a0d2:	d106      	bne.n	800a0e2 <__sflush_r+0x62>
 800a0d4:	6829      	ldr	r1, [r5, #0]
 800a0d6:	291d      	cmp	r1, #29
 800a0d8:	d82b      	bhi.n	800a132 <__sflush_r+0xb2>
 800a0da:	4a2a      	ldr	r2, [pc, #168]	@ (800a184 <__sflush_r+0x104>)
 800a0dc:	410a      	asrs	r2, r1
 800a0de:	07d6      	lsls	r6, r2, #31
 800a0e0:	d427      	bmi.n	800a132 <__sflush_r+0xb2>
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	6062      	str	r2, [r4, #4]
 800a0e6:	04d9      	lsls	r1, r3, #19
 800a0e8:	6922      	ldr	r2, [r4, #16]
 800a0ea:	6022      	str	r2, [r4, #0]
 800a0ec:	d504      	bpl.n	800a0f8 <__sflush_r+0x78>
 800a0ee:	1c42      	adds	r2, r0, #1
 800a0f0:	d101      	bne.n	800a0f6 <__sflush_r+0x76>
 800a0f2:	682b      	ldr	r3, [r5, #0]
 800a0f4:	b903      	cbnz	r3, 800a0f8 <__sflush_r+0x78>
 800a0f6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a0f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0fa:	602f      	str	r7, [r5, #0]
 800a0fc:	b1b9      	cbz	r1, 800a12e <__sflush_r+0xae>
 800a0fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a102:	4299      	cmp	r1, r3
 800a104:	d002      	beq.n	800a10c <__sflush_r+0x8c>
 800a106:	4628      	mov	r0, r5
 800a108:	f7fe f8ea 	bl	80082e0 <_free_r>
 800a10c:	2300      	movs	r3, #0
 800a10e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a110:	e00d      	b.n	800a12e <__sflush_r+0xae>
 800a112:	2301      	movs	r3, #1
 800a114:	4628      	mov	r0, r5
 800a116:	47b0      	blx	r6
 800a118:	4602      	mov	r2, r0
 800a11a:	1c50      	adds	r0, r2, #1
 800a11c:	d1c9      	bne.n	800a0b2 <__sflush_r+0x32>
 800a11e:	682b      	ldr	r3, [r5, #0]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d0c6      	beq.n	800a0b2 <__sflush_r+0x32>
 800a124:	2b1d      	cmp	r3, #29
 800a126:	d001      	beq.n	800a12c <__sflush_r+0xac>
 800a128:	2b16      	cmp	r3, #22
 800a12a:	d11e      	bne.n	800a16a <__sflush_r+0xea>
 800a12c:	602f      	str	r7, [r5, #0]
 800a12e:	2000      	movs	r0, #0
 800a130:	e022      	b.n	800a178 <__sflush_r+0xf8>
 800a132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a136:	b21b      	sxth	r3, r3
 800a138:	e01b      	b.n	800a172 <__sflush_r+0xf2>
 800a13a:	690f      	ldr	r7, [r1, #16]
 800a13c:	2f00      	cmp	r7, #0
 800a13e:	d0f6      	beq.n	800a12e <__sflush_r+0xae>
 800a140:	0793      	lsls	r3, r2, #30
 800a142:	680e      	ldr	r6, [r1, #0]
 800a144:	bf08      	it	eq
 800a146:	694b      	ldreq	r3, [r1, #20]
 800a148:	600f      	str	r7, [r1, #0]
 800a14a:	bf18      	it	ne
 800a14c:	2300      	movne	r3, #0
 800a14e:	eba6 0807 	sub.w	r8, r6, r7
 800a152:	608b      	str	r3, [r1, #8]
 800a154:	f1b8 0f00 	cmp.w	r8, #0
 800a158:	dde9      	ble.n	800a12e <__sflush_r+0xae>
 800a15a:	6a21      	ldr	r1, [r4, #32]
 800a15c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a15e:	4643      	mov	r3, r8
 800a160:	463a      	mov	r2, r7
 800a162:	4628      	mov	r0, r5
 800a164:	47b0      	blx	r6
 800a166:	2800      	cmp	r0, #0
 800a168:	dc08      	bgt.n	800a17c <__sflush_r+0xfc>
 800a16a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a16e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a172:	81a3      	strh	r3, [r4, #12]
 800a174:	f04f 30ff 	mov.w	r0, #4294967295
 800a178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a17c:	4407      	add	r7, r0
 800a17e:	eba8 0800 	sub.w	r8, r8, r0
 800a182:	e7e7      	b.n	800a154 <__sflush_r+0xd4>
 800a184:	dfbffffe 	.word	0xdfbffffe

0800a188 <_fflush_r>:
 800a188:	b538      	push	{r3, r4, r5, lr}
 800a18a:	690b      	ldr	r3, [r1, #16]
 800a18c:	4605      	mov	r5, r0
 800a18e:	460c      	mov	r4, r1
 800a190:	b913      	cbnz	r3, 800a198 <_fflush_r+0x10>
 800a192:	2500      	movs	r5, #0
 800a194:	4628      	mov	r0, r5
 800a196:	bd38      	pop	{r3, r4, r5, pc}
 800a198:	b118      	cbz	r0, 800a1a2 <_fflush_r+0x1a>
 800a19a:	6a03      	ldr	r3, [r0, #32]
 800a19c:	b90b      	cbnz	r3, 800a1a2 <_fflush_r+0x1a>
 800a19e:	f7fd f921 	bl	80073e4 <__sinit>
 800a1a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d0f3      	beq.n	800a192 <_fflush_r+0xa>
 800a1aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a1ac:	07d0      	lsls	r0, r2, #31
 800a1ae:	d404      	bmi.n	800a1ba <_fflush_r+0x32>
 800a1b0:	0599      	lsls	r1, r3, #22
 800a1b2:	d402      	bmi.n	800a1ba <_fflush_r+0x32>
 800a1b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1b6:	f7fd fa3e 	bl	8007636 <__retarget_lock_acquire_recursive>
 800a1ba:	4628      	mov	r0, r5
 800a1bc:	4621      	mov	r1, r4
 800a1be:	f7ff ff5f 	bl	800a080 <__sflush_r>
 800a1c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a1c4:	07da      	lsls	r2, r3, #31
 800a1c6:	4605      	mov	r5, r0
 800a1c8:	d4e4      	bmi.n	800a194 <_fflush_r+0xc>
 800a1ca:	89a3      	ldrh	r3, [r4, #12]
 800a1cc:	059b      	lsls	r3, r3, #22
 800a1ce:	d4e1      	bmi.n	800a194 <_fflush_r+0xc>
 800a1d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1d2:	f7fd fa31 	bl	8007638 <__retarget_lock_release_recursive>
 800a1d6:	e7dd      	b.n	800a194 <_fflush_r+0xc>

0800a1d8 <__swbuf_r>:
 800a1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1da:	460e      	mov	r6, r1
 800a1dc:	4614      	mov	r4, r2
 800a1de:	4605      	mov	r5, r0
 800a1e0:	b118      	cbz	r0, 800a1ea <__swbuf_r+0x12>
 800a1e2:	6a03      	ldr	r3, [r0, #32]
 800a1e4:	b90b      	cbnz	r3, 800a1ea <__swbuf_r+0x12>
 800a1e6:	f7fd f8fd 	bl	80073e4 <__sinit>
 800a1ea:	69a3      	ldr	r3, [r4, #24]
 800a1ec:	60a3      	str	r3, [r4, #8]
 800a1ee:	89a3      	ldrh	r3, [r4, #12]
 800a1f0:	071a      	lsls	r2, r3, #28
 800a1f2:	d501      	bpl.n	800a1f8 <__swbuf_r+0x20>
 800a1f4:	6923      	ldr	r3, [r4, #16]
 800a1f6:	b943      	cbnz	r3, 800a20a <__swbuf_r+0x32>
 800a1f8:	4621      	mov	r1, r4
 800a1fa:	4628      	mov	r0, r5
 800a1fc:	f000 f82a 	bl	800a254 <__swsetup_r>
 800a200:	b118      	cbz	r0, 800a20a <__swbuf_r+0x32>
 800a202:	f04f 37ff 	mov.w	r7, #4294967295
 800a206:	4638      	mov	r0, r7
 800a208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a20a:	6823      	ldr	r3, [r4, #0]
 800a20c:	6922      	ldr	r2, [r4, #16]
 800a20e:	1a98      	subs	r0, r3, r2
 800a210:	6963      	ldr	r3, [r4, #20]
 800a212:	b2f6      	uxtb	r6, r6
 800a214:	4283      	cmp	r3, r0
 800a216:	4637      	mov	r7, r6
 800a218:	dc05      	bgt.n	800a226 <__swbuf_r+0x4e>
 800a21a:	4621      	mov	r1, r4
 800a21c:	4628      	mov	r0, r5
 800a21e:	f7ff ffb3 	bl	800a188 <_fflush_r>
 800a222:	2800      	cmp	r0, #0
 800a224:	d1ed      	bne.n	800a202 <__swbuf_r+0x2a>
 800a226:	68a3      	ldr	r3, [r4, #8]
 800a228:	3b01      	subs	r3, #1
 800a22a:	60a3      	str	r3, [r4, #8]
 800a22c:	6823      	ldr	r3, [r4, #0]
 800a22e:	1c5a      	adds	r2, r3, #1
 800a230:	6022      	str	r2, [r4, #0]
 800a232:	701e      	strb	r6, [r3, #0]
 800a234:	6962      	ldr	r2, [r4, #20]
 800a236:	1c43      	adds	r3, r0, #1
 800a238:	429a      	cmp	r2, r3
 800a23a:	d004      	beq.n	800a246 <__swbuf_r+0x6e>
 800a23c:	89a3      	ldrh	r3, [r4, #12]
 800a23e:	07db      	lsls	r3, r3, #31
 800a240:	d5e1      	bpl.n	800a206 <__swbuf_r+0x2e>
 800a242:	2e0a      	cmp	r6, #10
 800a244:	d1df      	bne.n	800a206 <__swbuf_r+0x2e>
 800a246:	4621      	mov	r1, r4
 800a248:	4628      	mov	r0, r5
 800a24a:	f7ff ff9d 	bl	800a188 <_fflush_r>
 800a24e:	2800      	cmp	r0, #0
 800a250:	d0d9      	beq.n	800a206 <__swbuf_r+0x2e>
 800a252:	e7d6      	b.n	800a202 <__swbuf_r+0x2a>

0800a254 <__swsetup_r>:
 800a254:	b538      	push	{r3, r4, r5, lr}
 800a256:	4b29      	ldr	r3, [pc, #164]	@ (800a2fc <__swsetup_r+0xa8>)
 800a258:	4605      	mov	r5, r0
 800a25a:	6818      	ldr	r0, [r3, #0]
 800a25c:	460c      	mov	r4, r1
 800a25e:	b118      	cbz	r0, 800a268 <__swsetup_r+0x14>
 800a260:	6a03      	ldr	r3, [r0, #32]
 800a262:	b90b      	cbnz	r3, 800a268 <__swsetup_r+0x14>
 800a264:	f7fd f8be 	bl	80073e4 <__sinit>
 800a268:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a26c:	0719      	lsls	r1, r3, #28
 800a26e:	d422      	bmi.n	800a2b6 <__swsetup_r+0x62>
 800a270:	06da      	lsls	r2, r3, #27
 800a272:	d407      	bmi.n	800a284 <__swsetup_r+0x30>
 800a274:	2209      	movs	r2, #9
 800a276:	602a      	str	r2, [r5, #0]
 800a278:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a27c:	81a3      	strh	r3, [r4, #12]
 800a27e:	f04f 30ff 	mov.w	r0, #4294967295
 800a282:	e033      	b.n	800a2ec <__swsetup_r+0x98>
 800a284:	0758      	lsls	r0, r3, #29
 800a286:	d512      	bpl.n	800a2ae <__swsetup_r+0x5a>
 800a288:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a28a:	b141      	cbz	r1, 800a29e <__swsetup_r+0x4a>
 800a28c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a290:	4299      	cmp	r1, r3
 800a292:	d002      	beq.n	800a29a <__swsetup_r+0x46>
 800a294:	4628      	mov	r0, r5
 800a296:	f7fe f823 	bl	80082e0 <_free_r>
 800a29a:	2300      	movs	r3, #0
 800a29c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a29e:	89a3      	ldrh	r3, [r4, #12]
 800a2a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a2a4:	81a3      	strh	r3, [r4, #12]
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	6063      	str	r3, [r4, #4]
 800a2aa:	6923      	ldr	r3, [r4, #16]
 800a2ac:	6023      	str	r3, [r4, #0]
 800a2ae:	89a3      	ldrh	r3, [r4, #12]
 800a2b0:	f043 0308 	orr.w	r3, r3, #8
 800a2b4:	81a3      	strh	r3, [r4, #12]
 800a2b6:	6923      	ldr	r3, [r4, #16]
 800a2b8:	b94b      	cbnz	r3, 800a2ce <__swsetup_r+0x7a>
 800a2ba:	89a3      	ldrh	r3, [r4, #12]
 800a2bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a2c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2c4:	d003      	beq.n	800a2ce <__swsetup_r+0x7a>
 800a2c6:	4621      	mov	r1, r4
 800a2c8:	4628      	mov	r0, r5
 800a2ca:	f000 fc5d 	bl	800ab88 <__smakebuf_r>
 800a2ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2d2:	f013 0201 	ands.w	r2, r3, #1
 800a2d6:	d00a      	beq.n	800a2ee <__swsetup_r+0x9a>
 800a2d8:	2200      	movs	r2, #0
 800a2da:	60a2      	str	r2, [r4, #8]
 800a2dc:	6962      	ldr	r2, [r4, #20]
 800a2de:	4252      	negs	r2, r2
 800a2e0:	61a2      	str	r2, [r4, #24]
 800a2e2:	6922      	ldr	r2, [r4, #16]
 800a2e4:	b942      	cbnz	r2, 800a2f8 <__swsetup_r+0xa4>
 800a2e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a2ea:	d1c5      	bne.n	800a278 <__swsetup_r+0x24>
 800a2ec:	bd38      	pop	{r3, r4, r5, pc}
 800a2ee:	0799      	lsls	r1, r3, #30
 800a2f0:	bf58      	it	pl
 800a2f2:	6962      	ldrpl	r2, [r4, #20]
 800a2f4:	60a2      	str	r2, [r4, #8]
 800a2f6:	e7f4      	b.n	800a2e2 <__swsetup_r+0x8e>
 800a2f8:	2000      	movs	r0, #0
 800a2fa:	e7f7      	b.n	800a2ec <__swsetup_r+0x98>
 800a2fc:	20000034 	.word	0x20000034

0800a300 <memmove>:
 800a300:	4288      	cmp	r0, r1
 800a302:	b510      	push	{r4, lr}
 800a304:	eb01 0402 	add.w	r4, r1, r2
 800a308:	d902      	bls.n	800a310 <memmove+0x10>
 800a30a:	4284      	cmp	r4, r0
 800a30c:	4623      	mov	r3, r4
 800a30e:	d807      	bhi.n	800a320 <memmove+0x20>
 800a310:	1e43      	subs	r3, r0, #1
 800a312:	42a1      	cmp	r1, r4
 800a314:	d008      	beq.n	800a328 <memmove+0x28>
 800a316:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a31a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a31e:	e7f8      	b.n	800a312 <memmove+0x12>
 800a320:	4402      	add	r2, r0
 800a322:	4601      	mov	r1, r0
 800a324:	428a      	cmp	r2, r1
 800a326:	d100      	bne.n	800a32a <memmove+0x2a>
 800a328:	bd10      	pop	{r4, pc}
 800a32a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a32e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a332:	e7f7      	b.n	800a324 <memmove+0x24>

0800a334 <strncmp>:
 800a334:	b510      	push	{r4, lr}
 800a336:	b16a      	cbz	r2, 800a354 <strncmp+0x20>
 800a338:	3901      	subs	r1, #1
 800a33a:	1884      	adds	r4, r0, r2
 800a33c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a340:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a344:	429a      	cmp	r2, r3
 800a346:	d103      	bne.n	800a350 <strncmp+0x1c>
 800a348:	42a0      	cmp	r0, r4
 800a34a:	d001      	beq.n	800a350 <strncmp+0x1c>
 800a34c:	2a00      	cmp	r2, #0
 800a34e:	d1f5      	bne.n	800a33c <strncmp+0x8>
 800a350:	1ad0      	subs	r0, r2, r3
 800a352:	bd10      	pop	{r4, pc}
 800a354:	4610      	mov	r0, r2
 800a356:	e7fc      	b.n	800a352 <strncmp+0x1e>

0800a358 <_sbrk_r>:
 800a358:	b538      	push	{r3, r4, r5, lr}
 800a35a:	4d06      	ldr	r5, [pc, #24]	@ (800a374 <_sbrk_r+0x1c>)
 800a35c:	2300      	movs	r3, #0
 800a35e:	4604      	mov	r4, r0
 800a360:	4608      	mov	r0, r1
 800a362:	602b      	str	r3, [r5, #0]
 800a364:	f7f8 f9b8 	bl	80026d8 <_sbrk>
 800a368:	1c43      	adds	r3, r0, #1
 800a36a:	d102      	bne.n	800a372 <_sbrk_r+0x1a>
 800a36c:	682b      	ldr	r3, [r5, #0]
 800a36e:	b103      	cbz	r3, 800a372 <_sbrk_r+0x1a>
 800a370:	6023      	str	r3, [r4, #0]
 800a372:	bd38      	pop	{r3, r4, r5, pc}
 800a374:	20000620 	.word	0x20000620

0800a378 <memcpy>:
 800a378:	440a      	add	r2, r1
 800a37a:	4291      	cmp	r1, r2
 800a37c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a380:	d100      	bne.n	800a384 <memcpy+0xc>
 800a382:	4770      	bx	lr
 800a384:	b510      	push	{r4, lr}
 800a386:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a38a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a38e:	4291      	cmp	r1, r2
 800a390:	d1f9      	bne.n	800a386 <memcpy+0xe>
 800a392:	bd10      	pop	{r4, pc}
 800a394:	0000      	movs	r0, r0
	...

0800a398 <nan>:
 800a398:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a3a0 <nan+0x8>
 800a39c:	4770      	bx	lr
 800a39e:	bf00      	nop
 800a3a0:	00000000 	.word	0x00000000
 800a3a4:	7ff80000 	.word	0x7ff80000

0800a3a8 <__assert_func>:
 800a3a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3aa:	4614      	mov	r4, r2
 800a3ac:	461a      	mov	r2, r3
 800a3ae:	4b09      	ldr	r3, [pc, #36]	@ (800a3d4 <__assert_func+0x2c>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	4605      	mov	r5, r0
 800a3b4:	68d8      	ldr	r0, [r3, #12]
 800a3b6:	b954      	cbnz	r4, 800a3ce <__assert_func+0x26>
 800a3b8:	4b07      	ldr	r3, [pc, #28]	@ (800a3d8 <__assert_func+0x30>)
 800a3ba:	461c      	mov	r4, r3
 800a3bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3c0:	9100      	str	r1, [sp, #0]
 800a3c2:	462b      	mov	r3, r5
 800a3c4:	4905      	ldr	r1, [pc, #20]	@ (800a3dc <__assert_func+0x34>)
 800a3c6:	f000 fba7 	bl	800ab18 <fiprintf>
 800a3ca:	f000 fc3b 	bl	800ac44 <abort>
 800a3ce:	4b04      	ldr	r3, [pc, #16]	@ (800a3e0 <__assert_func+0x38>)
 800a3d0:	e7f4      	b.n	800a3bc <__assert_func+0x14>
 800a3d2:	bf00      	nop
 800a3d4:	20000034 	.word	0x20000034
 800a3d8:	0800d41d 	.word	0x0800d41d
 800a3dc:	0800d3ef 	.word	0x0800d3ef
 800a3e0:	0800d3e2 	.word	0x0800d3e2

0800a3e4 <_calloc_r>:
 800a3e4:	b570      	push	{r4, r5, r6, lr}
 800a3e6:	fba1 5402 	umull	r5, r4, r1, r2
 800a3ea:	b93c      	cbnz	r4, 800a3fc <_calloc_r+0x18>
 800a3ec:	4629      	mov	r1, r5
 800a3ee:	f7fd ffeb 	bl	80083c8 <_malloc_r>
 800a3f2:	4606      	mov	r6, r0
 800a3f4:	b928      	cbnz	r0, 800a402 <_calloc_r+0x1e>
 800a3f6:	2600      	movs	r6, #0
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	bd70      	pop	{r4, r5, r6, pc}
 800a3fc:	220c      	movs	r2, #12
 800a3fe:	6002      	str	r2, [r0, #0]
 800a400:	e7f9      	b.n	800a3f6 <_calloc_r+0x12>
 800a402:	462a      	mov	r2, r5
 800a404:	4621      	mov	r1, r4
 800a406:	f7fd f898 	bl	800753a <memset>
 800a40a:	e7f5      	b.n	800a3f8 <_calloc_r+0x14>

0800a40c <rshift>:
 800a40c:	6903      	ldr	r3, [r0, #16]
 800a40e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a412:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a416:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a41a:	f100 0414 	add.w	r4, r0, #20
 800a41e:	dd45      	ble.n	800a4ac <rshift+0xa0>
 800a420:	f011 011f 	ands.w	r1, r1, #31
 800a424:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a428:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a42c:	d10c      	bne.n	800a448 <rshift+0x3c>
 800a42e:	f100 0710 	add.w	r7, r0, #16
 800a432:	4629      	mov	r1, r5
 800a434:	42b1      	cmp	r1, r6
 800a436:	d334      	bcc.n	800a4a2 <rshift+0x96>
 800a438:	1a9b      	subs	r3, r3, r2
 800a43a:	009b      	lsls	r3, r3, #2
 800a43c:	1eea      	subs	r2, r5, #3
 800a43e:	4296      	cmp	r6, r2
 800a440:	bf38      	it	cc
 800a442:	2300      	movcc	r3, #0
 800a444:	4423      	add	r3, r4
 800a446:	e015      	b.n	800a474 <rshift+0x68>
 800a448:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a44c:	f1c1 0820 	rsb	r8, r1, #32
 800a450:	40cf      	lsrs	r7, r1
 800a452:	f105 0e04 	add.w	lr, r5, #4
 800a456:	46a1      	mov	r9, r4
 800a458:	4576      	cmp	r6, lr
 800a45a:	46f4      	mov	ip, lr
 800a45c:	d815      	bhi.n	800a48a <rshift+0x7e>
 800a45e:	1a9a      	subs	r2, r3, r2
 800a460:	0092      	lsls	r2, r2, #2
 800a462:	3a04      	subs	r2, #4
 800a464:	3501      	adds	r5, #1
 800a466:	42ae      	cmp	r6, r5
 800a468:	bf38      	it	cc
 800a46a:	2200      	movcc	r2, #0
 800a46c:	18a3      	adds	r3, r4, r2
 800a46e:	50a7      	str	r7, [r4, r2]
 800a470:	b107      	cbz	r7, 800a474 <rshift+0x68>
 800a472:	3304      	adds	r3, #4
 800a474:	1b1a      	subs	r2, r3, r4
 800a476:	42a3      	cmp	r3, r4
 800a478:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a47c:	bf08      	it	eq
 800a47e:	2300      	moveq	r3, #0
 800a480:	6102      	str	r2, [r0, #16]
 800a482:	bf08      	it	eq
 800a484:	6143      	streq	r3, [r0, #20]
 800a486:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a48a:	f8dc c000 	ldr.w	ip, [ip]
 800a48e:	fa0c fc08 	lsl.w	ip, ip, r8
 800a492:	ea4c 0707 	orr.w	r7, ip, r7
 800a496:	f849 7b04 	str.w	r7, [r9], #4
 800a49a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a49e:	40cf      	lsrs	r7, r1
 800a4a0:	e7da      	b.n	800a458 <rshift+0x4c>
 800a4a2:	f851 cb04 	ldr.w	ip, [r1], #4
 800a4a6:	f847 cf04 	str.w	ip, [r7, #4]!
 800a4aa:	e7c3      	b.n	800a434 <rshift+0x28>
 800a4ac:	4623      	mov	r3, r4
 800a4ae:	e7e1      	b.n	800a474 <rshift+0x68>

0800a4b0 <__hexdig_fun>:
 800a4b0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a4b4:	2b09      	cmp	r3, #9
 800a4b6:	d802      	bhi.n	800a4be <__hexdig_fun+0xe>
 800a4b8:	3820      	subs	r0, #32
 800a4ba:	b2c0      	uxtb	r0, r0
 800a4bc:	4770      	bx	lr
 800a4be:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a4c2:	2b05      	cmp	r3, #5
 800a4c4:	d801      	bhi.n	800a4ca <__hexdig_fun+0x1a>
 800a4c6:	3847      	subs	r0, #71	@ 0x47
 800a4c8:	e7f7      	b.n	800a4ba <__hexdig_fun+0xa>
 800a4ca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a4ce:	2b05      	cmp	r3, #5
 800a4d0:	d801      	bhi.n	800a4d6 <__hexdig_fun+0x26>
 800a4d2:	3827      	subs	r0, #39	@ 0x27
 800a4d4:	e7f1      	b.n	800a4ba <__hexdig_fun+0xa>
 800a4d6:	2000      	movs	r0, #0
 800a4d8:	4770      	bx	lr
	...

0800a4dc <__gethex>:
 800a4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e0:	b085      	sub	sp, #20
 800a4e2:	468a      	mov	sl, r1
 800a4e4:	9302      	str	r3, [sp, #8]
 800a4e6:	680b      	ldr	r3, [r1, #0]
 800a4e8:	9001      	str	r0, [sp, #4]
 800a4ea:	4690      	mov	r8, r2
 800a4ec:	1c9c      	adds	r4, r3, #2
 800a4ee:	46a1      	mov	r9, r4
 800a4f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a4f4:	2830      	cmp	r0, #48	@ 0x30
 800a4f6:	d0fa      	beq.n	800a4ee <__gethex+0x12>
 800a4f8:	eba9 0303 	sub.w	r3, r9, r3
 800a4fc:	f1a3 0b02 	sub.w	fp, r3, #2
 800a500:	f7ff ffd6 	bl	800a4b0 <__hexdig_fun>
 800a504:	4605      	mov	r5, r0
 800a506:	2800      	cmp	r0, #0
 800a508:	d168      	bne.n	800a5dc <__gethex+0x100>
 800a50a:	49a0      	ldr	r1, [pc, #640]	@ (800a78c <__gethex+0x2b0>)
 800a50c:	2201      	movs	r2, #1
 800a50e:	4648      	mov	r0, r9
 800a510:	f7ff ff10 	bl	800a334 <strncmp>
 800a514:	4607      	mov	r7, r0
 800a516:	2800      	cmp	r0, #0
 800a518:	d167      	bne.n	800a5ea <__gethex+0x10e>
 800a51a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a51e:	4626      	mov	r6, r4
 800a520:	f7ff ffc6 	bl	800a4b0 <__hexdig_fun>
 800a524:	2800      	cmp	r0, #0
 800a526:	d062      	beq.n	800a5ee <__gethex+0x112>
 800a528:	4623      	mov	r3, r4
 800a52a:	7818      	ldrb	r0, [r3, #0]
 800a52c:	2830      	cmp	r0, #48	@ 0x30
 800a52e:	4699      	mov	r9, r3
 800a530:	f103 0301 	add.w	r3, r3, #1
 800a534:	d0f9      	beq.n	800a52a <__gethex+0x4e>
 800a536:	f7ff ffbb 	bl	800a4b0 <__hexdig_fun>
 800a53a:	fab0 f580 	clz	r5, r0
 800a53e:	096d      	lsrs	r5, r5, #5
 800a540:	f04f 0b01 	mov.w	fp, #1
 800a544:	464a      	mov	r2, r9
 800a546:	4616      	mov	r6, r2
 800a548:	3201      	adds	r2, #1
 800a54a:	7830      	ldrb	r0, [r6, #0]
 800a54c:	f7ff ffb0 	bl	800a4b0 <__hexdig_fun>
 800a550:	2800      	cmp	r0, #0
 800a552:	d1f8      	bne.n	800a546 <__gethex+0x6a>
 800a554:	498d      	ldr	r1, [pc, #564]	@ (800a78c <__gethex+0x2b0>)
 800a556:	2201      	movs	r2, #1
 800a558:	4630      	mov	r0, r6
 800a55a:	f7ff feeb 	bl	800a334 <strncmp>
 800a55e:	2800      	cmp	r0, #0
 800a560:	d13f      	bne.n	800a5e2 <__gethex+0x106>
 800a562:	b944      	cbnz	r4, 800a576 <__gethex+0x9a>
 800a564:	1c74      	adds	r4, r6, #1
 800a566:	4622      	mov	r2, r4
 800a568:	4616      	mov	r6, r2
 800a56a:	3201      	adds	r2, #1
 800a56c:	7830      	ldrb	r0, [r6, #0]
 800a56e:	f7ff ff9f 	bl	800a4b0 <__hexdig_fun>
 800a572:	2800      	cmp	r0, #0
 800a574:	d1f8      	bne.n	800a568 <__gethex+0x8c>
 800a576:	1ba4      	subs	r4, r4, r6
 800a578:	00a7      	lsls	r7, r4, #2
 800a57a:	7833      	ldrb	r3, [r6, #0]
 800a57c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a580:	2b50      	cmp	r3, #80	@ 0x50
 800a582:	d13e      	bne.n	800a602 <__gethex+0x126>
 800a584:	7873      	ldrb	r3, [r6, #1]
 800a586:	2b2b      	cmp	r3, #43	@ 0x2b
 800a588:	d033      	beq.n	800a5f2 <__gethex+0x116>
 800a58a:	2b2d      	cmp	r3, #45	@ 0x2d
 800a58c:	d034      	beq.n	800a5f8 <__gethex+0x11c>
 800a58e:	1c71      	adds	r1, r6, #1
 800a590:	2400      	movs	r4, #0
 800a592:	7808      	ldrb	r0, [r1, #0]
 800a594:	f7ff ff8c 	bl	800a4b0 <__hexdig_fun>
 800a598:	1e43      	subs	r3, r0, #1
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2b18      	cmp	r3, #24
 800a59e:	d830      	bhi.n	800a602 <__gethex+0x126>
 800a5a0:	f1a0 0210 	sub.w	r2, r0, #16
 800a5a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a5a8:	f7ff ff82 	bl	800a4b0 <__hexdig_fun>
 800a5ac:	f100 3cff 	add.w	ip, r0, #4294967295
 800a5b0:	fa5f fc8c 	uxtb.w	ip, ip
 800a5b4:	f1bc 0f18 	cmp.w	ip, #24
 800a5b8:	f04f 030a 	mov.w	r3, #10
 800a5bc:	d91e      	bls.n	800a5fc <__gethex+0x120>
 800a5be:	b104      	cbz	r4, 800a5c2 <__gethex+0xe6>
 800a5c0:	4252      	negs	r2, r2
 800a5c2:	4417      	add	r7, r2
 800a5c4:	f8ca 1000 	str.w	r1, [sl]
 800a5c8:	b1ed      	cbz	r5, 800a606 <__gethex+0x12a>
 800a5ca:	f1bb 0f00 	cmp.w	fp, #0
 800a5ce:	bf0c      	ite	eq
 800a5d0:	2506      	moveq	r5, #6
 800a5d2:	2500      	movne	r5, #0
 800a5d4:	4628      	mov	r0, r5
 800a5d6:	b005      	add	sp, #20
 800a5d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5dc:	2500      	movs	r5, #0
 800a5de:	462c      	mov	r4, r5
 800a5e0:	e7b0      	b.n	800a544 <__gethex+0x68>
 800a5e2:	2c00      	cmp	r4, #0
 800a5e4:	d1c7      	bne.n	800a576 <__gethex+0x9a>
 800a5e6:	4627      	mov	r7, r4
 800a5e8:	e7c7      	b.n	800a57a <__gethex+0x9e>
 800a5ea:	464e      	mov	r6, r9
 800a5ec:	462f      	mov	r7, r5
 800a5ee:	2501      	movs	r5, #1
 800a5f0:	e7c3      	b.n	800a57a <__gethex+0x9e>
 800a5f2:	2400      	movs	r4, #0
 800a5f4:	1cb1      	adds	r1, r6, #2
 800a5f6:	e7cc      	b.n	800a592 <__gethex+0xb6>
 800a5f8:	2401      	movs	r4, #1
 800a5fa:	e7fb      	b.n	800a5f4 <__gethex+0x118>
 800a5fc:	fb03 0002 	mla	r0, r3, r2, r0
 800a600:	e7ce      	b.n	800a5a0 <__gethex+0xc4>
 800a602:	4631      	mov	r1, r6
 800a604:	e7de      	b.n	800a5c4 <__gethex+0xe8>
 800a606:	eba6 0309 	sub.w	r3, r6, r9
 800a60a:	3b01      	subs	r3, #1
 800a60c:	4629      	mov	r1, r5
 800a60e:	2b07      	cmp	r3, #7
 800a610:	dc0a      	bgt.n	800a628 <__gethex+0x14c>
 800a612:	9801      	ldr	r0, [sp, #4]
 800a614:	f7fd ff64 	bl	80084e0 <_Balloc>
 800a618:	4604      	mov	r4, r0
 800a61a:	b940      	cbnz	r0, 800a62e <__gethex+0x152>
 800a61c:	4b5c      	ldr	r3, [pc, #368]	@ (800a790 <__gethex+0x2b4>)
 800a61e:	4602      	mov	r2, r0
 800a620:	21e4      	movs	r1, #228	@ 0xe4
 800a622:	485c      	ldr	r0, [pc, #368]	@ (800a794 <__gethex+0x2b8>)
 800a624:	f7ff fec0 	bl	800a3a8 <__assert_func>
 800a628:	3101      	adds	r1, #1
 800a62a:	105b      	asrs	r3, r3, #1
 800a62c:	e7ef      	b.n	800a60e <__gethex+0x132>
 800a62e:	f100 0a14 	add.w	sl, r0, #20
 800a632:	2300      	movs	r3, #0
 800a634:	4655      	mov	r5, sl
 800a636:	469b      	mov	fp, r3
 800a638:	45b1      	cmp	r9, r6
 800a63a:	d337      	bcc.n	800a6ac <__gethex+0x1d0>
 800a63c:	f845 bb04 	str.w	fp, [r5], #4
 800a640:	eba5 050a 	sub.w	r5, r5, sl
 800a644:	10ad      	asrs	r5, r5, #2
 800a646:	6125      	str	r5, [r4, #16]
 800a648:	4658      	mov	r0, fp
 800a64a:	f7fe f83b 	bl	80086c4 <__hi0bits>
 800a64e:	016d      	lsls	r5, r5, #5
 800a650:	f8d8 6000 	ldr.w	r6, [r8]
 800a654:	1a2d      	subs	r5, r5, r0
 800a656:	42b5      	cmp	r5, r6
 800a658:	dd54      	ble.n	800a704 <__gethex+0x228>
 800a65a:	1bad      	subs	r5, r5, r6
 800a65c:	4629      	mov	r1, r5
 800a65e:	4620      	mov	r0, r4
 800a660:	f7fe fbcf 	bl	8008e02 <__any_on>
 800a664:	4681      	mov	r9, r0
 800a666:	b178      	cbz	r0, 800a688 <__gethex+0x1ac>
 800a668:	1e6b      	subs	r3, r5, #1
 800a66a:	1159      	asrs	r1, r3, #5
 800a66c:	f003 021f 	and.w	r2, r3, #31
 800a670:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a674:	f04f 0901 	mov.w	r9, #1
 800a678:	fa09 f202 	lsl.w	r2, r9, r2
 800a67c:	420a      	tst	r2, r1
 800a67e:	d003      	beq.n	800a688 <__gethex+0x1ac>
 800a680:	454b      	cmp	r3, r9
 800a682:	dc36      	bgt.n	800a6f2 <__gethex+0x216>
 800a684:	f04f 0902 	mov.w	r9, #2
 800a688:	4629      	mov	r1, r5
 800a68a:	4620      	mov	r0, r4
 800a68c:	f7ff febe 	bl	800a40c <rshift>
 800a690:	442f      	add	r7, r5
 800a692:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a696:	42bb      	cmp	r3, r7
 800a698:	da42      	bge.n	800a720 <__gethex+0x244>
 800a69a:	9801      	ldr	r0, [sp, #4]
 800a69c:	4621      	mov	r1, r4
 800a69e:	f7fd ff5f 	bl	8008560 <_Bfree>
 800a6a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	6013      	str	r3, [r2, #0]
 800a6a8:	25a3      	movs	r5, #163	@ 0xa3
 800a6aa:	e793      	b.n	800a5d4 <__gethex+0xf8>
 800a6ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a6b0:	2a2e      	cmp	r2, #46	@ 0x2e
 800a6b2:	d012      	beq.n	800a6da <__gethex+0x1fe>
 800a6b4:	2b20      	cmp	r3, #32
 800a6b6:	d104      	bne.n	800a6c2 <__gethex+0x1e6>
 800a6b8:	f845 bb04 	str.w	fp, [r5], #4
 800a6bc:	f04f 0b00 	mov.w	fp, #0
 800a6c0:	465b      	mov	r3, fp
 800a6c2:	7830      	ldrb	r0, [r6, #0]
 800a6c4:	9303      	str	r3, [sp, #12]
 800a6c6:	f7ff fef3 	bl	800a4b0 <__hexdig_fun>
 800a6ca:	9b03      	ldr	r3, [sp, #12]
 800a6cc:	f000 000f 	and.w	r0, r0, #15
 800a6d0:	4098      	lsls	r0, r3
 800a6d2:	ea4b 0b00 	orr.w	fp, fp, r0
 800a6d6:	3304      	adds	r3, #4
 800a6d8:	e7ae      	b.n	800a638 <__gethex+0x15c>
 800a6da:	45b1      	cmp	r9, r6
 800a6dc:	d8ea      	bhi.n	800a6b4 <__gethex+0x1d8>
 800a6de:	492b      	ldr	r1, [pc, #172]	@ (800a78c <__gethex+0x2b0>)
 800a6e0:	9303      	str	r3, [sp, #12]
 800a6e2:	2201      	movs	r2, #1
 800a6e4:	4630      	mov	r0, r6
 800a6e6:	f7ff fe25 	bl	800a334 <strncmp>
 800a6ea:	9b03      	ldr	r3, [sp, #12]
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	d1e1      	bne.n	800a6b4 <__gethex+0x1d8>
 800a6f0:	e7a2      	b.n	800a638 <__gethex+0x15c>
 800a6f2:	1ea9      	subs	r1, r5, #2
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	f7fe fb84 	bl	8008e02 <__any_on>
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	d0c2      	beq.n	800a684 <__gethex+0x1a8>
 800a6fe:	f04f 0903 	mov.w	r9, #3
 800a702:	e7c1      	b.n	800a688 <__gethex+0x1ac>
 800a704:	da09      	bge.n	800a71a <__gethex+0x23e>
 800a706:	1b75      	subs	r5, r6, r5
 800a708:	4621      	mov	r1, r4
 800a70a:	9801      	ldr	r0, [sp, #4]
 800a70c:	462a      	mov	r2, r5
 800a70e:	f7fe f93f 	bl	8008990 <__lshift>
 800a712:	1b7f      	subs	r7, r7, r5
 800a714:	4604      	mov	r4, r0
 800a716:	f100 0a14 	add.w	sl, r0, #20
 800a71a:	f04f 0900 	mov.w	r9, #0
 800a71e:	e7b8      	b.n	800a692 <__gethex+0x1b6>
 800a720:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a724:	42bd      	cmp	r5, r7
 800a726:	dd6f      	ble.n	800a808 <__gethex+0x32c>
 800a728:	1bed      	subs	r5, r5, r7
 800a72a:	42ae      	cmp	r6, r5
 800a72c:	dc34      	bgt.n	800a798 <__gethex+0x2bc>
 800a72e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a732:	2b02      	cmp	r3, #2
 800a734:	d022      	beq.n	800a77c <__gethex+0x2a0>
 800a736:	2b03      	cmp	r3, #3
 800a738:	d024      	beq.n	800a784 <__gethex+0x2a8>
 800a73a:	2b01      	cmp	r3, #1
 800a73c:	d115      	bne.n	800a76a <__gethex+0x28e>
 800a73e:	42ae      	cmp	r6, r5
 800a740:	d113      	bne.n	800a76a <__gethex+0x28e>
 800a742:	2e01      	cmp	r6, #1
 800a744:	d10b      	bne.n	800a75e <__gethex+0x282>
 800a746:	9a02      	ldr	r2, [sp, #8]
 800a748:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a74c:	6013      	str	r3, [r2, #0]
 800a74e:	2301      	movs	r3, #1
 800a750:	6123      	str	r3, [r4, #16]
 800a752:	f8ca 3000 	str.w	r3, [sl]
 800a756:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a758:	2562      	movs	r5, #98	@ 0x62
 800a75a:	601c      	str	r4, [r3, #0]
 800a75c:	e73a      	b.n	800a5d4 <__gethex+0xf8>
 800a75e:	1e71      	subs	r1, r6, #1
 800a760:	4620      	mov	r0, r4
 800a762:	f7fe fb4e 	bl	8008e02 <__any_on>
 800a766:	2800      	cmp	r0, #0
 800a768:	d1ed      	bne.n	800a746 <__gethex+0x26a>
 800a76a:	9801      	ldr	r0, [sp, #4]
 800a76c:	4621      	mov	r1, r4
 800a76e:	f7fd fef7 	bl	8008560 <_Bfree>
 800a772:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a774:	2300      	movs	r3, #0
 800a776:	6013      	str	r3, [r2, #0]
 800a778:	2550      	movs	r5, #80	@ 0x50
 800a77a:	e72b      	b.n	800a5d4 <__gethex+0xf8>
 800a77c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d1f3      	bne.n	800a76a <__gethex+0x28e>
 800a782:	e7e0      	b.n	800a746 <__gethex+0x26a>
 800a784:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a786:	2b00      	cmp	r3, #0
 800a788:	d1dd      	bne.n	800a746 <__gethex+0x26a>
 800a78a:	e7ee      	b.n	800a76a <__gethex+0x28e>
 800a78c:	0800d270 	.word	0x0800d270
 800a790:	0800d105 	.word	0x0800d105
 800a794:	0800d41e 	.word	0x0800d41e
 800a798:	1e6f      	subs	r7, r5, #1
 800a79a:	f1b9 0f00 	cmp.w	r9, #0
 800a79e:	d130      	bne.n	800a802 <__gethex+0x326>
 800a7a0:	b127      	cbz	r7, 800a7ac <__gethex+0x2d0>
 800a7a2:	4639      	mov	r1, r7
 800a7a4:	4620      	mov	r0, r4
 800a7a6:	f7fe fb2c 	bl	8008e02 <__any_on>
 800a7aa:	4681      	mov	r9, r0
 800a7ac:	117a      	asrs	r2, r7, #5
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a7b4:	f007 071f 	and.w	r7, r7, #31
 800a7b8:	40bb      	lsls	r3, r7
 800a7ba:	4213      	tst	r3, r2
 800a7bc:	4629      	mov	r1, r5
 800a7be:	4620      	mov	r0, r4
 800a7c0:	bf18      	it	ne
 800a7c2:	f049 0902 	orrne.w	r9, r9, #2
 800a7c6:	f7ff fe21 	bl	800a40c <rshift>
 800a7ca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a7ce:	1b76      	subs	r6, r6, r5
 800a7d0:	2502      	movs	r5, #2
 800a7d2:	f1b9 0f00 	cmp.w	r9, #0
 800a7d6:	d047      	beq.n	800a868 <__gethex+0x38c>
 800a7d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a7dc:	2b02      	cmp	r3, #2
 800a7de:	d015      	beq.n	800a80c <__gethex+0x330>
 800a7e0:	2b03      	cmp	r3, #3
 800a7e2:	d017      	beq.n	800a814 <__gethex+0x338>
 800a7e4:	2b01      	cmp	r3, #1
 800a7e6:	d109      	bne.n	800a7fc <__gethex+0x320>
 800a7e8:	f019 0f02 	tst.w	r9, #2
 800a7ec:	d006      	beq.n	800a7fc <__gethex+0x320>
 800a7ee:	f8da 3000 	ldr.w	r3, [sl]
 800a7f2:	ea49 0903 	orr.w	r9, r9, r3
 800a7f6:	f019 0f01 	tst.w	r9, #1
 800a7fa:	d10e      	bne.n	800a81a <__gethex+0x33e>
 800a7fc:	f045 0510 	orr.w	r5, r5, #16
 800a800:	e032      	b.n	800a868 <__gethex+0x38c>
 800a802:	f04f 0901 	mov.w	r9, #1
 800a806:	e7d1      	b.n	800a7ac <__gethex+0x2d0>
 800a808:	2501      	movs	r5, #1
 800a80a:	e7e2      	b.n	800a7d2 <__gethex+0x2f6>
 800a80c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a80e:	f1c3 0301 	rsb	r3, r3, #1
 800a812:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a814:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a816:	2b00      	cmp	r3, #0
 800a818:	d0f0      	beq.n	800a7fc <__gethex+0x320>
 800a81a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a81e:	f104 0314 	add.w	r3, r4, #20
 800a822:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a826:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a82a:	f04f 0c00 	mov.w	ip, #0
 800a82e:	4618      	mov	r0, r3
 800a830:	f853 2b04 	ldr.w	r2, [r3], #4
 800a834:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a838:	d01b      	beq.n	800a872 <__gethex+0x396>
 800a83a:	3201      	adds	r2, #1
 800a83c:	6002      	str	r2, [r0, #0]
 800a83e:	2d02      	cmp	r5, #2
 800a840:	f104 0314 	add.w	r3, r4, #20
 800a844:	d13c      	bne.n	800a8c0 <__gethex+0x3e4>
 800a846:	f8d8 2000 	ldr.w	r2, [r8]
 800a84a:	3a01      	subs	r2, #1
 800a84c:	42b2      	cmp	r2, r6
 800a84e:	d109      	bne.n	800a864 <__gethex+0x388>
 800a850:	1171      	asrs	r1, r6, #5
 800a852:	2201      	movs	r2, #1
 800a854:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a858:	f006 061f 	and.w	r6, r6, #31
 800a85c:	fa02 f606 	lsl.w	r6, r2, r6
 800a860:	421e      	tst	r6, r3
 800a862:	d13a      	bne.n	800a8da <__gethex+0x3fe>
 800a864:	f045 0520 	orr.w	r5, r5, #32
 800a868:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a86a:	601c      	str	r4, [r3, #0]
 800a86c:	9b02      	ldr	r3, [sp, #8]
 800a86e:	601f      	str	r7, [r3, #0]
 800a870:	e6b0      	b.n	800a5d4 <__gethex+0xf8>
 800a872:	4299      	cmp	r1, r3
 800a874:	f843 cc04 	str.w	ip, [r3, #-4]
 800a878:	d8d9      	bhi.n	800a82e <__gethex+0x352>
 800a87a:	68a3      	ldr	r3, [r4, #8]
 800a87c:	459b      	cmp	fp, r3
 800a87e:	db17      	blt.n	800a8b0 <__gethex+0x3d4>
 800a880:	6861      	ldr	r1, [r4, #4]
 800a882:	9801      	ldr	r0, [sp, #4]
 800a884:	3101      	adds	r1, #1
 800a886:	f7fd fe2b 	bl	80084e0 <_Balloc>
 800a88a:	4681      	mov	r9, r0
 800a88c:	b918      	cbnz	r0, 800a896 <__gethex+0x3ba>
 800a88e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8f8 <__gethex+0x41c>)
 800a890:	4602      	mov	r2, r0
 800a892:	2184      	movs	r1, #132	@ 0x84
 800a894:	e6c5      	b.n	800a622 <__gethex+0x146>
 800a896:	6922      	ldr	r2, [r4, #16]
 800a898:	3202      	adds	r2, #2
 800a89a:	f104 010c 	add.w	r1, r4, #12
 800a89e:	0092      	lsls	r2, r2, #2
 800a8a0:	300c      	adds	r0, #12
 800a8a2:	f7ff fd69 	bl	800a378 <memcpy>
 800a8a6:	4621      	mov	r1, r4
 800a8a8:	9801      	ldr	r0, [sp, #4]
 800a8aa:	f7fd fe59 	bl	8008560 <_Bfree>
 800a8ae:	464c      	mov	r4, r9
 800a8b0:	6923      	ldr	r3, [r4, #16]
 800a8b2:	1c5a      	adds	r2, r3, #1
 800a8b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a8b8:	6122      	str	r2, [r4, #16]
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	615a      	str	r2, [r3, #20]
 800a8be:	e7be      	b.n	800a83e <__gethex+0x362>
 800a8c0:	6922      	ldr	r2, [r4, #16]
 800a8c2:	455a      	cmp	r2, fp
 800a8c4:	dd0b      	ble.n	800a8de <__gethex+0x402>
 800a8c6:	2101      	movs	r1, #1
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	f7ff fd9f 	bl	800a40c <rshift>
 800a8ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a8d2:	3701      	adds	r7, #1
 800a8d4:	42bb      	cmp	r3, r7
 800a8d6:	f6ff aee0 	blt.w	800a69a <__gethex+0x1be>
 800a8da:	2501      	movs	r5, #1
 800a8dc:	e7c2      	b.n	800a864 <__gethex+0x388>
 800a8de:	f016 061f 	ands.w	r6, r6, #31
 800a8e2:	d0fa      	beq.n	800a8da <__gethex+0x3fe>
 800a8e4:	4453      	add	r3, sl
 800a8e6:	f1c6 0620 	rsb	r6, r6, #32
 800a8ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a8ee:	f7fd fee9 	bl	80086c4 <__hi0bits>
 800a8f2:	42b0      	cmp	r0, r6
 800a8f4:	dbe7      	blt.n	800a8c6 <__gethex+0x3ea>
 800a8f6:	e7f0      	b.n	800a8da <__gethex+0x3fe>
 800a8f8:	0800d105 	.word	0x0800d105

0800a8fc <L_shift>:
 800a8fc:	f1c2 0208 	rsb	r2, r2, #8
 800a900:	0092      	lsls	r2, r2, #2
 800a902:	b570      	push	{r4, r5, r6, lr}
 800a904:	f1c2 0620 	rsb	r6, r2, #32
 800a908:	6843      	ldr	r3, [r0, #4]
 800a90a:	6804      	ldr	r4, [r0, #0]
 800a90c:	fa03 f506 	lsl.w	r5, r3, r6
 800a910:	432c      	orrs	r4, r5
 800a912:	40d3      	lsrs	r3, r2
 800a914:	6004      	str	r4, [r0, #0]
 800a916:	f840 3f04 	str.w	r3, [r0, #4]!
 800a91a:	4288      	cmp	r0, r1
 800a91c:	d3f4      	bcc.n	800a908 <L_shift+0xc>
 800a91e:	bd70      	pop	{r4, r5, r6, pc}

0800a920 <__match>:
 800a920:	b530      	push	{r4, r5, lr}
 800a922:	6803      	ldr	r3, [r0, #0]
 800a924:	3301      	adds	r3, #1
 800a926:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a92a:	b914      	cbnz	r4, 800a932 <__match+0x12>
 800a92c:	6003      	str	r3, [r0, #0]
 800a92e:	2001      	movs	r0, #1
 800a930:	bd30      	pop	{r4, r5, pc}
 800a932:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a936:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a93a:	2d19      	cmp	r5, #25
 800a93c:	bf98      	it	ls
 800a93e:	3220      	addls	r2, #32
 800a940:	42a2      	cmp	r2, r4
 800a942:	d0f0      	beq.n	800a926 <__match+0x6>
 800a944:	2000      	movs	r0, #0
 800a946:	e7f3      	b.n	800a930 <__match+0x10>

0800a948 <__hexnan>:
 800a948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a94c:	680b      	ldr	r3, [r1, #0]
 800a94e:	6801      	ldr	r1, [r0, #0]
 800a950:	115e      	asrs	r6, r3, #5
 800a952:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a956:	f013 031f 	ands.w	r3, r3, #31
 800a95a:	b087      	sub	sp, #28
 800a95c:	bf18      	it	ne
 800a95e:	3604      	addne	r6, #4
 800a960:	2500      	movs	r5, #0
 800a962:	1f37      	subs	r7, r6, #4
 800a964:	4682      	mov	sl, r0
 800a966:	4690      	mov	r8, r2
 800a968:	9301      	str	r3, [sp, #4]
 800a96a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a96e:	46b9      	mov	r9, r7
 800a970:	463c      	mov	r4, r7
 800a972:	9502      	str	r5, [sp, #8]
 800a974:	46ab      	mov	fp, r5
 800a976:	784a      	ldrb	r2, [r1, #1]
 800a978:	1c4b      	adds	r3, r1, #1
 800a97a:	9303      	str	r3, [sp, #12]
 800a97c:	b342      	cbz	r2, 800a9d0 <__hexnan+0x88>
 800a97e:	4610      	mov	r0, r2
 800a980:	9105      	str	r1, [sp, #20]
 800a982:	9204      	str	r2, [sp, #16]
 800a984:	f7ff fd94 	bl	800a4b0 <__hexdig_fun>
 800a988:	2800      	cmp	r0, #0
 800a98a:	d151      	bne.n	800aa30 <__hexnan+0xe8>
 800a98c:	9a04      	ldr	r2, [sp, #16]
 800a98e:	9905      	ldr	r1, [sp, #20]
 800a990:	2a20      	cmp	r2, #32
 800a992:	d818      	bhi.n	800a9c6 <__hexnan+0x7e>
 800a994:	9b02      	ldr	r3, [sp, #8]
 800a996:	459b      	cmp	fp, r3
 800a998:	dd13      	ble.n	800a9c2 <__hexnan+0x7a>
 800a99a:	454c      	cmp	r4, r9
 800a99c:	d206      	bcs.n	800a9ac <__hexnan+0x64>
 800a99e:	2d07      	cmp	r5, #7
 800a9a0:	dc04      	bgt.n	800a9ac <__hexnan+0x64>
 800a9a2:	462a      	mov	r2, r5
 800a9a4:	4649      	mov	r1, r9
 800a9a6:	4620      	mov	r0, r4
 800a9a8:	f7ff ffa8 	bl	800a8fc <L_shift>
 800a9ac:	4544      	cmp	r4, r8
 800a9ae:	d952      	bls.n	800aa56 <__hexnan+0x10e>
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	f1a4 0904 	sub.w	r9, r4, #4
 800a9b6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a9ba:	f8cd b008 	str.w	fp, [sp, #8]
 800a9be:	464c      	mov	r4, r9
 800a9c0:	461d      	mov	r5, r3
 800a9c2:	9903      	ldr	r1, [sp, #12]
 800a9c4:	e7d7      	b.n	800a976 <__hexnan+0x2e>
 800a9c6:	2a29      	cmp	r2, #41	@ 0x29
 800a9c8:	d157      	bne.n	800aa7a <__hexnan+0x132>
 800a9ca:	3102      	adds	r1, #2
 800a9cc:	f8ca 1000 	str.w	r1, [sl]
 800a9d0:	f1bb 0f00 	cmp.w	fp, #0
 800a9d4:	d051      	beq.n	800aa7a <__hexnan+0x132>
 800a9d6:	454c      	cmp	r4, r9
 800a9d8:	d206      	bcs.n	800a9e8 <__hexnan+0xa0>
 800a9da:	2d07      	cmp	r5, #7
 800a9dc:	dc04      	bgt.n	800a9e8 <__hexnan+0xa0>
 800a9de:	462a      	mov	r2, r5
 800a9e0:	4649      	mov	r1, r9
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f7ff ff8a 	bl	800a8fc <L_shift>
 800a9e8:	4544      	cmp	r4, r8
 800a9ea:	d936      	bls.n	800aa5a <__hexnan+0x112>
 800a9ec:	f1a8 0204 	sub.w	r2, r8, #4
 800a9f0:	4623      	mov	r3, r4
 800a9f2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a9f6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a9fa:	429f      	cmp	r7, r3
 800a9fc:	d2f9      	bcs.n	800a9f2 <__hexnan+0xaa>
 800a9fe:	1b3b      	subs	r3, r7, r4
 800aa00:	f023 0303 	bic.w	r3, r3, #3
 800aa04:	3304      	adds	r3, #4
 800aa06:	3401      	adds	r4, #1
 800aa08:	3e03      	subs	r6, #3
 800aa0a:	42b4      	cmp	r4, r6
 800aa0c:	bf88      	it	hi
 800aa0e:	2304      	movhi	r3, #4
 800aa10:	4443      	add	r3, r8
 800aa12:	2200      	movs	r2, #0
 800aa14:	f843 2b04 	str.w	r2, [r3], #4
 800aa18:	429f      	cmp	r7, r3
 800aa1a:	d2fb      	bcs.n	800aa14 <__hexnan+0xcc>
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	b91b      	cbnz	r3, 800aa28 <__hexnan+0xe0>
 800aa20:	4547      	cmp	r7, r8
 800aa22:	d128      	bne.n	800aa76 <__hexnan+0x12e>
 800aa24:	2301      	movs	r3, #1
 800aa26:	603b      	str	r3, [r7, #0]
 800aa28:	2005      	movs	r0, #5
 800aa2a:	b007      	add	sp, #28
 800aa2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa30:	3501      	adds	r5, #1
 800aa32:	2d08      	cmp	r5, #8
 800aa34:	f10b 0b01 	add.w	fp, fp, #1
 800aa38:	dd06      	ble.n	800aa48 <__hexnan+0x100>
 800aa3a:	4544      	cmp	r4, r8
 800aa3c:	d9c1      	bls.n	800a9c2 <__hexnan+0x7a>
 800aa3e:	2300      	movs	r3, #0
 800aa40:	f844 3c04 	str.w	r3, [r4, #-4]
 800aa44:	2501      	movs	r5, #1
 800aa46:	3c04      	subs	r4, #4
 800aa48:	6822      	ldr	r2, [r4, #0]
 800aa4a:	f000 000f 	and.w	r0, r0, #15
 800aa4e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800aa52:	6020      	str	r0, [r4, #0]
 800aa54:	e7b5      	b.n	800a9c2 <__hexnan+0x7a>
 800aa56:	2508      	movs	r5, #8
 800aa58:	e7b3      	b.n	800a9c2 <__hexnan+0x7a>
 800aa5a:	9b01      	ldr	r3, [sp, #4]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d0dd      	beq.n	800aa1c <__hexnan+0xd4>
 800aa60:	f1c3 0320 	rsb	r3, r3, #32
 800aa64:	f04f 32ff 	mov.w	r2, #4294967295
 800aa68:	40da      	lsrs	r2, r3
 800aa6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800aa6e:	4013      	ands	r3, r2
 800aa70:	f846 3c04 	str.w	r3, [r6, #-4]
 800aa74:	e7d2      	b.n	800aa1c <__hexnan+0xd4>
 800aa76:	3f04      	subs	r7, #4
 800aa78:	e7d0      	b.n	800aa1c <__hexnan+0xd4>
 800aa7a:	2004      	movs	r0, #4
 800aa7c:	e7d5      	b.n	800aa2a <__hexnan+0xe2>

0800aa7e <__ascii_mbtowc>:
 800aa7e:	b082      	sub	sp, #8
 800aa80:	b901      	cbnz	r1, 800aa84 <__ascii_mbtowc+0x6>
 800aa82:	a901      	add	r1, sp, #4
 800aa84:	b142      	cbz	r2, 800aa98 <__ascii_mbtowc+0x1a>
 800aa86:	b14b      	cbz	r3, 800aa9c <__ascii_mbtowc+0x1e>
 800aa88:	7813      	ldrb	r3, [r2, #0]
 800aa8a:	600b      	str	r3, [r1, #0]
 800aa8c:	7812      	ldrb	r2, [r2, #0]
 800aa8e:	1e10      	subs	r0, r2, #0
 800aa90:	bf18      	it	ne
 800aa92:	2001      	movne	r0, #1
 800aa94:	b002      	add	sp, #8
 800aa96:	4770      	bx	lr
 800aa98:	4610      	mov	r0, r2
 800aa9a:	e7fb      	b.n	800aa94 <__ascii_mbtowc+0x16>
 800aa9c:	f06f 0001 	mvn.w	r0, #1
 800aaa0:	e7f8      	b.n	800aa94 <__ascii_mbtowc+0x16>

0800aaa2 <_realloc_r>:
 800aaa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa6:	4680      	mov	r8, r0
 800aaa8:	4615      	mov	r5, r2
 800aaaa:	460c      	mov	r4, r1
 800aaac:	b921      	cbnz	r1, 800aab8 <_realloc_r+0x16>
 800aaae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aab2:	4611      	mov	r1, r2
 800aab4:	f7fd bc88 	b.w	80083c8 <_malloc_r>
 800aab8:	b92a      	cbnz	r2, 800aac6 <_realloc_r+0x24>
 800aaba:	f7fd fc11 	bl	80082e0 <_free_r>
 800aabe:	2400      	movs	r4, #0
 800aac0:	4620      	mov	r0, r4
 800aac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aac6:	f000 f8c4 	bl	800ac52 <_malloc_usable_size_r>
 800aaca:	4285      	cmp	r5, r0
 800aacc:	4606      	mov	r6, r0
 800aace:	d802      	bhi.n	800aad6 <_realloc_r+0x34>
 800aad0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800aad4:	d8f4      	bhi.n	800aac0 <_realloc_r+0x1e>
 800aad6:	4629      	mov	r1, r5
 800aad8:	4640      	mov	r0, r8
 800aada:	f7fd fc75 	bl	80083c8 <_malloc_r>
 800aade:	4607      	mov	r7, r0
 800aae0:	2800      	cmp	r0, #0
 800aae2:	d0ec      	beq.n	800aabe <_realloc_r+0x1c>
 800aae4:	42b5      	cmp	r5, r6
 800aae6:	462a      	mov	r2, r5
 800aae8:	4621      	mov	r1, r4
 800aaea:	bf28      	it	cs
 800aaec:	4632      	movcs	r2, r6
 800aaee:	f7ff fc43 	bl	800a378 <memcpy>
 800aaf2:	4621      	mov	r1, r4
 800aaf4:	4640      	mov	r0, r8
 800aaf6:	f7fd fbf3 	bl	80082e0 <_free_r>
 800aafa:	463c      	mov	r4, r7
 800aafc:	e7e0      	b.n	800aac0 <_realloc_r+0x1e>

0800aafe <__ascii_wctomb>:
 800aafe:	4603      	mov	r3, r0
 800ab00:	4608      	mov	r0, r1
 800ab02:	b141      	cbz	r1, 800ab16 <__ascii_wctomb+0x18>
 800ab04:	2aff      	cmp	r2, #255	@ 0xff
 800ab06:	d904      	bls.n	800ab12 <__ascii_wctomb+0x14>
 800ab08:	228a      	movs	r2, #138	@ 0x8a
 800ab0a:	601a      	str	r2, [r3, #0]
 800ab0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab10:	4770      	bx	lr
 800ab12:	700a      	strb	r2, [r1, #0]
 800ab14:	2001      	movs	r0, #1
 800ab16:	4770      	bx	lr

0800ab18 <fiprintf>:
 800ab18:	b40e      	push	{r1, r2, r3}
 800ab1a:	b503      	push	{r0, r1, lr}
 800ab1c:	4601      	mov	r1, r0
 800ab1e:	ab03      	add	r3, sp, #12
 800ab20:	4805      	ldr	r0, [pc, #20]	@ (800ab38 <fiprintf+0x20>)
 800ab22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab26:	6800      	ldr	r0, [r0, #0]
 800ab28:	9301      	str	r3, [sp, #4]
 800ab2a:	f7ff f991 	bl	8009e50 <_vfiprintf_r>
 800ab2e:	b002      	add	sp, #8
 800ab30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab34:	b003      	add	sp, #12
 800ab36:	4770      	bx	lr
 800ab38:	20000034 	.word	0x20000034

0800ab3c <__swhatbuf_r>:
 800ab3c:	b570      	push	{r4, r5, r6, lr}
 800ab3e:	460c      	mov	r4, r1
 800ab40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab44:	2900      	cmp	r1, #0
 800ab46:	b096      	sub	sp, #88	@ 0x58
 800ab48:	4615      	mov	r5, r2
 800ab4a:	461e      	mov	r6, r3
 800ab4c:	da0d      	bge.n	800ab6a <__swhatbuf_r+0x2e>
 800ab4e:	89a3      	ldrh	r3, [r4, #12]
 800ab50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ab54:	f04f 0100 	mov.w	r1, #0
 800ab58:	bf14      	ite	ne
 800ab5a:	2340      	movne	r3, #64	@ 0x40
 800ab5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ab60:	2000      	movs	r0, #0
 800ab62:	6031      	str	r1, [r6, #0]
 800ab64:	602b      	str	r3, [r5, #0]
 800ab66:	b016      	add	sp, #88	@ 0x58
 800ab68:	bd70      	pop	{r4, r5, r6, pc}
 800ab6a:	466a      	mov	r2, sp
 800ab6c:	f000 f848 	bl	800ac00 <_fstat_r>
 800ab70:	2800      	cmp	r0, #0
 800ab72:	dbec      	blt.n	800ab4e <__swhatbuf_r+0x12>
 800ab74:	9901      	ldr	r1, [sp, #4]
 800ab76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ab7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ab7e:	4259      	negs	r1, r3
 800ab80:	4159      	adcs	r1, r3
 800ab82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab86:	e7eb      	b.n	800ab60 <__swhatbuf_r+0x24>

0800ab88 <__smakebuf_r>:
 800ab88:	898b      	ldrh	r3, [r1, #12]
 800ab8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab8c:	079d      	lsls	r5, r3, #30
 800ab8e:	4606      	mov	r6, r0
 800ab90:	460c      	mov	r4, r1
 800ab92:	d507      	bpl.n	800aba4 <__smakebuf_r+0x1c>
 800ab94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ab98:	6023      	str	r3, [r4, #0]
 800ab9a:	6123      	str	r3, [r4, #16]
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	6163      	str	r3, [r4, #20]
 800aba0:	b003      	add	sp, #12
 800aba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aba4:	ab01      	add	r3, sp, #4
 800aba6:	466a      	mov	r2, sp
 800aba8:	f7ff ffc8 	bl	800ab3c <__swhatbuf_r>
 800abac:	9f00      	ldr	r7, [sp, #0]
 800abae:	4605      	mov	r5, r0
 800abb0:	4639      	mov	r1, r7
 800abb2:	4630      	mov	r0, r6
 800abb4:	f7fd fc08 	bl	80083c8 <_malloc_r>
 800abb8:	b948      	cbnz	r0, 800abce <__smakebuf_r+0x46>
 800abba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abbe:	059a      	lsls	r2, r3, #22
 800abc0:	d4ee      	bmi.n	800aba0 <__smakebuf_r+0x18>
 800abc2:	f023 0303 	bic.w	r3, r3, #3
 800abc6:	f043 0302 	orr.w	r3, r3, #2
 800abca:	81a3      	strh	r3, [r4, #12]
 800abcc:	e7e2      	b.n	800ab94 <__smakebuf_r+0xc>
 800abce:	89a3      	ldrh	r3, [r4, #12]
 800abd0:	6020      	str	r0, [r4, #0]
 800abd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abd6:	81a3      	strh	r3, [r4, #12]
 800abd8:	9b01      	ldr	r3, [sp, #4]
 800abda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800abde:	b15b      	cbz	r3, 800abf8 <__smakebuf_r+0x70>
 800abe0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abe4:	4630      	mov	r0, r6
 800abe6:	f000 f81d 	bl	800ac24 <_isatty_r>
 800abea:	b128      	cbz	r0, 800abf8 <__smakebuf_r+0x70>
 800abec:	89a3      	ldrh	r3, [r4, #12]
 800abee:	f023 0303 	bic.w	r3, r3, #3
 800abf2:	f043 0301 	orr.w	r3, r3, #1
 800abf6:	81a3      	strh	r3, [r4, #12]
 800abf8:	89a3      	ldrh	r3, [r4, #12]
 800abfa:	431d      	orrs	r5, r3
 800abfc:	81a5      	strh	r5, [r4, #12]
 800abfe:	e7cf      	b.n	800aba0 <__smakebuf_r+0x18>

0800ac00 <_fstat_r>:
 800ac00:	b538      	push	{r3, r4, r5, lr}
 800ac02:	4d07      	ldr	r5, [pc, #28]	@ (800ac20 <_fstat_r+0x20>)
 800ac04:	2300      	movs	r3, #0
 800ac06:	4604      	mov	r4, r0
 800ac08:	4608      	mov	r0, r1
 800ac0a:	4611      	mov	r1, r2
 800ac0c:	602b      	str	r3, [r5, #0]
 800ac0e:	f7f7 fd3b 	bl	8002688 <_fstat>
 800ac12:	1c43      	adds	r3, r0, #1
 800ac14:	d102      	bne.n	800ac1c <_fstat_r+0x1c>
 800ac16:	682b      	ldr	r3, [r5, #0]
 800ac18:	b103      	cbz	r3, 800ac1c <_fstat_r+0x1c>
 800ac1a:	6023      	str	r3, [r4, #0]
 800ac1c:	bd38      	pop	{r3, r4, r5, pc}
 800ac1e:	bf00      	nop
 800ac20:	20000620 	.word	0x20000620

0800ac24 <_isatty_r>:
 800ac24:	b538      	push	{r3, r4, r5, lr}
 800ac26:	4d06      	ldr	r5, [pc, #24]	@ (800ac40 <_isatty_r+0x1c>)
 800ac28:	2300      	movs	r3, #0
 800ac2a:	4604      	mov	r4, r0
 800ac2c:	4608      	mov	r0, r1
 800ac2e:	602b      	str	r3, [r5, #0]
 800ac30:	f7f7 fd3a 	bl	80026a8 <_isatty>
 800ac34:	1c43      	adds	r3, r0, #1
 800ac36:	d102      	bne.n	800ac3e <_isatty_r+0x1a>
 800ac38:	682b      	ldr	r3, [r5, #0]
 800ac3a:	b103      	cbz	r3, 800ac3e <_isatty_r+0x1a>
 800ac3c:	6023      	str	r3, [r4, #0]
 800ac3e:	bd38      	pop	{r3, r4, r5, pc}
 800ac40:	20000620 	.word	0x20000620

0800ac44 <abort>:
 800ac44:	b508      	push	{r3, lr}
 800ac46:	2006      	movs	r0, #6
 800ac48:	f000 f834 	bl	800acb4 <raise>
 800ac4c:	2001      	movs	r0, #1
 800ac4e:	f7f7 fce7 	bl	8002620 <_exit>

0800ac52 <_malloc_usable_size_r>:
 800ac52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac56:	1f18      	subs	r0, r3, #4
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	bfbc      	itt	lt
 800ac5c:	580b      	ldrlt	r3, [r1, r0]
 800ac5e:	18c0      	addlt	r0, r0, r3
 800ac60:	4770      	bx	lr

0800ac62 <_raise_r>:
 800ac62:	291f      	cmp	r1, #31
 800ac64:	b538      	push	{r3, r4, r5, lr}
 800ac66:	4605      	mov	r5, r0
 800ac68:	460c      	mov	r4, r1
 800ac6a:	d904      	bls.n	800ac76 <_raise_r+0x14>
 800ac6c:	2316      	movs	r3, #22
 800ac6e:	6003      	str	r3, [r0, #0]
 800ac70:	f04f 30ff 	mov.w	r0, #4294967295
 800ac74:	bd38      	pop	{r3, r4, r5, pc}
 800ac76:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ac78:	b112      	cbz	r2, 800ac80 <_raise_r+0x1e>
 800ac7a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac7e:	b94b      	cbnz	r3, 800ac94 <_raise_r+0x32>
 800ac80:	4628      	mov	r0, r5
 800ac82:	f000 f831 	bl	800ace8 <_getpid_r>
 800ac86:	4622      	mov	r2, r4
 800ac88:	4601      	mov	r1, r0
 800ac8a:	4628      	mov	r0, r5
 800ac8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac90:	f000 b818 	b.w	800acc4 <_kill_r>
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d00a      	beq.n	800acae <_raise_r+0x4c>
 800ac98:	1c59      	adds	r1, r3, #1
 800ac9a:	d103      	bne.n	800aca4 <_raise_r+0x42>
 800ac9c:	2316      	movs	r3, #22
 800ac9e:	6003      	str	r3, [r0, #0]
 800aca0:	2001      	movs	r0, #1
 800aca2:	e7e7      	b.n	800ac74 <_raise_r+0x12>
 800aca4:	2100      	movs	r1, #0
 800aca6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800acaa:	4620      	mov	r0, r4
 800acac:	4798      	blx	r3
 800acae:	2000      	movs	r0, #0
 800acb0:	e7e0      	b.n	800ac74 <_raise_r+0x12>
	...

0800acb4 <raise>:
 800acb4:	4b02      	ldr	r3, [pc, #8]	@ (800acc0 <raise+0xc>)
 800acb6:	4601      	mov	r1, r0
 800acb8:	6818      	ldr	r0, [r3, #0]
 800acba:	f7ff bfd2 	b.w	800ac62 <_raise_r>
 800acbe:	bf00      	nop
 800acc0:	20000034 	.word	0x20000034

0800acc4 <_kill_r>:
 800acc4:	b538      	push	{r3, r4, r5, lr}
 800acc6:	4d07      	ldr	r5, [pc, #28]	@ (800ace4 <_kill_r+0x20>)
 800acc8:	2300      	movs	r3, #0
 800acca:	4604      	mov	r4, r0
 800accc:	4608      	mov	r0, r1
 800acce:	4611      	mov	r1, r2
 800acd0:	602b      	str	r3, [r5, #0]
 800acd2:	f7f7 fc95 	bl	8002600 <_kill>
 800acd6:	1c43      	adds	r3, r0, #1
 800acd8:	d102      	bne.n	800ace0 <_kill_r+0x1c>
 800acda:	682b      	ldr	r3, [r5, #0]
 800acdc:	b103      	cbz	r3, 800ace0 <_kill_r+0x1c>
 800acde:	6023      	str	r3, [r4, #0]
 800ace0:	bd38      	pop	{r3, r4, r5, pc}
 800ace2:	bf00      	nop
 800ace4:	20000620 	.word	0x20000620

0800ace8 <_getpid_r>:
 800ace8:	f7f7 bc82 	b.w	80025f0 <_getpid>

0800acec <pow>:
 800acec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acee:	ed2d 8b02 	vpush	{d8}
 800acf2:	eeb0 8a40 	vmov.f32	s16, s0
 800acf6:	eef0 8a60 	vmov.f32	s17, s1
 800acfa:	ec55 4b11 	vmov	r4, r5, d1
 800acfe:	f000 fca3 	bl	800b648 <__ieee754_pow>
 800ad02:	4622      	mov	r2, r4
 800ad04:	462b      	mov	r3, r5
 800ad06:	4620      	mov	r0, r4
 800ad08:	4629      	mov	r1, r5
 800ad0a:	ec57 6b10 	vmov	r6, r7, d0
 800ad0e:	f7f5 ff2d 	bl	8000b6c <__aeabi_dcmpun>
 800ad12:	2800      	cmp	r0, #0
 800ad14:	d13b      	bne.n	800ad8e <pow+0xa2>
 800ad16:	ec51 0b18 	vmov	r0, r1, d8
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	f7f5 fef3 	bl	8000b08 <__aeabi_dcmpeq>
 800ad22:	b1b8      	cbz	r0, 800ad54 <pow+0x68>
 800ad24:	2200      	movs	r2, #0
 800ad26:	2300      	movs	r3, #0
 800ad28:	4620      	mov	r0, r4
 800ad2a:	4629      	mov	r1, r5
 800ad2c:	f7f5 feec 	bl	8000b08 <__aeabi_dcmpeq>
 800ad30:	2800      	cmp	r0, #0
 800ad32:	d146      	bne.n	800adc2 <pow+0xd6>
 800ad34:	ec45 4b10 	vmov	d0, r4, r5
 800ad38:	f000 f8f0 	bl	800af1c <finite>
 800ad3c:	b338      	cbz	r0, 800ad8e <pow+0xa2>
 800ad3e:	2200      	movs	r2, #0
 800ad40:	2300      	movs	r3, #0
 800ad42:	4620      	mov	r0, r4
 800ad44:	4629      	mov	r1, r5
 800ad46:	f7f5 fee9 	bl	8000b1c <__aeabi_dcmplt>
 800ad4a:	b300      	cbz	r0, 800ad8e <pow+0xa2>
 800ad4c:	f7fc fc48 	bl	80075e0 <__errno>
 800ad50:	2322      	movs	r3, #34	@ 0x22
 800ad52:	e01b      	b.n	800ad8c <pow+0xa0>
 800ad54:	ec47 6b10 	vmov	d0, r6, r7
 800ad58:	f000 f8e0 	bl	800af1c <finite>
 800ad5c:	b9e0      	cbnz	r0, 800ad98 <pow+0xac>
 800ad5e:	eeb0 0a48 	vmov.f32	s0, s16
 800ad62:	eef0 0a68 	vmov.f32	s1, s17
 800ad66:	f000 f8d9 	bl	800af1c <finite>
 800ad6a:	b1a8      	cbz	r0, 800ad98 <pow+0xac>
 800ad6c:	ec45 4b10 	vmov	d0, r4, r5
 800ad70:	f000 f8d4 	bl	800af1c <finite>
 800ad74:	b180      	cbz	r0, 800ad98 <pow+0xac>
 800ad76:	4632      	mov	r2, r6
 800ad78:	463b      	mov	r3, r7
 800ad7a:	4630      	mov	r0, r6
 800ad7c:	4639      	mov	r1, r7
 800ad7e:	f7f5 fef5 	bl	8000b6c <__aeabi_dcmpun>
 800ad82:	2800      	cmp	r0, #0
 800ad84:	d0e2      	beq.n	800ad4c <pow+0x60>
 800ad86:	f7fc fc2b 	bl	80075e0 <__errno>
 800ad8a:	2321      	movs	r3, #33	@ 0x21
 800ad8c:	6003      	str	r3, [r0, #0]
 800ad8e:	ecbd 8b02 	vpop	{d8}
 800ad92:	ec47 6b10 	vmov	d0, r6, r7
 800ad96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad98:	2200      	movs	r2, #0
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	4630      	mov	r0, r6
 800ad9e:	4639      	mov	r1, r7
 800ada0:	f7f5 feb2 	bl	8000b08 <__aeabi_dcmpeq>
 800ada4:	2800      	cmp	r0, #0
 800ada6:	d0f2      	beq.n	800ad8e <pow+0xa2>
 800ada8:	eeb0 0a48 	vmov.f32	s0, s16
 800adac:	eef0 0a68 	vmov.f32	s1, s17
 800adb0:	f000 f8b4 	bl	800af1c <finite>
 800adb4:	2800      	cmp	r0, #0
 800adb6:	d0ea      	beq.n	800ad8e <pow+0xa2>
 800adb8:	ec45 4b10 	vmov	d0, r4, r5
 800adbc:	f000 f8ae 	bl	800af1c <finite>
 800adc0:	e7c3      	b.n	800ad4a <pow+0x5e>
 800adc2:	4f01      	ldr	r7, [pc, #4]	@ (800adc8 <pow+0xdc>)
 800adc4:	2600      	movs	r6, #0
 800adc6:	e7e2      	b.n	800ad8e <pow+0xa2>
 800adc8:	3ff00000 	.word	0x3ff00000
 800adcc:	00000000 	.word	0x00000000

0800add0 <cos>:
 800add0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800add2:	ec53 2b10 	vmov	r2, r3, d0
 800add6:	4826      	ldr	r0, [pc, #152]	@ (800ae70 <cos+0xa0>)
 800add8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800addc:	4281      	cmp	r1, r0
 800adde:	d806      	bhi.n	800adee <cos+0x1e>
 800ade0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800ae68 <cos+0x98>
 800ade4:	b005      	add	sp, #20
 800ade6:	f85d eb04 	ldr.w	lr, [sp], #4
 800adea:	f000 b8a5 	b.w	800af38 <__kernel_cos>
 800adee:	4821      	ldr	r0, [pc, #132]	@ (800ae74 <cos+0xa4>)
 800adf0:	4281      	cmp	r1, r0
 800adf2:	d908      	bls.n	800ae06 <cos+0x36>
 800adf4:	4610      	mov	r0, r2
 800adf6:	4619      	mov	r1, r3
 800adf8:	f7f5 fa66 	bl	80002c8 <__aeabi_dsub>
 800adfc:	ec41 0b10 	vmov	d0, r0, r1
 800ae00:	b005      	add	sp, #20
 800ae02:	f85d fb04 	ldr.w	pc, [sp], #4
 800ae06:	4668      	mov	r0, sp
 800ae08:	f001 f962 	bl	800c0d0 <__ieee754_rem_pio2>
 800ae0c:	f000 0003 	and.w	r0, r0, #3
 800ae10:	2801      	cmp	r0, #1
 800ae12:	d00b      	beq.n	800ae2c <cos+0x5c>
 800ae14:	2802      	cmp	r0, #2
 800ae16:	d015      	beq.n	800ae44 <cos+0x74>
 800ae18:	b9d8      	cbnz	r0, 800ae52 <cos+0x82>
 800ae1a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ae1e:	ed9d 0b00 	vldr	d0, [sp]
 800ae22:	f000 f889 	bl	800af38 <__kernel_cos>
 800ae26:	ec51 0b10 	vmov	r0, r1, d0
 800ae2a:	e7e7      	b.n	800adfc <cos+0x2c>
 800ae2c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ae30:	ed9d 0b00 	vldr	d0, [sp]
 800ae34:	f000 f948 	bl	800b0c8 <__kernel_sin>
 800ae38:	ec53 2b10 	vmov	r2, r3, d0
 800ae3c:	4610      	mov	r0, r2
 800ae3e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ae42:	e7db      	b.n	800adfc <cos+0x2c>
 800ae44:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ae48:	ed9d 0b00 	vldr	d0, [sp]
 800ae4c:	f000 f874 	bl	800af38 <__kernel_cos>
 800ae50:	e7f2      	b.n	800ae38 <cos+0x68>
 800ae52:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ae56:	ed9d 0b00 	vldr	d0, [sp]
 800ae5a:	2001      	movs	r0, #1
 800ae5c:	f000 f934 	bl	800b0c8 <__kernel_sin>
 800ae60:	e7e1      	b.n	800ae26 <cos+0x56>
 800ae62:	bf00      	nop
 800ae64:	f3af 8000 	nop.w
	...
 800ae70:	3fe921fb 	.word	0x3fe921fb
 800ae74:	7fefffff 	.word	0x7fefffff

0800ae78 <tan>:
 800ae78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae7a:	ec53 2b10 	vmov	r2, r3, d0
 800ae7e:	4816      	ldr	r0, [pc, #88]	@ (800aed8 <tan+0x60>)
 800ae80:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ae84:	4281      	cmp	r1, r0
 800ae86:	d807      	bhi.n	800ae98 <tan+0x20>
 800ae88:	ed9f 1b11 	vldr	d1, [pc, #68]	@ 800aed0 <tan+0x58>
 800ae8c:	2001      	movs	r0, #1
 800ae8e:	b005      	add	sp, #20
 800ae90:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae94:	f000 b9d4 	b.w	800b240 <__kernel_tan>
 800ae98:	4810      	ldr	r0, [pc, #64]	@ (800aedc <tan+0x64>)
 800ae9a:	4281      	cmp	r1, r0
 800ae9c:	d908      	bls.n	800aeb0 <tan+0x38>
 800ae9e:	4610      	mov	r0, r2
 800aea0:	4619      	mov	r1, r3
 800aea2:	f7f5 fa11 	bl	80002c8 <__aeabi_dsub>
 800aea6:	ec41 0b10 	vmov	d0, r0, r1
 800aeaa:	b005      	add	sp, #20
 800aeac:	f85d fb04 	ldr.w	pc, [sp], #4
 800aeb0:	4668      	mov	r0, sp
 800aeb2:	f001 f90d 	bl	800c0d0 <__ieee754_rem_pio2>
 800aeb6:	0040      	lsls	r0, r0, #1
 800aeb8:	f000 0002 	and.w	r0, r0, #2
 800aebc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800aec0:	ed9d 0b00 	vldr	d0, [sp]
 800aec4:	f1c0 0001 	rsb	r0, r0, #1
 800aec8:	f000 f9ba 	bl	800b240 <__kernel_tan>
 800aecc:	e7ed      	b.n	800aeaa <tan+0x32>
 800aece:	bf00      	nop
	...
 800aed8:	3fe921fb 	.word	0x3fe921fb
 800aedc:	7fefffff 	.word	0x7fefffff

0800aee0 <sqrtf>:
 800aee0:	b508      	push	{r3, lr}
 800aee2:	ed2d 8b02 	vpush	{d8}
 800aee6:	eeb0 8a40 	vmov.f32	s16, s0
 800aeea:	f000 f822 	bl	800af32 <__ieee754_sqrtf>
 800aeee:	eeb4 8a48 	vcmp.f32	s16, s16
 800aef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aef6:	d60c      	bvs.n	800af12 <sqrtf+0x32>
 800aef8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800af18 <sqrtf+0x38>
 800aefc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800af00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af04:	d505      	bpl.n	800af12 <sqrtf+0x32>
 800af06:	f7fc fb6b 	bl	80075e0 <__errno>
 800af0a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800af0e:	2321      	movs	r3, #33	@ 0x21
 800af10:	6003      	str	r3, [r0, #0]
 800af12:	ecbd 8b02 	vpop	{d8}
 800af16:	bd08      	pop	{r3, pc}
 800af18:	00000000 	.word	0x00000000

0800af1c <finite>:
 800af1c:	b082      	sub	sp, #8
 800af1e:	ed8d 0b00 	vstr	d0, [sp]
 800af22:	9801      	ldr	r0, [sp, #4]
 800af24:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800af28:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800af2c:	0fc0      	lsrs	r0, r0, #31
 800af2e:	b002      	add	sp, #8
 800af30:	4770      	bx	lr

0800af32 <__ieee754_sqrtf>:
 800af32:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800af36:	4770      	bx	lr

0800af38 <__kernel_cos>:
 800af38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af3c:	ec57 6b10 	vmov	r6, r7, d0
 800af40:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800af44:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800af48:	ed8d 1b00 	vstr	d1, [sp]
 800af4c:	d206      	bcs.n	800af5c <__kernel_cos+0x24>
 800af4e:	4630      	mov	r0, r6
 800af50:	4639      	mov	r1, r7
 800af52:	f7f5 fe21 	bl	8000b98 <__aeabi_d2iz>
 800af56:	2800      	cmp	r0, #0
 800af58:	f000 8088 	beq.w	800b06c <__kernel_cos+0x134>
 800af5c:	4632      	mov	r2, r6
 800af5e:	463b      	mov	r3, r7
 800af60:	4630      	mov	r0, r6
 800af62:	4639      	mov	r1, r7
 800af64:	f7f5 fb68 	bl	8000638 <__aeabi_dmul>
 800af68:	4b51      	ldr	r3, [pc, #324]	@ (800b0b0 <__kernel_cos+0x178>)
 800af6a:	2200      	movs	r2, #0
 800af6c:	4604      	mov	r4, r0
 800af6e:	460d      	mov	r5, r1
 800af70:	f7f5 fb62 	bl	8000638 <__aeabi_dmul>
 800af74:	a340      	add	r3, pc, #256	@ (adr r3, 800b078 <__kernel_cos+0x140>)
 800af76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af7a:	4682      	mov	sl, r0
 800af7c:	468b      	mov	fp, r1
 800af7e:	4620      	mov	r0, r4
 800af80:	4629      	mov	r1, r5
 800af82:	f7f5 fb59 	bl	8000638 <__aeabi_dmul>
 800af86:	a33e      	add	r3, pc, #248	@ (adr r3, 800b080 <__kernel_cos+0x148>)
 800af88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af8c:	f7f5 f99e 	bl	80002cc <__adddf3>
 800af90:	4622      	mov	r2, r4
 800af92:	462b      	mov	r3, r5
 800af94:	f7f5 fb50 	bl	8000638 <__aeabi_dmul>
 800af98:	a33b      	add	r3, pc, #236	@ (adr r3, 800b088 <__kernel_cos+0x150>)
 800af9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af9e:	f7f5 f993 	bl	80002c8 <__aeabi_dsub>
 800afa2:	4622      	mov	r2, r4
 800afa4:	462b      	mov	r3, r5
 800afa6:	f7f5 fb47 	bl	8000638 <__aeabi_dmul>
 800afaa:	a339      	add	r3, pc, #228	@ (adr r3, 800b090 <__kernel_cos+0x158>)
 800afac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb0:	f7f5 f98c 	bl	80002cc <__adddf3>
 800afb4:	4622      	mov	r2, r4
 800afb6:	462b      	mov	r3, r5
 800afb8:	f7f5 fb3e 	bl	8000638 <__aeabi_dmul>
 800afbc:	a336      	add	r3, pc, #216	@ (adr r3, 800b098 <__kernel_cos+0x160>)
 800afbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc2:	f7f5 f981 	bl	80002c8 <__aeabi_dsub>
 800afc6:	4622      	mov	r2, r4
 800afc8:	462b      	mov	r3, r5
 800afca:	f7f5 fb35 	bl	8000638 <__aeabi_dmul>
 800afce:	a334      	add	r3, pc, #208	@ (adr r3, 800b0a0 <__kernel_cos+0x168>)
 800afd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd4:	f7f5 f97a 	bl	80002cc <__adddf3>
 800afd8:	4622      	mov	r2, r4
 800afda:	462b      	mov	r3, r5
 800afdc:	f7f5 fb2c 	bl	8000638 <__aeabi_dmul>
 800afe0:	4622      	mov	r2, r4
 800afe2:	462b      	mov	r3, r5
 800afe4:	f7f5 fb28 	bl	8000638 <__aeabi_dmul>
 800afe8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800afec:	4604      	mov	r4, r0
 800afee:	460d      	mov	r5, r1
 800aff0:	4630      	mov	r0, r6
 800aff2:	4639      	mov	r1, r7
 800aff4:	f7f5 fb20 	bl	8000638 <__aeabi_dmul>
 800aff8:	460b      	mov	r3, r1
 800affa:	4602      	mov	r2, r0
 800affc:	4629      	mov	r1, r5
 800affe:	4620      	mov	r0, r4
 800b000:	f7f5 f962 	bl	80002c8 <__aeabi_dsub>
 800b004:	4b2b      	ldr	r3, [pc, #172]	@ (800b0b4 <__kernel_cos+0x17c>)
 800b006:	4598      	cmp	r8, r3
 800b008:	4606      	mov	r6, r0
 800b00a:	460f      	mov	r7, r1
 800b00c:	d810      	bhi.n	800b030 <__kernel_cos+0xf8>
 800b00e:	4602      	mov	r2, r0
 800b010:	460b      	mov	r3, r1
 800b012:	4650      	mov	r0, sl
 800b014:	4659      	mov	r1, fp
 800b016:	f7f5 f957 	bl	80002c8 <__aeabi_dsub>
 800b01a:	460b      	mov	r3, r1
 800b01c:	4926      	ldr	r1, [pc, #152]	@ (800b0b8 <__kernel_cos+0x180>)
 800b01e:	4602      	mov	r2, r0
 800b020:	2000      	movs	r0, #0
 800b022:	f7f5 f951 	bl	80002c8 <__aeabi_dsub>
 800b026:	ec41 0b10 	vmov	d0, r0, r1
 800b02a:	b003      	add	sp, #12
 800b02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b030:	4b22      	ldr	r3, [pc, #136]	@ (800b0bc <__kernel_cos+0x184>)
 800b032:	4921      	ldr	r1, [pc, #132]	@ (800b0b8 <__kernel_cos+0x180>)
 800b034:	4598      	cmp	r8, r3
 800b036:	bf8c      	ite	hi
 800b038:	4d21      	ldrhi	r5, [pc, #132]	@ (800b0c0 <__kernel_cos+0x188>)
 800b03a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800b03e:	2400      	movs	r4, #0
 800b040:	4622      	mov	r2, r4
 800b042:	462b      	mov	r3, r5
 800b044:	2000      	movs	r0, #0
 800b046:	f7f5 f93f 	bl	80002c8 <__aeabi_dsub>
 800b04a:	4622      	mov	r2, r4
 800b04c:	4680      	mov	r8, r0
 800b04e:	4689      	mov	r9, r1
 800b050:	462b      	mov	r3, r5
 800b052:	4650      	mov	r0, sl
 800b054:	4659      	mov	r1, fp
 800b056:	f7f5 f937 	bl	80002c8 <__aeabi_dsub>
 800b05a:	4632      	mov	r2, r6
 800b05c:	463b      	mov	r3, r7
 800b05e:	f7f5 f933 	bl	80002c8 <__aeabi_dsub>
 800b062:	4602      	mov	r2, r0
 800b064:	460b      	mov	r3, r1
 800b066:	4640      	mov	r0, r8
 800b068:	4649      	mov	r1, r9
 800b06a:	e7da      	b.n	800b022 <__kernel_cos+0xea>
 800b06c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800b0a8 <__kernel_cos+0x170>
 800b070:	e7db      	b.n	800b02a <__kernel_cos+0xf2>
 800b072:	bf00      	nop
 800b074:	f3af 8000 	nop.w
 800b078:	be8838d4 	.word	0xbe8838d4
 800b07c:	bda8fae9 	.word	0xbda8fae9
 800b080:	bdb4b1c4 	.word	0xbdb4b1c4
 800b084:	3e21ee9e 	.word	0x3e21ee9e
 800b088:	809c52ad 	.word	0x809c52ad
 800b08c:	3e927e4f 	.word	0x3e927e4f
 800b090:	19cb1590 	.word	0x19cb1590
 800b094:	3efa01a0 	.word	0x3efa01a0
 800b098:	16c15177 	.word	0x16c15177
 800b09c:	3f56c16c 	.word	0x3f56c16c
 800b0a0:	5555554c 	.word	0x5555554c
 800b0a4:	3fa55555 	.word	0x3fa55555
 800b0a8:	00000000 	.word	0x00000000
 800b0ac:	3ff00000 	.word	0x3ff00000
 800b0b0:	3fe00000 	.word	0x3fe00000
 800b0b4:	3fd33332 	.word	0x3fd33332
 800b0b8:	3ff00000 	.word	0x3ff00000
 800b0bc:	3fe90000 	.word	0x3fe90000
 800b0c0:	3fd20000 	.word	0x3fd20000
 800b0c4:	00000000 	.word	0x00000000

0800b0c8 <__kernel_sin>:
 800b0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0cc:	ec55 4b10 	vmov	r4, r5, d0
 800b0d0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b0d4:	b085      	sub	sp, #20
 800b0d6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800b0da:	ed8d 1b02 	vstr	d1, [sp, #8]
 800b0de:	4680      	mov	r8, r0
 800b0e0:	d205      	bcs.n	800b0ee <__kernel_sin+0x26>
 800b0e2:	4620      	mov	r0, r4
 800b0e4:	4629      	mov	r1, r5
 800b0e6:	f7f5 fd57 	bl	8000b98 <__aeabi_d2iz>
 800b0ea:	2800      	cmp	r0, #0
 800b0ec:	d052      	beq.n	800b194 <__kernel_sin+0xcc>
 800b0ee:	4622      	mov	r2, r4
 800b0f0:	462b      	mov	r3, r5
 800b0f2:	4620      	mov	r0, r4
 800b0f4:	4629      	mov	r1, r5
 800b0f6:	f7f5 fa9f 	bl	8000638 <__aeabi_dmul>
 800b0fa:	4682      	mov	sl, r0
 800b0fc:	468b      	mov	fp, r1
 800b0fe:	4602      	mov	r2, r0
 800b100:	460b      	mov	r3, r1
 800b102:	4620      	mov	r0, r4
 800b104:	4629      	mov	r1, r5
 800b106:	f7f5 fa97 	bl	8000638 <__aeabi_dmul>
 800b10a:	a342      	add	r3, pc, #264	@ (adr r3, 800b214 <__kernel_sin+0x14c>)
 800b10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b110:	e9cd 0100 	strd	r0, r1, [sp]
 800b114:	4650      	mov	r0, sl
 800b116:	4659      	mov	r1, fp
 800b118:	f7f5 fa8e 	bl	8000638 <__aeabi_dmul>
 800b11c:	a33f      	add	r3, pc, #252	@ (adr r3, 800b21c <__kernel_sin+0x154>)
 800b11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b122:	f7f5 f8d1 	bl	80002c8 <__aeabi_dsub>
 800b126:	4652      	mov	r2, sl
 800b128:	465b      	mov	r3, fp
 800b12a:	f7f5 fa85 	bl	8000638 <__aeabi_dmul>
 800b12e:	a33d      	add	r3, pc, #244	@ (adr r3, 800b224 <__kernel_sin+0x15c>)
 800b130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b134:	f7f5 f8ca 	bl	80002cc <__adddf3>
 800b138:	4652      	mov	r2, sl
 800b13a:	465b      	mov	r3, fp
 800b13c:	f7f5 fa7c 	bl	8000638 <__aeabi_dmul>
 800b140:	a33a      	add	r3, pc, #232	@ (adr r3, 800b22c <__kernel_sin+0x164>)
 800b142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b146:	f7f5 f8bf 	bl	80002c8 <__aeabi_dsub>
 800b14a:	4652      	mov	r2, sl
 800b14c:	465b      	mov	r3, fp
 800b14e:	f7f5 fa73 	bl	8000638 <__aeabi_dmul>
 800b152:	a338      	add	r3, pc, #224	@ (adr r3, 800b234 <__kernel_sin+0x16c>)
 800b154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b158:	f7f5 f8b8 	bl	80002cc <__adddf3>
 800b15c:	4606      	mov	r6, r0
 800b15e:	460f      	mov	r7, r1
 800b160:	f1b8 0f00 	cmp.w	r8, #0
 800b164:	d11b      	bne.n	800b19e <__kernel_sin+0xd6>
 800b166:	4602      	mov	r2, r0
 800b168:	460b      	mov	r3, r1
 800b16a:	4650      	mov	r0, sl
 800b16c:	4659      	mov	r1, fp
 800b16e:	f7f5 fa63 	bl	8000638 <__aeabi_dmul>
 800b172:	a325      	add	r3, pc, #148	@ (adr r3, 800b208 <__kernel_sin+0x140>)
 800b174:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b178:	f7f5 f8a6 	bl	80002c8 <__aeabi_dsub>
 800b17c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b180:	f7f5 fa5a 	bl	8000638 <__aeabi_dmul>
 800b184:	4602      	mov	r2, r0
 800b186:	460b      	mov	r3, r1
 800b188:	4620      	mov	r0, r4
 800b18a:	4629      	mov	r1, r5
 800b18c:	f7f5 f89e 	bl	80002cc <__adddf3>
 800b190:	4604      	mov	r4, r0
 800b192:	460d      	mov	r5, r1
 800b194:	ec45 4b10 	vmov	d0, r4, r5
 800b198:	b005      	add	sp, #20
 800b19a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b19e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1a2:	4b1b      	ldr	r3, [pc, #108]	@ (800b210 <__kernel_sin+0x148>)
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	f7f5 fa47 	bl	8000638 <__aeabi_dmul>
 800b1aa:	4632      	mov	r2, r6
 800b1ac:	4680      	mov	r8, r0
 800b1ae:	4689      	mov	r9, r1
 800b1b0:	463b      	mov	r3, r7
 800b1b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1b6:	f7f5 fa3f 	bl	8000638 <__aeabi_dmul>
 800b1ba:	4602      	mov	r2, r0
 800b1bc:	460b      	mov	r3, r1
 800b1be:	4640      	mov	r0, r8
 800b1c0:	4649      	mov	r1, r9
 800b1c2:	f7f5 f881 	bl	80002c8 <__aeabi_dsub>
 800b1c6:	4652      	mov	r2, sl
 800b1c8:	465b      	mov	r3, fp
 800b1ca:	f7f5 fa35 	bl	8000638 <__aeabi_dmul>
 800b1ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b1d2:	f7f5 f879 	bl	80002c8 <__aeabi_dsub>
 800b1d6:	a30c      	add	r3, pc, #48	@ (adr r3, 800b208 <__kernel_sin+0x140>)
 800b1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1dc:	4606      	mov	r6, r0
 800b1de:	460f      	mov	r7, r1
 800b1e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1e4:	f7f5 fa28 	bl	8000638 <__aeabi_dmul>
 800b1e8:	4602      	mov	r2, r0
 800b1ea:	460b      	mov	r3, r1
 800b1ec:	4630      	mov	r0, r6
 800b1ee:	4639      	mov	r1, r7
 800b1f0:	f7f5 f86c 	bl	80002cc <__adddf3>
 800b1f4:	4602      	mov	r2, r0
 800b1f6:	460b      	mov	r3, r1
 800b1f8:	4620      	mov	r0, r4
 800b1fa:	4629      	mov	r1, r5
 800b1fc:	f7f5 f864 	bl	80002c8 <__aeabi_dsub>
 800b200:	e7c6      	b.n	800b190 <__kernel_sin+0xc8>
 800b202:	bf00      	nop
 800b204:	f3af 8000 	nop.w
 800b208:	55555549 	.word	0x55555549
 800b20c:	3fc55555 	.word	0x3fc55555
 800b210:	3fe00000 	.word	0x3fe00000
 800b214:	5acfd57c 	.word	0x5acfd57c
 800b218:	3de5d93a 	.word	0x3de5d93a
 800b21c:	8a2b9ceb 	.word	0x8a2b9ceb
 800b220:	3e5ae5e6 	.word	0x3e5ae5e6
 800b224:	57b1fe7d 	.word	0x57b1fe7d
 800b228:	3ec71de3 	.word	0x3ec71de3
 800b22c:	19c161d5 	.word	0x19c161d5
 800b230:	3f2a01a0 	.word	0x3f2a01a0
 800b234:	1110f8a6 	.word	0x1110f8a6
 800b238:	3f811111 	.word	0x3f811111
 800b23c:	00000000 	.word	0x00000000

0800b240 <__kernel_tan>:
 800b240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b244:	ec5b ab10 	vmov	sl, fp, d0
 800b248:	4bdb      	ldr	r3, [pc, #876]	@ (800b5b8 <__kernel_tan+0x378>)
 800b24a:	b089      	sub	sp, #36	@ 0x24
 800b24c:	f02b 4700 	bic.w	r7, fp, #2147483648	@ 0x80000000
 800b250:	429f      	cmp	r7, r3
 800b252:	ec59 8b11 	vmov	r8, r9, d1
 800b256:	4606      	mov	r6, r0
 800b258:	f8cd b008 	str.w	fp, [sp, #8]
 800b25c:	d85d      	bhi.n	800b31a <__kernel_tan+0xda>
 800b25e:	4650      	mov	r0, sl
 800b260:	4659      	mov	r1, fp
 800b262:	f7f5 fc99 	bl	8000b98 <__aeabi_d2iz>
 800b266:	4605      	mov	r5, r0
 800b268:	2800      	cmp	r0, #0
 800b26a:	d17c      	bne.n	800b366 <__kernel_tan+0x126>
 800b26c:	1c73      	adds	r3, r6, #1
 800b26e:	4652      	mov	r2, sl
 800b270:	4313      	orrs	r3, r2
 800b272:	433b      	orrs	r3, r7
 800b274:	d110      	bne.n	800b298 <__kernel_tan+0x58>
 800b276:	ec4b ab10 	vmov	d0, sl, fp
 800b27a:	f001 f925 	bl	800c4c8 <fabs>
 800b27e:	49cf      	ldr	r1, [pc, #828]	@ (800b5bc <__kernel_tan+0x37c>)
 800b280:	ec53 2b10 	vmov	r2, r3, d0
 800b284:	2000      	movs	r0, #0
 800b286:	f7f5 fb01 	bl	800088c <__aeabi_ddiv>
 800b28a:	4682      	mov	sl, r0
 800b28c:	468b      	mov	fp, r1
 800b28e:	ec4b ab10 	vmov	d0, sl, fp
 800b292:	b009      	add	sp, #36	@ 0x24
 800b294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b298:	2e01      	cmp	r6, #1
 800b29a:	d0f8      	beq.n	800b28e <__kernel_tan+0x4e>
 800b29c:	4642      	mov	r2, r8
 800b29e:	464b      	mov	r3, r9
 800b2a0:	4650      	mov	r0, sl
 800b2a2:	4659      	mov	r1, fp
 800b2a4:	f7f5 f812 	bl	80002cc <__adddf3>
 800b2a8:	4602      	mov	r2, r0
 800b2aa:	460b      	mov	r3, r1
 800b2ac:	460f      	mov	r7, r1
 800b2ae:	2000      	movs	r0, #0
 800b2b0:	49c3      	ldr	r1, [pc, #780]	@ (800b5c0 <__kernel_tan+0x380>)
 800b2b2:	f7f5 faeb 	bl	800088c <__aeabi_ddiv>
 800b2b6:	e9cd 0100 	strd	r0, r1, [sp]
 800b2ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2be:	462e      	mov	r6, r5
 800b2c0:	4652      	mov	r2, sl
 800b2c2:	462c      	mov	r4, r5
 800b2c4:	4630      	mov	r0, r6
 800b2c6:	461d      	mov	r5, r3
 800b2c8:	4639      	mov	r1, r7
 800b2ca:	465b      	mov	r3, fp
 800b2cc:	f7f4 fffc 	bl	80002c8 <__aeabi_dsub>
 800b2d0:	4602      	mov	r2, r0
 800b2d2:	460b      	mov	r3, r1
 800b2d4:	4640      	mov	r0, r8
 800b2d6:	4649      	mov	r1, r9
 800b2d8:	f7f4 fff6 	bl	80002c8 <__aeabi_dsub>
 800b2dc:	4632      	mov	r2, r6
 800b2de:	462b      	mov	r3, r5
 800b2e0:	f7f5 f9aa 	bl	8000638 <__aeabi_dmul>
 800b2e4:	4632      	mov	r2, r6
 800b2e6:	4682      	mov	sl, r0
 800b2e8:	468b      	mov	fp, r1
 800b2ea:	462b      	mov	r3, r5
 800b2ec:	4630      	mov	r0, r6
 800b2ee:	4639      	mov	r1, r7
 800b2f0:	f7f5 f9a2 	bl	8000638 <__aeabi_dmul>
 800b2f4:	4bb1      	ldr	r3, [pc, #708]	@ (800b5bc <__kernel_tan+0x37c>)
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	f7f4 ffe8 	bl	80002cc <__adddf3>
 800b2fc:	4602      	mov	r2, r0
 800b2fe:	460b      	mov	r3, r1
 800b300:	4650      	mov	r0, sl
 800b302:	4659      	mov	r1, fp
 800b304:	f7f4 ffe2 	bl	80002cc <__adddf3>
 800b308:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b30c:	f7f5 f994 	bl	8000638 <__aeabi_dmul>
 800b310:	4622      	mov	r2, r4
 800b312:	462b      	mov	r3, r5
 800b314:	f7f4 ffda 	bl	80002cc <__adddf3>
 800b318:	e7b7      	b.n	800b28a <__kernel_tan+0x4a>
 800b31a:	4baa      	ldr	r3, [pc, #680]	@ (800b5c4 <__kernel_tan+0x384>)
 800b31c:	429f      	cmp	r7, r3
 800b31e:	d922      	bls.n	800b366 <__kernel_tan+0x126>
 800b320:	9b02      	ldr	r3, [sp, #8]
 800b322:	2b00      	cmp	r3, #0
 800b324:	da05      	bge.n	800b332 <__kernel_tan+0xf2>
 800b326:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b32a:	469b      	mov	fp, r3
 800b32c:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800b330:	4699      	mov	r9, r3
 800b332:	4652      	mov	r2, sl
 800b334:	465b      	mov	r3, fp
 800b336:	a182      	add	r1, pc, #520	@ (adr r1, 800b540 <__kernel_tan+0x300>)
 800b338:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b33c:	f7f4 ffc4 	bl	80002c8 <__aeabi_dsub>
 800b340:	4642      	mov	r2, r8
 800b342:	464b      	mov	r3, r9
 800b344:	4604      	mov	r4, r0
 800b346:	460d      	mov	r5, r1
 800b348:	a17f      	add	r1, pc, #508	@ (adr r1, 800b548 <__kernel_tan+0x308>)
 800b34a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b34e:	f7f4 ffbb 	bl	80002c8 <__aeabi_dsub>
 800b352:	4622      	mov	r2, r4
 800b354:	462b      	mov	r3, r5
 800b356:	f7f4 ffb9 	bl	80002cc <__adddf3>
 800b35a:	f04f 0800 	mov.w	r8, #0
 800b35e:	4682      	mov	sl, r0
 800b360:	468b      	mov	fp, r1
 800b362:	f04f 0900 	mov.w	r9, #0
 800b366:	4652      	mov	r2, sl
 800b368:	465b      	mov	r3, fp
 800b36a:	4650      	mov	r0, sl
 800b36c:	4659      	mov	r1, fp
 800b36e:	f7f5 f963 	bl	8000638 <__aeabi_dmul>
 800b372:	4602      	mov	r2, r0
 800b374:	460b      	mov	r3, r1
 800b376:	e9cd 2300 	strd	r2, r3, [sp]
 800b37a:	f7f5 f95d 	bl	8000638 <__aeabi_dmul>
 800b37e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b382:	4604      	mov	r4, r0
 800b384:	460d      	mov	r5, r1
 800b386:	4650      	mov	r0, sl
 800b388:	4659      	mov	r1, fp
 800b38a:	f7f5 f955 	bl	8000638 <__aeabi_dmul>
 800b38e:	a370      	add	r3, pc, #448	@ (adr r3, 800b550 <__kernel_tan+0x310>)
 800b390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b394:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b398:	4620      	mov	r0, r4
 800b39a:	4629      	mov	r1, r5
 800b39c:	f7f5 f94c 	bl	8000638 <__aeabi_dmul>
 800b3a0:	a36d      	add	r3, pc, #436	@ (adr r3, 800b558 <__kernel_tan+0x318>)
 800b3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a6:	f7f4 ff91 	bl	80002cc <__adddf3>
 800b3aa:	4622      	mov	r2, r4
 800b3ac:	462b      	mov	r3, r5
 800b3ae:	f7f5 f943 	bl	8000638 <__aeabi_dmul>
 800b3b2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b560 <__kernel_tan+0x320>)
 800b3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3b8:	f7f4 ff88 	bl	80002cc <__adddf3>
 800b3bc:	4622      	mov	r2, r4
 800b3be:	462b      	mov	r3, r5
 800b3c0:	f7f5 f93a 	bl	8000638 <__aeabi_dmul>
 800b3c4:	a368      	add	r3, pc, #416	@ (adr r3, 800b568 <__kernel_tan+0x328>)
 800b3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ca:	f7f4 ff7f 	bl	80002cc <__adddf3>
 800b3ce:	4622      	mov	r2, r4
 800b3d0:	462b      	mov	r3, r5
 800b3d2:	f7f5 f931 	bl	8000638 <__aeabi_dmul>
 800b3d6:	a366      	add	r3, pc, #408	@ (adr r3, 800b570 <__kernel_tan+0x330>)
 800b3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3dc:	f7f4 ff76 	bl	80002cc <__adddf3>
 800b3e0:	4622      	mov	r2, r4
 800b3e2:	462b      	mov	r3, r5
 800b3e4:	f7f5 f928 	bl	8000638 <__aeabi_dmul>
 800b3e8:	a363      	add	r3, pc, #396	@ (adr r3, 800b578 <__kernel_tan+0x338>)
 800b3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ee:	f7f4 ff6d 	bl	80002cc <__adddf3>
 800b3f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3f6:	f7f5 f91f 	bl	8000638 <__aeabi_dmul>
 800b3fa:	a361      	add	r3, pc, #388	@ (adr r3, 800b580 <__kernel_tan+0x340>)
 800b3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b400:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b404:	4620      	mov	r0, r4
 800b406:	4629      	mov	r1, r5
 800b408:	f7f5 f916 	bl	8000638 <__aeabi_dmul>
 800b40c:	a35e      	add	r3, pc, #376	@ (adr r3, 800b588 <__kernel_tan+0x348>)
 800b40e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b412:	f7f4 ff5b 	bl	80002cc <__adddf3>
 800b416:	4622      	mov	r2, r4
 800b418:	462b      	mov	r3, r5
 800b41a:	f7f5 f90d 	bl	8000638 <__aeabi_dmul>
 800b41e:	a35c      	add	r3, pc, #368	@ (adr r3, 800b590 <__kernel_tan+0x350>)
 800b420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b424:	f7f4 ff52 	bl	80002cc <__adddf3>
 800b428:	4622      	mov	r2, r4
 800b42a:	462b      	mov	r3, r5
 800b42c:	f7f5 f904 	bl	8000638 <__aeabi_dmul>
 800b430:	a359      	add	r3, pc, #356	@ (adr r3, 800b598 <__kernel_tan+0x358>)
 800b432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b436:	f7f4 ff49 	bl	80002cc <__adddf3>
 800b43a:	4622      	mov	r2, r4
 800b43c:	462b      	mov	r3, r5
 800b43e:	f7f5 f8fb 	bl	8000638 <__aeabi_dmul>
 800b442:	a357      	add	r3, pc, #348	@ (adr r3, 800b5a0 <__kernel_tan+0x360>)
 800b444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b448:	f7f4 ff40 	bl	80002cc <__adddf3>
 800b44c:	4622      	mov	r2, r4
 800b44e:	462b      	mov	r3, r5
 800b450:	f7f5 f8f2 	bl	8000638 <__aeabi_dmul>
 800b454:	a354      	add	r3, pc, #336	@ (adr r3, 800b5a8 <__kernel_tan+0x368>)
 800b456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b45a:	f7f4 ff37 	bl	80002cc <__adddf3>
 800b45e:	4602      	mov	r2, r0
 800b460:	460b      	mov	r3, r1
 800b462:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b466:	f7f4 ff31 	bl	80002cc <__adddf3>
 800b46a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b46e:	f7f5 f8e3 	bl	8000638 <__aeabi_dmul>
 800b472:	4642      	mov	r2, r8
 800b474:	464b      	mov	r3, r9
 800b476:	f7f4 ff29 	bl	80002cc <__adddf3>
 800b47a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b47e:	f7f5 f8db 	bl	8000638 <__aeabi_dmul>
 800b482:	4642      	mov	r2, r8
 800b484:	464b      	mov	r3, r9
 800b486:	f7f4 ff21 	bl	80002cc <__adddf3>
 800b48a:	a349      	add	r3, pc, #292	@ (adr r3, 800b5b0 <__kernel_tan+0x370>)
 800b48c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b490:	4604      	mov	r4, r0
 800b492:	460d      	mov	r5, r1
 800b494:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b498:	f7f5 f8ce 	bl	8000638 <__aeabi_dmul>
 800b49c:	4622      	mov	r2, r4
 800b49e:	462b      	mov	r3, r5
 800b4a0:	f7f4 ff14 	bl	80002cc <__adddf3>
 800b4a4:	e9cd 0100 	strd	r0, r1, [sp]
 800b4a8:	460b      	mov	r3, r1
 800b4aa:	4602      	mov	r2, r0
 800b4ac:	4659      	mov	r1, fp
 800b4ae:	4650      	mov	r0, sl
 800b4b0:	f7f4 ff0c 	bl	80002cc <__adddf3>
 800b4b4:	4b43      	ldr	r3, [pc, #268]	@ (800b5c4 <__kernel_tan+0x384>)
 800b4b6:	429f      	cmp	r7, r3
 800b4b8:	4604      	mov	r4, r0
 800b4ba:	460d      	mov	r5, r1
 800b4bc:	f240 8084 	bls.w	800b5c8 <__kernel_tan+0x388>
 800b4c0:	4630      	mov	r0, r6
 800b4c2:	f7f5 f84f 	bl	8000564 <__aeabi_i2d>
 800b4c6:	4622      	mov	r2, r4
 800b4c8:	4680      	mov	r8, r0
 800b4ca:	4689      	mov	r9, r1
 800b4cc:	462b      	mov	r3, r5
 800b4ce:	4620      	mov	r0, r4
 800b4d0:	4629      	mov	r1, r5
 800b4d2:	f7f5 f8b1 	bl	8000638 <__aeabi_dmul>
 800b4d6:	4642      	mov	r2, r8
 800b4d8:	4606      	mov	r6, r0
 800b4da:	460f      	mov	r7, r1
 800b4dc:	464b      	mov	r3, r9
 800b4de:	4620      	mov	r0, r4
 800b4e0:	4629      	mov	r1, r5
 800b4e2:	f7f4 fef3 	bl	80002cc <__adddf3>
 800b4e6:	4602      	mov	r2, r0
 800b4e8:	460b      	mov	r3, r1
 800b4ea:	4630      	mov	r0, r6
 800b4ec:	4639      	mov	r1, r7
 800b4ee:	f7f5 f9cd 	bl	800088c <__aeabi_ddiv>
 800b4f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4f6:	f7f4 fee7 	bl	80002c8 <__aeabi_dsub>
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	460b      	mov	r3, r1
 800b4fe:	4650      	mov	r0, sl
 800b500:	4659      	mov	r1, fp
 800b502:	f7f4 fee1 	bl	80002c8 <__aeabi_dsub>
 800b506:	4602      	mov	r2, r0
 800b508:	460b      	mov	r3, r1
 800b50a:	f7f4 fedf 	bl	80002cc <__adddf3>
 800b50e:	4602      	mov	r2, r0
 800b510:	460b      	mov	r3, r1
 800b512:	4640      	mov	r0, r8
 800b514:	4649      	mov	r1, r9
 800b516:	f7f4 fed7 	bl	80002c8 <__aeabi_dsub>
 800b51a:	9b02      	ldr	r3, [sp, #8]
 800b51c:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800b520:	f00a 0a02 	and.w	sl, sl, #2
 800b524:	4604      	mov	r4, r0
 800b526:	f1ca 0001 	rsb	r0, sl, #1
 800b52a:	460d      	mov	r5, r1
 800b52c:	f7f5 f81a 	bl	8000564 <__aeabi_i2d>
 800b530:	4602      	mov	r2, r0
 800b532:	460b      	mov	r3, r1
 800b534:	4620      	mov	r0, r4
 800b536:	4629      	mov	r1, r5
 800b538:	f7f5 f87e 	bl	8000638 <__aeabi_dmul>
 800b53c:	e6a5      	b.n	800b28a <__kernel_tan+0x4a>
 800b53e:	bf00      	nop
 800b540:	54442d18 	.word	0x54442d18
 800b544:	3fe921fb 	.word	0x3fe921fb
 800b548:	33145c07 	.word	0x33145c07
 800b54c:	3c81a626 	.word	0x3c81a626
 800b550:	74bf7ad4 	.word	0x74bf7ad4
 800b554:	3efb2a70 	.word	0x3efb2a70
 800b558:	32f0a7e9 	.word	0x32f0a7e9
 800b55c:	3f12b80f 	.word	0x3f12b80f
 800b560:	1a8d1068 	.word	0x1a8d1068
 800b564:	3f3026f7 	.word	0x3f3026f7
 800b568:	fee08315 	.word	0xfee08315
 800b56c:	3f57dbc8 	.word	0x3f57dbc8
 800b570:	e96e8493 	.word	0xe96e8493
 800b574:	3f8226e3 	.word	0x3f8226e3
 800b578:	1bb341fe 	.word	0x1bb341fe
 800b57c:	3faba1ba 	.word	0x3faba1ba
 800b580:	db605373 	.word	0xdb605373
 800b584:	bef375cb 	.word	0xbef375cb
 800b588:	a03792a6 	.word	0xa03792a6
 800b58c:	3f147e88 	.word	0x3f147e88
 800b590:	f2f26501 	.word	0xf2f26501
 800b594:	3f4344d8 	.word	0x3f4344d8
 800b598:	c9560328 	.word	0xc9560328
 800b59c:	3f6d6d22 	.word	0x3f6d6d22
 800b5a0:	8406d637 	.word	0x8406d637
 800b5a4:	3f9664f4 	.word	0x3f9664f4
 800b5a8:	1110fe7a 	.word	0x1110fe7a
 800b5ac:	3fc11111 	.word	0x3fc11111
 800b5b0:	55555563 	.word	0x55555563
 800b5b4:	3fd55555 	.word	0x3fd55555
 800b5b8:	3e2fffff 	.word	0x3e2fffff
 800b5bc:	3ff00000 	.word	0x3ff00000
 800b5c0:	bff00000 	.word	0xbff00000
 800b5c4:	3fe59427 	.word	0x3fe59427
 800b5c8:	2e01      	cmp	r6, #1
 800b5ca:	d033      	beq.n	800b634 <__kernel_tan+0x3f4>
 800b5cc:	f04f 0800 	mov.w	r8, #0
 800b5d0:	4689      	mov	r9, r1
 800b5d2:	4602      	mov	r2, r0
 800b5d4:	460b      	mov	r3, r1
 800b5d6:	2000      	movs	r0, #0
 800b5d8:	4918      	ldr	r1, [pc, #96]	@ (800b63c <__kernel_tan+0x3fc>)
 800b5da:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800b5de:	f7f5 f955 	bl	800088c <__aeabi_ddiv>
 800b5e2:	4652      	mov	r2, sl
 800b5e4:	460f      	mov	r7, r1
 800b5e6:	465b      	mov	r3, fp
 800b5e8:	4606      	mov	r6, r0
 800b5ea:	460d      	mov	r5, r1
 800b5ec:	4640      	mov	r0, r8
 800b5ee:	4649      	mov	r1, r9
 800b5f0:	f7f4 fe6a 	bl	80002c8 <__aeabi_dsub>
 800b5f4:	4602      	mov	r2, r0
 800b5f6:	460b      	mov	r3, r1
 800b5f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b5fc:	f7f4 fe64 	bl	80002c8 <__aeabi_dsub>
 800b600:	4642      	mov	r2, r8
 800b602:	463b      	mov	r3, r7
 800b604:	f7f5 f818 	bl	8000638 <__aeabi_dmul>
 800b608:	4642      	mov	r2, r8
 800b60a:	4682      	mov	sl, r0
 800b60c:	468b      	mov	fp, r1
 800b60e:	463b      	mov	r3, r7
 800b610:	4640      	mov	r0, r8
 800b612:	4649      	mov	r1, r9
 800b614:	f7f5 f810 	bl	8000638 <__aeabi_dmul>
 800b618:	4b09      	ldr	r3, [pc, #36]	@ (800b640 <__kernel_tan+0x400>)
 800b61a:	2200      	movs	r2, #0
 800b61c:	f7f4 fe56 	bl	80002cc <__adddf3>
 800b620:	4602      	mov	r2, r0
 800b622:	460b      	mov	r3, r1
 800b624:	4650      	mov	r0, sl
 800b626:	4659      	mov	r1, fp
 800b628:	f7f4 fe50 	bl	80002cc <__adddf3>
 800b62c:	4644      	mov	r4, r8
 800b62e:	4632      	mov	r2, r6
 800b630:	463b      	mov	r3, r7
 800b632:	e66b      	b.n	800b30c <__kernel_tan+0xcc>
 800b634:	4682      	mov	sl, r0
 800b636:	468b      	mov	fp, r1
 800b638:	e629      	b.n	800b28e <__kernel_tan+0x4e>
 800b63a:	bf00      	nop
 800b63c:	bff00000 	.word	0xbff00000
 800b640:	3ff00000 	.word	0x3ff00000
 800b644:	00000000 	.word	0x00000000

0800b648 <__ieee754_pow>:
 800b648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b64c:	b091      	sub	sp, #68	@ 0x44
 800b64e:	ed8d 1b00 	vstr	d1, [sp]
 800b652:	e9dd 1900 	ldrd	r1, r9, [sp]
 800b656:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800b65a:	ea5a 0001 	orrs.w	r0, sl, r1
 800b65e:	ec57 6b10 	vmov	r6, r7, d0
 800b662:	d113      	bne.n	800b68c <__ieee754_pow+0x44>
 800b664:	19b3      	adds	r3, r6, r6
 800b666:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800b66a:	4152      	adcs	r2, r2
 800b66c:	4298      	cmp	r0, r3
 800b66e:	4b98      	ldr	r3, [pc, #608]	@ (800b8d0 <__ieee754_pow+0x288>)
 800b670:	4193      	sbcs	r3, r2
 800b672:	f080 84ea 	bcs.w	800c04a <__ieee754_pow+0xa02>
 800b676:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b67a:	4630      	mov	r0, r6
 800b67c:	4639      	mov	r1, r7
 800b67e:	f7f4 fe25 	bl	80002cc <__adddf3>
 800b682:	ec41 0b10 	vmov	d0, r0, r1
 800b686:	b011      	add	sp, #68	@ 0x44
 800b688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b68c:	4a91      	ldr	r2, [pc, #580]	@ (800b8d4 <__ieee754_pow+0x28c>)
 800b68e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b692:	4590      	cmp	r8, r2
 800b694:	463d      	mov	r5, r7
 800b696:	4633      	mov	r3, r6
 800b698:	d806      	bhi.n	800b6a8 <__ieee754_pow+0x60>
 800b69a:	d101      	bne.n	800b6a0 <__ieee754_pow+0x58>
 800b69c:	2e00      	cmp	r6, #0
 800b69e:	d1ea      	bne.n	800b676 <__ieee754_pow+0x2e>
 800b6a0:	4592      	cmp	sl, r2
 800b6a2:	d801      	bhi.n	800b6a8 <__ieee754_pow+0x60>
 800b6a4:	d10e      	bne.n	800b6c4 <__ieee754_pow+0x7c>
 800b6a6:	b169      	cbz	r1, 800b6c4 <__ieee754_pow+0x7c>
 800b6a8:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b6ac:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b6b0:	431d      	orrs	r5, r3
 800b6b2:	d1e0      	bne.n	800b676 <__ieee754_pow+0x2e>
 800b6b4:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b6b8:	18db      	adds	r3, r3, r3
 800b6ba:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b6be:	4152      	adcs	r2, r2
 800b6c0:	429d      	cmp	r5, r3
 800b6c2:	e7d4      	b.n	800b66e <__ieee754_pow+0x26>
 800b6c4:	2d00      	cmp	r5, #0
 800b6c6:	46c3      	mov	fp, r8
 800b6c8:	da3a      	bge.n	800b740 <__ieee754_pow+0xf8>
 800b6ca:	4a83      	ldr	r2, [pc, #524]	@ (800b8d8 <__ieee754_pow+0x290>)
 800b6cc:	4592      	cmp	sl, r2
 800b6ce:	d84d      	bhi.n	800b76c <__ieee754_pow+0x124>
 800b6d0:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b6d4:	4592      	cmp	sl, r2
 800b6d6:	f240 84c7 	bls.w	800c068 <__ieee754_pow+0xa20>
 800b6da:	ea4f 522a 	mov.w	r2, sl, asr #20
 800b6de:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b6e2:	2a14      	cmp	r2, #20
 800b6e4:	dd0f      	ble.n	800b706 <__ieee754_pow+0xbe>
 800b6e6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b6ea:	fa21 f402 	lsr.w	r4, r1, r2
 800b6ee:	fa04 f202 	lsl.w	r2, r4, r2
 800b6f2:	428a      	cmp	r2, r1
 800b6f4:	f040 84b8 	bne.w	800c068 <__ieee754_pow+0xa20>
 800b6f8:	f004 0401 	and.w	r4, r4, #1
 800b6fc:	f1c4 0402 	rsb	r4, r4, #2
 800b700:	2900      	cmp	r1, #0
 800b702:	d158      	bne.n	800b7b6 <__ieee754_pow+0x16e>
 800b704:	e00e      	b.n	800b724 <__ieee754_pow+0xdc>
 800b706:	2900      	cmp	r1, #0
 800b708:	d154      	bne.n	800b7b4 <__ieee754_pow+0x16c>
 800b70a:	f1c2 0214 	rsb	r2, r2, #20
 800b70e:	fa4a f402 	asr.w	r4, sl, r2
 800b712:	fa04 f202 	lsl.w	r2, r4, r2
 800b716:	4552      	cmp	r2, sl
 800b718:	f040 84a3 	bne.w	800c062 <__ieee754_pow+0xa1a>
 800b71c:	f004 0401 	and.w	r4, r4, #1
 800b720:	f1c4 0402 	rsb	r4, r4, #2
 800b724:	4a6d      	ldr	r2, [pc, #436]	@ (800b8dc <__ieee754_pow+0x294>)
 800b726:	4592      	cmp	sl, r2
 800b728:	d12e      	bne.n	800b788 <__ieee754_pow+0x140>
 800b72a:	f1b9 0f00 	cmp.w	r9, #0
 800b72e:	f280 8494 	bge.w	800c05a <__ieee754_pow+0xa12>
 800b732:	496a      	ldr	r1, [pc, #424]	@ (800b8dc <__ieee754_pow+0x294>)
 800b734:	4632      	mov	r2, r6
 800b736:	463b      	mov	r3, r7
 800b738:	2000      	movs	r0, #0
 800b73a:	f7f5 f8a7 	bl	800088c <__aeabi_ddiv>
 800b73e:	e7a0      	b.n	800b682 <__ieee754_pow+0x3a>
 800b740:	2400      	movs	r4, #0
 800b742:	bbc1      	cbnz	r1, 800b7b6 <__ieee754_pow+0x16e>
 800b744:	4a63      	ldr	r2, [pc, #396]	@ (800b8d4 <__ieee754_pow+0x28c>)
 800b746:	4592      	cmp	sl, r2
 800b748:	d1ec      	bne.n	800b724 <__ieee754_pow+0xdc>
 800b74a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800b74e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800b752:	431a      	orrs	r2, r3
 800b754:	f000 8479 	beq.w	800c04a <__ieee754_pow+0xa02>
 800b758:	4b61      	ldr	r3, [pc, #388]	@ (800b8e0 <__ieee754_pow+0x298>)
 800b75a:	4598      	cmp	r8, r3
 800b75c:	d908      	bls.n	800b770 <__ieee754_pow+0x128>
 800b75e:	f1b9 0f00 	cmp.w	r9, #0
 800b762:	f2c0 8476 	blt.w	800c052 <__ieee754_pow+0xa0a>
 800b766:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b76a:	e78a      	b.n	800b682 <__ieee754_pow+0x3a>
 800b76c:	2402      	movs	r4, #2
 800b76e:	e7e8      	b.n	800b742 <__ieee754_pow+0xfa>
 800b770:	f1b9 0f00 	cmp.w	r9, #0
 800b774:	f04f 0000 	mov.w	r0, #0
 800b778:	f04f 0100 	mov.w	r1, #0
 800b77c:	da81      	bge.n	800b682 <__ieee754_pow+0x3a>
 800b77e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b782:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b786:	e77c      	b.n	800b682 <__ieee754_pow+0x3a>
 800b788:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800b78c:	d106      	bne.n	800b79c <__ieee754_pow+0x154>
 800b78e:	4632      	mov	r2, r6
 800b790:	463b      	mov	r3, r7
 800b792:	4630      	mov	r0, r6
 800b794:	4639      	mov	r1, r7
 800b796:	f7f4 ff4f 	bl	8000638 <__aeabi_dmul>
 800b79a:	e772      	b.n	800b682 <__ieee754_pow+0x3a>
 800b79c:	4a51      	ldr	r2, [pc, #324]	@ (800b8e4 <__ieee754_pow+0x29c>)
 800b79e:	4591      	cmp	r9, r2
 800b7a0:	d109      	bne.n	800b7b6 <__ieee754_pow+0x16e>
 800b7a2:	2d00      	cmp	r5, #0
 800b7a4:	db07      	blt.n	800b7b6 <__ieee754_pow+0x16e>
 800b7a6:	ec47 6b10 	vmov	d0, r6, r7
 800b7aa:	b011      	add	sp, #68	@ 0x44
 800b7ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b0:	f000 bf4e 	b.w	800c650 <__ieee754_sqrt>
 800b7b4:	2400      	movs	r4, #0
 800b7b6:	ec47 6b10 	vmov	d0, r6, r7
 800b7ba:	9302      	str	r3, [sp, #8]
 800b7bc:	f000 fe84 	bl	800c4c8 <fabs>
 800b7c0:	9b02      	ldr	r3, [sp, #8]
 800b7c2:	ec51 0b10 	vmov	r0, r1, d0
 800b7c6:	bb53      	cbnz	r3, 800b81e <__ieee754_pow+0x1d6>
 800b7c8:	4b44      	ldr	r3, [pc, #272]	@ (800b8dc <__ieee754_pow+0x294>)
 800b7ca:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800b7ce:	429a      	cmp	r2, r3
 800b7d0:	d002      	beq.n	800b7d8 <__ieee754_pow+0x190>
 800b7d2:	f1b8 0f00 	cmp.w	r8, #0
 800b7d6:	d122      	bne.n	800b81e <__ieee754_pow+0x1d6>
 800b7d8:	f1b9 0f00 	cmp.w	r9, #0
 800b7dc:	da05      	bge.n	800b7ea <__ieee754_pow+0x1a2>
 800b7de:	4602      	mov	r2, r0
 800b7e0:	460b      	mov	r3, r1
 800b7e2:	2000      	movs	r0, #0
 800b7e4:	493d      	ldr	r1, [pc, #244]	@ (800b8dc <__ieee754_pow+0x294>)
 800b7e6:	f7f5 f851 	bl	800088c <__aeabi_ddiv>
 800b7ea:	2d00      	cmp	r5, #0
 800b7ec:	f6bf af49 	bge.w	800b682 <__ieee754_pow+0x3a>
 800b7f0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800b7f4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800b7f8:	ea58 0804 	orrs.w	r8, r8, r4
 800b7fc:	d108      	bne.n	800b810 <__ieee754_pow+0x1c8>
 800b7fe:	4602      	mov	r2, r0
 800b800:	460b      	mov	r3, r1
 800b802:	4610      	mov	r0, r2
 800b804:	4619      	mov	r1, r3
 800b806:	f7f4 fd5f 	bl	80002c8 <__aeabi_dsub>
 800b80a:	4602      	mov	r2, r0
 800b80c:	460b      	mov	r3, r1
 800b80e:	e794      	b.n	800b73a <__ieee754_pow+0xf2>
 800b810:	2c01      	cmp	r4, #1
 800b812:	f47f af36 	bne.w	800b682 <__ieee754_pow+0x3a>
 800b816:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b81a:	4619      	mov	r1, r3
 800b81c:	e731      	b.n	800b682 <__ieee754_pow+0x3a>
 800b81e:	0feb      	lsrs	r3, r5, #31
 800b820:	3b01      	subs	r3, #1
 800b822:	ea53 0204 	orrs.w	r2, r3, r4
 800b826:	d102      	bne.n	800b82e <__ieee754_pow+0x1e6>
 800b828:	4632      	mov	r2, r6
 800b82a:	463b      	mov	r3, r7
 800b82c:	e7e9      	b.n	800b802 <__ieee754_pow+0x1ba>
 800b82e:	3c01      	subs	r4, #1
 800b830:	431c      	orrs	r4, r3
 800b832:	d016      	beq.n	800b862 <__ieee754_pow+0x21a>
 800b834:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800b8c0 <__ieee754_pow+0x278>
 800b838:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800b83c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b840:	f240 8112 	bls.w	800ba68 <__ieee754_pow+0x420>
 800b844:	4b28      	ldr	r3, [pc, #160]	@ (800b8e8 <__ieee754_pow+0x2a0>)
 800b846:	459a      	cmp	sl, r3
 800b848:	4b25      	ldr	r3, [pc, #148]	@ (800b8e0 <__ieee754_pow+0x298>)
 800b84a:	d916      	bls.n	800b87a <__ieee754_pow+0x232>
 800b84c:	4598      	cmp	r8, r3
 800b84e:	d80b      	bhi.n	800b868 <__ieee754_pow+0x220>
 800b850:	f1b9 0f00 	cmp.w	r9, #0
 800b854:	da0b      	bge.n	800b86e <__ieee754_pow+0x226>
 800b856:	2000      	movs	r0, #0
 800b858:	b011      	add	sp, #68	@ 0x44
 800b85a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b85e:	f000 beef 	b.w	800c640 <__math_oflow>
 800b862:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800b8c8 <__ieee754_pow+0x280>
 800b866:	e7e7      	b.n	800b838 <__ieee754_pow+0x1f0>
 800b868:	f1b9 0f00 	cmp.w	r9, #0
 800b86c:	dcf3      	bgt.n	800b856 <__ieee754_pow+0x20e>
 800b86e:	2000      	movs	r0, #0
 800b870:	b011      	add	sp, #68	@ 0x44
 800b872:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b876:	f000 bedb 	b.w	800c630 <__math_uflow>
 800b87a:	4598      	cmp	r8, r3
 800b87c:	d20c      	bcs.n	800b898 <__ieee754_pow+0x250>
 800b87e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b882:	2200      	movs	r2, #0
 800b884:	2300      	movs	r3, #0
 800b886:	f7f5 f949 	bl	8000b1c <__aeabi_dcmplt>
 800b88a:	3800      	subs	r0, #0
 800b88c:	bf18      	it	ne
 800b88e:	2001      	movne	r0, #1
 800b890:	f1b9 0f00 	cmp.w	r9, #0
 800b894:	daec      	bge.n	800b870 <__ieee754_pow+0x228>
 800b896:	e7df      	b.n	800b858 <__ieee754_pow+0x210>
 800b898:	4b10      	ldr	r3, [pc, #64]	@ (800b8dc <__ieee754_pow+0x294>)
 800b89a:	4598      	cmp	r8, r3
 800b89c:	f04f 0200 	mov.w	r2, #0
 800b8a0:	d924      	bls.n	800b8ec <__ieee754_pow+0x2a4>
 800b8a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	f7f5 f938 	bl	8000b1c <__aeabi_dcmplt>
 800b8ac:	3800      	subs	r0, #0
 800b8ae:	bf18      	it	ne
 800b8b0:	2001      	movne	r0, #1
 800b8b2:	f1b9 0f00 	cmp.w	r9, #0
 800b8b6:	dccf      	bgt.n	800b858 <__ieee754_pow+0x210>
 800b8b8:	e7da      	b.n	800b870 <__ieee754_pow+0x228>
 800b8ba:	bf00      	nop
 800b8bc:	f3af 8000 	nop.w
 800b8c0:	00000000 	.word	0x00000000
 800b8c4:	3ff00000 	.word	0x3ff00000
 800b8c8:	00000000 	.word	0x00000000
 800b8cc:	bff00000 	.word	0xbff00000
 800b8d0:	fff00000 	.word	0xfff00000
 800b8d4:	7ff00000 	.word	0x7ff00000
 800b8d8:	433fffff 	.word	0x433fffff
 800b8dc:	3ff00000 	.word	0x3ff00000
 800b8e0:	3fefffff 	.word	0x3fefffff
 800b8e4:	3fe00000 	.word	0x3fe00000
 800b8e8:	43f00000 	.word	0x43f00000
 800b8ec:	4b5a      	ldr	r3, [pc, #360]	@ (800ba58 <__ieee754_pow+0x410>)
 800b8ee:	f7f4 fceb 	bl	80002c8 <__aeabi_dsub>
 800b8f2:	a351      	add	r3, pc, #324	@ (adr r3, 800ba38 <__ieee754_pow+0x3f0>)
 800b8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8f8:	4604      	mov	r4, r0
 800b8fa:	460d      	mov	r5, r1
 800b8fc:	f7f4 fe9c 	bl	8000638 <__aeabi_dmul>
 800b900:	a34f      	add	r3, pc, #316	@ (adr r3, 800ba40 <__ieee754_pow+0x3f8>)
 800b902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b906:	4606      	mov	r6, r0
 800b908:	460f      	mov	r7, r1
 800b90a:	4620      	mov	r0, r4
 800b90c:	4629      	mov	r1, r5
 800b90e:	f7f4 fe93 	bl	8000638 <__aeabi_dmul>
 800b912:	4b52      	ldr	r3, [pc, #328]	@ (800ba5c <__ieee754_pow+0x414>)
 800b914:	4682      	mov	sl, r0
 800b916:	468b      	mov	fp, r1
 800b918:	2200      	movs	r2, #0
 800b91a:	4620      	mov	r0, r4
 800b91c:	4629      	mov	r1, r5
 800b91e:	f7f4 fe8b 	bl	8000638 <__aeabi_dmul>
 800b922:	4602      	mov	r2, r0
 800b924:	460b      	mov	r3, r1
 800b926:	a148      	add	r1, pc, #288	@ (adr r1, 800ba48 <__ieee754_pow+0x400>)
 800b928:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b92c:	f7f4 fccc 	bl	80002c8 <__aeabi_dsub>
 800b930:	4622      	mov	r2, r4
 800b932:	462b      	mov	r3, r5
 800b934:	f7f4 fe80 	bl	8000638 <__aeabi_dmul>
 800b938:	4602      	mov	r2, r0
 800b93a:	460b      	mov	r3, r1
 800b93c:	2000      	movs	r0, #0
 800b93e:	4948      	ldr	r1, [pc, #288]	@ (800ba60 <__ieee754_pow+0x418>)
 800b940:	f7f4 fcc2 	bl	80002c8 <__aeabi_dsub>
 800b944:	4622      	mov	r2, r4
 800b946:	4680      	mov	r8, r0
 800b948:	4689      	mov	r9, r1
 800b94a:	462b      	mov	r3, r5
 800b94c:	4620      	mov	r0, r4
 800b94e:	4629      	mov	r1, r5
 800b950:	f7f4 fe72 	bl	8000638 <__aeabi_dmul>
 800b954:	4602      	mov	r2, r0
 800b956:	460b      	mov	r3, r1
 800b958:	4640      	mov	r0, r8
 800b95a:	4649      	mov	r1, r9
 800b95c:	f7f4 fe6c 	bl	8000638 <__aeabi_dmul>
 800b960:	a33b      	add	r3, pc, #236	@ (adr r3, 800ba50 <__ieee754_pow+0x408>)
 800b962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b966:	f7f4 fe67 	bl	8000638 <__aeabi_dmul>
 800b96a:	4602      	mov	r2, r0
 800b96c:	460b      	mov	r3, r1
 800b96e:	4650      	mov	r0, sl
 800b970:	4659      	mov	r1, fp
 800b972:	f7f4 fca9 	bl	80002c8 <__aeabi_dsub>
 800b976:	4602      	mov	r2, r0
 800b978:	460b      	mov	r3, r1
 800b97a:	4680      	mov	r8, r0
 800b97c:	4689      	mov	r9, r1
 800b97e:	4630      	mov	r0, r6
 800b980:	4639      	mov	r1, r7
 800b982:	f7f4 fca3 	bl	80002cc <__adddf3>
 800b986:	2400      	movs	r4, #0
 800b988:	4632      	mov	r2, r6
 800b98a:	463b      	mov	r3, r7
 800b98c:	4620      	mov	r0, r4
 800b98e:	460d      	mov	r5, r1
 800b990:	f7f4 fc9a 	bl	80002c8 <__aeabi_dsub>
 800b994:	4602      	mov	r2, r0
 800b996:	460b      	mov	r3, r1
 800b998:	4640      	mov	r0, r8
 800b99a:	4649      	mov	r1, r9
 800b99c:	f7f4 fc94 	bl	80002c8 <__aeabi_dsub>
 800b9a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9a4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b9a8:	2300      	movs	r3, #0
 800b9aa:	9304      	str	r3, [sp, #16]
 800b9ac:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b9b0:	4606      	mov	r6, r0
 800b9b2:	460f      	mov	r7, r1
 800b9b4:	4652      	mov	r2, sl
 800b9b6:	465b      	mov	r3, fp
 800b9b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9bc:	f7f4 fc84 	bl	80002c8 <__aeabi_dsub>
 800b9c0:	4622      	mov	r2, r4
 800b9c2:	462b      	mov	r3, r5
 800b9c4:	f7f4 fe38 	bl	8000638 <__aeabi_dmul>
 800b9c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9cc:	4680      	mov	r8, r0
 800b9ce:	4689      	mov	r9, r1
 800b9d0:	4630      	mov	r0, r6
 800b9d2:	4639      	mov	r1, r7
 800b9d4:	f7f4 fe30 	bl	8000638 <__aeabi_dmul>
 800b9d8:	4602      	mov	r2, r0
 800b9da:	460b      	mov	r3, r1
 800b9dc:	4640      	mov	r0, r8
 800b9de:	4649      	mov	r1, r9
 800b9e0:	f7f4 fc74 	bl	80002cc <__adddf3>
 800b9e4:	4652      	mov	r2, sl
 800b9e6:	465b      	mov	r3, fp
 800b9e8:	4606      	mov	r6, r0
 800b9ea:	460f      	mov	r7, r1
 800b9ec:	4620      	mov	r0, r4
 800b9ee:	4629      	mov	r1, r5
 800b9f0:	f7f4 fe22 	bl	8000638 <__aeabi_dmul>
 800b9f4:	460b      	mov	r3, r1
 800b9f6:	4602      	mov	r2, r0
 800b9f8:	4680      	mov	r8, r0
 800b9fa:	4689      	mov	r9, r1
 800b9fc:	4630      	mov	r0, r6
 800b9fe:	4639      	mov	r1, r7
 800ba00:	f7f4 fc64 	bl	80002cc <__adddf3>
 800ba04:	4b17      	ldr	r3, [pc, #92]	@ (800ba64 <__ieee754_pow+0x41c>)
 800ba06:	4299      	cmp	r1, r3
 800ba08:	4604      	mov	r4, r0
 800ba0a:	460d      	mov	r5, r1
 800ba0c:	468a      	mov	sl, r1
 800ba0e:	468b      	mov	fp, r1
 800ba10:	f340 82ef 	ble.w	800bff2 <__ieee754_pow+0x9aa>
 800ba14:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800ba18:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800ba1c:	4303      	orrs	r3, r0
 800ba1e:	f000 81e8 	beq.w	800bdf2 <__ieee754_pow+0x7aa>
 800ba22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba26:	2200      	movs	r2, #0
 800ba28:	2300      	movs	r3, #0
 800ba2a:	f7f5 f877 	bl	8000b1c <__aeabi_dcmplt>
 800ba2e:	3800      	subs	r0, #0
 800ba30:	bf18      	it	ne
 800ba32:	2001      	movne	r0, #1
 800ba34:	e710      	b.n	800b858 <__ieee754_pow+0x210>
 800ba36:	bf00      	nop
 800ba38:	60000000 	.word	0x60000000
 800ba3c:	3ff71547 	.word	0x3ff71547
 800ba40:	f85ddf44 	.word	0xf85ddf44
 800ba44:	3e54ae0b 	.word	0x3e54ae0b
 800ba48:	55555555 	.word	0x55555555
 800ba4c:	3fd55555 	.word	0x3fd55555
 800ba50:	652b82fe 	.word	0x652b82fe
 800ba54:	3ff71547 	.word	0x3ff71547
 800ba58:	3ff00000 	.word	0x3ff00000
 800ba5c:	3fd00000 	.word	0x3fd00000
 800ba60:	3fe00000 	.word	0x3fe00000
 800ba64:	408fffff 	.word	0x408fffff
 800ba68:	4bd5      	ldr	r3, [pc, #852]	@ (800bdc0 <__ieee754_pow+0x778>)
 800ba6a:	402b      	ands	r3, r5
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	b92b      	cbnz	r3, 800ba7c <__ieee754_pow+0x434>
 800ba70:	4bd4      	ldr	r3, [pc, #848]	@ (800bdc4 <__ieee754_pow+0x77c>)
 800ba72:	f7f4 fde1 	bl	8000638 <__aeabi_dmul>
 800ba76:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800ba7a:	468b      	mov	fp, r1
 800ba7c:	ea4f 532b 	mov.w	r3, fp, asr #20
 800ba80:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ba84:	4413      	add	r3, r2
 800ba86:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba88:	4bcf      	ldr	r3, [pc, #828]	@ (800bdc8 <__ieee754_pow+0x780>)
 800ba8a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800ba8e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800ba92:	459b      	cmp	fp, r3
 800ba94:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ba98:	dd08      	ble.n	800baac <__ieee754_pow+0x464>
 800ba9a:	4bcc      	ldr	r3, [pc, #816]	@ (800bdcc <__ieee754_pow+0x784>)
 800ba9c:	459b      	cmp	fp, r3
 800ba9e:	f340 81a5 	ble.w	800bdec <__ieee754_pow+0x7a4>
 800baa2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800baa4:	3301      	adds	r3, #1
 800baa6:	930a      	str	r3, [sp, #40]	@ 0x28
 800baa8:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800baac:	f04f 0a00 	mov.w	sl, #0
 800bab0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800bab4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bab6:	4bc6      	ldr	r3, [pc, #792]	@ (800bdd0 <__ieee754_pow+0x788>)
 800bab8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800babc:	ed93 7b00 	vldr	d7, [r3]
 800bac0:	4629      	mov	r1, r5
 800bac2:	ec53 2b17 	vmov	r2, r3, d7
 800bac6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800baca:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bace:	f7f4 fbfb 	bl	80002c8 <__aeabi_dsub>
 800bad2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bad6:	4606      	mov	r6, r0
 800bad8:	460f      	mov	r7, r1
 800bada:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bade:	f7f4 fbf5 	bl	80002cc <__adddf3>
 800bae2:	4602      	mov	r2, r0
 800bae4:	460b      	mov	r3, r1
 800bae6:	2000      	movs	r0, #0
 800bae8:	49ba      	ldr	r1, [pc, #744]	@ (800bdd4 <__ieee754_pow+0x78c>)
 800baea:	f7f4 fecf 	bl	800088c <__aeabi_ddiv>
 800baee:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800baf2:	4602      	mov	r2, r0
 800baf4:	460b      	mov	r3, r1
 800baf6:	4630      	mov	r0, r6
 800baf8:	4639      	mov	r1, r7
 800bafa:	f7f4 fd9d 	bl	8000638 <__aeabi_dmul>
 800bafe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb02:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800bb06:	106d      	asrs	r5, r5, #1
 800bb08:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800bb0c:	f04f 0b00 	mov.w	fp, #0
 800bb10:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800bb14:	4661      	mov	r1, ip
 800bb16:	2200      	movs	r2, #0
 800bb18:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800bb1c:	4658      	mov	r0, fp
 800bb1e:	46e1      	mov	r9, ip
 800bb20:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800bb24:	4614      	mov	r4, r2
 800bb26:	461d      	mov	r5, r3
 800bb28:	f7f4 fd86 	bl	8000638 <__aeabi_dmul>
 800bb2c:	4602      	mov	r2, r0
 800bb2e:	460b      	mov	r3, r1
 800bb30:	4630      	mov	r0, r6
 800bb32:	4639      	mov	r1, r7
 800bb34:	f7f4 fbc8 	bl	80002c8 <__aeabi_dsub>
 800bb38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bb3c:	4606      	mov	r6, r0
 800bb3e:	460f      	mov	r7, r1
 800bb40:	4620      	mov	r0, r4
 800bb42:	4629      	mov	r1, r5
 800bb44:	f7f4 fbc0 	bl	80002c8 <__aeabi_dsub>
 800bb48:	4602      	mov	r2, r0
 800bb4a:	460b      	mov	r3, r1
 800bb4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bb50:	f7f4 fbba 	bl	80002c8 <__aeabi_dsub>
 800bb54:	465a      	mov	r2, fp
 800bb56:	464b      	mov	r3, r9
 800bb58:	f7f4 fd6e 	bl	8000638 <__aeabi_dmul>
 800bb5c:	4602      	mov	r2, r0
 800bb5e:	460b      	mov	r3, r1
 800bb60:	4630      	mov	r0, r6
 800bb62:	4639      	mov	r1, r7
 800bb64:	f7f4 fbb0 	bl	80002c8 <__aeabi_dsub>
 800bb68:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bb6c:	f7f4 fd64 	bl	8000638 <__aeabi_dmul>
 800bb70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb74:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bb78:	4610      	mov	r0, r2
 800bb7a:	4619      	mov	r1, r3
 800bb7c:	f7f4 fd5c 	bl	8000638 <__aeabi_dmul>
 800bb80:	a37d      	add	r3, pc, #500	@ (adr r3, 800bd78 <__ieee754_pow+0x730>)
 800bb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb86:	4604      	mov	r4, r0
 800bb88:	460d      	mov	r5, r1
 800bb8a:	f7f4 fd55 	bl	8000638 <__aeabi_dmul>
 800bb8e:	a37c      	add	r3, pc, #496	@ (adr r3, 800bd80 <__ieee754_pow+0x738>)
 800bb90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb94:	f7f4 fb9a 	bl	80002cc <__adddf3>
 800bb98:	4622      	mov	r2, r4
 800bb9a:	462b      	mov	r3, r5
 800bb9c:	f7f4 fd4c 	bl	8000638 <__aeabi_dmul>
 800bba0:	a379      	add	r3, pc, #484	@ (adr r3, 800bd88 <__ieee754_pow+0x740>)
 800bba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba6:	f7f4 fb91 	bl	80002cc <__adddf3>
 800bbaa:	4622      	mov	r2, r4
 800bbac:	462b      	mov	r3, r5
 800bbae:	f7f4 fd43 	bl	8000638 <__aeabi_dmul>
 800bbb2:	a377      	add	r3, pc, #476	@ (adr r3, 800bd90 <__ieee754_pow+0x748>)
 800bbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb8:	f7f4 fb88 	bl	80002cc <__adddf3>
 800bbbc:	4622      	mov	r2, r4
 800bbbe:	462b      	mov	r3, r5
 800bbc0:	f7f4 fd3a 	bl	8000638 <__aeabi_dmul>
 800bbc4:	a374      	add	r3, pc, #464	@ (adr r3, 800bd98 <__ieee754_pow+0x750>)
 800bbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbca:	f7f4 fb7f 	bl	80002cc <__adddf3>
 800bbce:	4622      	mov	r2, r4
 800bbd0:	462b      	mov	r3, r5
 800bbd2:	f7f4 fd31 	bl	8000638 <__aeabi_dmul>
 800bbd6:	a372      	add	r3, pc, #456	@ (adr r3, 800bda0 <__ieee754_pow+0x758>)
 800bbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbdc:	f7f4 fb76 	bl	80002cc <__adddf3>
 800bbe0:	4622      	mov	r2, r4
 800bbe2:	4606      	mov	r6, r0
 800bbe4:	460f      	mov	r7, r1
 800bbe6:	462b      	mov	r3, r5
 800bbe8:	4620      	mov	r0, r4
 800bbea:	4629      	mov	r1, r5
 800bbec:	f7f4 fd24 	bl	8000638 <__aeabi_dmul>
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	460b      	mov	r3, r1
 800bbf4:	4630      	mov	r0, r6
 800bbf6:	4639      	mov	r1, r7
 800bbf8:	f7f4 fd1e 	bl	8000638 <__aeabi_dmul>
 800bbfc:	465a      	mov	r2, fp
 800bbfe:	4604      	mov	r4, r0
 800bc00:	460d      	mov	r5, r1
 800bc02:	464b      	mov	r3, r9
 800bc04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc08:	f7f4 fb60 	bl	80002cc <__adddf3>
 800bc0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bc10:	f7f4 fd12 	bl	8000638 <__aeabi_dmul>
 800bc14:	4622      	mov	r2, r4
 800bc16:	462b      	mov	r3, r5
 800bc18:	f7f4 fb58 	bl	80002cc <__adddf3>
 800bc1c:	465a      	mov	r2, fp
 800bc1e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bc22:	464b      	mov	r3, r9
 800bc24:	4658      	mov	r0, fp
 800bc26:	4649      	mov	r1, r9
 800bc28:	f7f4 fd06 	bl	8000638 <__aeabi_dmul>
 800bc2c:	4b6a      	ldr	r3, [pc, #424]	@ (800bdd8 <__ieee754_pow+0x790>)
 800bc2e:	2200      	movs	r2, #0
 800bc30:	4606      	mov	r6, r0
 800bc32:	460f      	mov	r7, r1
 800bc34:	f7f4 fb4a 	bl	80002cc <__adddf3>
 800bc38:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bc3c:	f7f4 fb46 	bl	80002cc <__adddf3>
 800bc40:	46d8      	mov	r8, fp
 800bc42:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800bc46:	460d      	mov	r5, r1
 800bc48:	465a      	mov	r2, fp
 800bc4a:	460b      	mov	r3, r1
 800bc4c:	4640      	mov	r0, r8
 800bc4e:	4649      	mov	r1, r9
 800bc50:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800bc54:	f7f4 fcf0 	bl	8000638 <__aeabi_dmul>
 800bc58:	465c      	mov	r4, fp
 800bc5a:	4680      	mov	r8, r0
 800bc5c:	4689      	mov	r9, r1
 800bc5e:	4b5e      	ldr	r3, [pc, #376]	@ (800bdd8 <__ieee754_pow+0x790>)
 800bc60:	2200      	movs	r2, #0
 800bc62:	4620      	mov	r0, r4
 800bc64:	4629      	mov	r1, r5
 800bc66:	f7f4 fb2f 	bl	80002c8 <__aeabi_dsub>
 800bc6a:	4632      	mov	r2, r6
 800bc6c:	463b      	mov	r3, r7
 800bc6e:	f7f4 fb2b 	bl	80002c8 <__aeabi_dsub>
 800bc72:	4602      	mov	r2, r0
 800bc74:	460b      	mov	r3, r1
 800bc76:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bc7a:	f7f4 fb25 	bl	80002c8 <__aeabi_dsub>
 800bc7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc82:	f7f4 fcd9 	bl	8000638 <__aeabi_dmul>
 800bc86:	4622      	mov	r2, r4
 800bc88:	4606      	mov	r6, r0
 800bc8a:	460f      	mov	r7, r1
 800bc8c:	462b      	mov	r3, r5
 800bc8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc92:	f7f4 fcd1 	bl	8000638 <__aeabi_dmul>
 800bc96:	4602      	mov	r2, r0
 800bc98:	460b      	mov	r3, r1
 800bc9a:	4630      	mov	r0, r6
 800bc9c:	4639      	mov	r1, r7
 800bc9e:	f7f4 fb15 	bl	80002cc <__adddf3>
 800bca2:	4606      	mov	r6, r0
 800bca4:	460f      	mov	r7, r1
 800bca6:	4602      	mov	r2, r0
 800bca8:	460b      	mov	r3, r1
 800bcaa:	4640      	mov	r0, r8
 800bcac:	4649      	mov	r1, r9
 800bcae:	f7f4 fb0d 	bl	80002cc <__adddf3>
 800bcb2:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800bcb6:	a33c      	add	r3, pc, #240	@ (adr r3, 800bda8 <__ieee754_pow+0x760>)
 800bcb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcbc:	4658      	mov	r0, fp
 800bcbe:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800bcc2:	460d      	mov	r5, r1
 800bcc4:	f7f4 fcb8 	bl	8000638 <__aeabi_dmul>
 800bcc8:	465c      	mov	r4, fp
 800bcca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bcce:	4642      	mov	r2, r8
 800bcd0:	464b      	mov	r3, r9
 800bcd2:	4620      	mov	r0, r4
 800bcd4:	4629      	mov	r1, r5
 800bcd6:	f7f4 faf7 	bl	80002c8 <__aeabi_dsub>
 800bcda:	4602      	mov	r2, r0
 800bcdc:	460b      	mov	r3, r1
 800bcde:	4630      	mov	r0, r6
 800bce0:	4639      	mov	r1, r7
 800bce2:	f7f4 faf1 	bl	80002c8 <__aeabi_dsub>
 800bce6:	a332      	add	r3, pc, #200	@ (adr r3, 800bdb0 <__ieee754_pow+0x768>)
 800bce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcec:	f7f4 fca4 	bl	8000638 <__aeabi_dmul>
 800bcf0:	a331      	add	r3, pc, #196	@ (adr r3, 800bdb8 <__ieee754_pow+0x770>)
 800bcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf6:	4606      	mov	r6, r0
 800bcf8:	460f      	mov	r7, r1
 800bcfa:	4620      	mov	r0, r4
 800bcfc:	4629      	mov	r1, r5
 800bcfe:	f7f4 fc9b 	bl	8000638 <__aeabi_dmul>
 800bd02:	4602      	mov	r2, r0
 800bd04:	460b      	mov	r3, r1
 800bd06:	4630      	mov	r0, r6
 800bd08:	4639      	mov	r1, r7
 800bd0a:	f7f4 fadf 	bl	80002cc <__adddf3>
 800bd0e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bd10:	4b32      	ldr	r3, [pc, #200]	@ (800bddc <__ieee754_pow+0x794>)
 800bd12:	4413      	add	r3, r2
 800bd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd18:	f7f4 fad8 	bl	80002cc <__adddf3>
 800bd1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bd20:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bd22:	f7f4 fc1f 	bl	8000564 <__aeabi_i2d>
 800bd26:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bd28:	4b2d      	ldr	r3, [pc, #180]	@ (800bde0 <__ieee754_pow+0x798>)
 800bd2a:	4413      	add	r3, r2
 800bd2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bd30:	4606      	mov	r6, r0
 800bd32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bd36:	460f      	mov	r7, r1
 800bd38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd3c:	f7f4 fac6 	bl	80002cc <__adddf3>
 800bd40:	4642      	mov	r2, r8
 800bd42:	464b      	mov	r3, r9
 800bd44:	f7f4 fac2 	bl	80002cc <__adddf3>
 800bd48:	4632      	mov	r2, r6
 800bd4a:	463b      	mov	r3, r7
 800bd4c:	f7f4 fabe 	bl	80002cc <__adddf3>
 800bd50:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800bd54:	4632      	mov	r2, r6
 800bd56:	463b      	mov	r3, r7
 800bd58:	4658      	mov	r0, fp
 800bd5a:	460d      	mov	r5, r1
 800bd5c:	f7f4 fab4 	bl	80002c8 <__aeabi_dsub>
 800bd60:	4642      	mov	r2, r8
 800bd62:	464b      	mov	r3, r9
 800bd64:	f7f4 fab0 	bl	80002c8 <__aeabi_dsub>
 800bd68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd6c:	f7f4 faac 	bl	80002c8 <__aeabi_dsub>
 800bd70:	465c      	mov	r4, fp
 800bd72:	4602      	mov	r2, r0
 800bd74:	e036      	b.n	800bde4 <__ieee754_pow+0x79c>
 800bd76:	bf00      	nop
 800bd78:	4a454eef 	.word	0x4a454eef
 800bd7c:	3fca7e28 	.word	0x3fca7e28
 800bd80:	93c9db65 	.word	0x93c9db65
 800bd84:	3fcd864a 	.word	0x3fcd864a
 800bd88:	a91d4101 	.word	0xa91d4101
 800bd8c:	3fd17460 	.word	0x3fd17460
 800bd90:	518f264d 	.word	0x518f264d
 800bd94:	3fd55555 	.word	0x3fd55555
 800bd98:	db6fabff 	.word	0xdb6fabff
 800bd9c:	3fdb6db6 	.word	0x3fdb6db6
 800bda0:	33333303 	.word	0x33333303
 800bda4:	3fe33333 	.word	0x3fe33333
 800bda8:	e0000000 	.word	0xe0000000
 800bdac:	3feec709 	.word	0x3feec709
 800bdb0:	dc3a03fd 	.word	0xdc3a03fd
 800bdb4:	3feec709 	.word	0x3feec709
 800bdb8:	145b01f5 	.word	0x145b01f5
 800bdbc:	be3e2fe0 	.word	0xbe3e2fe0
 800bdc0:	7ff00000 	.word	0x7ff00000
 800bdc4:	43400000 	.word	0x43400000
 800bdc8:	0003988e 	.word	0x0003988e
 800bdcc:	000bb679 	.word	0x000bb679
 800bdd0:	0800d4a0 	.word	0x0800d4a0
 800bdd4:	3ff00000 	.word	0x3ff00000
 800bdd8:	40080000 	.word	0x40080000
 800bddc:	0800d480 	.word	0x0800d480
 800bde0:	0800d490 	.word	0x0800d490
 800bde4:	460b      	mov	r3, r1
 800bde6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bdea:	e5d7      	b.n	800b99c <__ieee754_pow+0x354>
 800bdec:	f04f 0a01 	mov.w	sl, #1
 800bdf0:	e65e      	b.n	800bab0 <__ieee754_pow+0x468>
 800bdf2:	a3b4      	add	r3, pc, #720	@ (adr r3, 800c0c4 <__ieee754_pow+0xa7c>)
 800bdf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf8:	4630      	mov	r0, r6
 800bdfa:	4639      	mov	r1, r7
 800bdfc:	f7f4 fa66 	bl	80002cc <__adddf3>
 800be00:	4642      	mov	r2, r8
 800be02:	e9cd 0100 	strd	r0, r1, [sp]
 800be06:	464b      	mov	r3, r9
 800be08:	4620      	mov	r0, r4
 800be0a:	4629      	mov	r1, r5
 800be0c:	f7f4 fa5c 	bl	80002c8 <__aeabi_dsub>
 800be10:	4602      	mov	r2, r0
 800be12:	460b      	mov	r3, r1
 800be14:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be18:	f7f4 fe9e 	bl	8000b58 <__aeabi_dcmpgt>
 800be1c:	2800      	cmp	r0, #0
 800be1e:	f47f ae00 	bne.w	800ba22 <__ieee754_pow+0x3da>
 800be22:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800be26:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800be2a:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800be2e:	fa43 fa0a 	asr.w	sl, r3, sl
 800be32:	44da      	add	sl, fp
 800be34:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800be38:	489d      	ldr	r0, [pc, #628]	@ (800c0b0 <__ieee754_pow+0xa68>)
 800be3a:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800be3e:	4108      	asrs	r0, r1
 800be40:	ea00 030a 	and.w	r3, r0, sl
 800be44:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800be48:	f1c1 0114 	rsb	r1, r1, #20
 800be4c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800be50:	fa4a fa01 	asr.w	sl, sl, r1
 800be54:	f1bb 0f00 	cmp.w	fp, #0
 800be58:	4640      	mov	r0, r8
 800be5a:	4649      	mov	r1, r9
 800be5c:	f04f 0200 	mov.w	r2, #0
 800be60:	bfb8      	it	lt
 800be62:	f1ca 0a00 	rsblt	sl, sl, #0
 800be66:	f7f4 fa2f 	bl	80002c8 <__aeabi_dsub>
 800be6a:	4680      	mov	r8, r0
 800be6c:	4689      	mov	r9, r1
 800be6e:	4632      	mov	r2, r6
 800be70:	463b      	mov	r3, r7
 800be72:	4640      	mov	r0, r8
 800be74:	4649      	mov	r1, r9
 800be76:	f7f4 fa29 	bl	80002cc <__adddf3>
 800be7a:	2400      	movs	r4, #0
 800be7c:	a37c      	add	r3, pc, #496	@ (adr r3, 800c070 <__ieee754_pow+0xa28>)
 800be7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be82:	4620      	mov	r0, r4
 800be84:	460d      	mov	r5, r1
 800be86:	f7f4 fbd7 	bl	8000638 <__aeabi_dmul>
 800be8a:	4642      	mov	r2, r8
 800be8c:	e9cd 0100 	strd	r0, r1, [sp]
 800be90:	464b      	mov	r3, r9
 800be92:	4620      	mov	r0, r4
 800be94:	4629      	mov	r1, r5
 800be96:	f7f4 fa17 	bl	80002c8 <__aeabi_dsub>
 800be9a:	4602      	mov	r2, r0
 800be9c:	460b      	mov	r3, r1
 800be9e:	4630      	mov	r0, r6
 800bea0:	4639      	mov	r1, r7
 800bea2:	f7f4 fa11 	bl	80002c8 <__aeabi_dsub>
 800bea6:	a374      	add	r3, pc, #464	@ (adr r3, 800c078 <__ieee754_pow+0xa30>)
 800bea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beac:	f7f4 fbc4 	bl	8000638 <__aeabi_dmul>
 800beb0:	a373      	add	r3, pc, #460	@ (adr r3, 800c080 <__ieee754_pow+0xa38>)
 800beb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb6:	4680      	mov	r8, r0
 800beb8:	4689      	mov	r9, r1
 800beba:	4620      	mov	r0, r4
 800bebc:	4629      	mov	r1, r5
 800bebe:	f7f4 fbbb 	bl	8000638 <__aeabi_dmul>
 800bec2:	4602      	mov	r2, r0
 800bec4:	460b      	mov	r3, r1
 800bec6:	4640      	mov	r0, r8
 800bec8:	4649      	mov	r1, r9
 800beca:	f7f4 f9ff 	bl	80002cc <__adddf3>
 800bece:	4604      	mov	r4, r0
 800bed0:	460d      	mov	r5, r1
 800bed2:	4602      	mov	r2, r0
 800bed4:	460b      	mov	r3, r1
 800bed6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800beda:	f7f4 f9f7 	bl	80002cc <__adddf3>
 800bede:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bee2:	4680      	mov	r8, r0
 800bee4:	4689      	mov	r9, r1
 800bee6:	f7f4 f9ef 	bl	80002c8 <__aeabi_dsub>
 800beea:	4602      	mov	r2, r0
 800beec:	460b      	mov	r3, r1
 800beee:	4620      	mov	r0, r4
 800bef0:	4629      	mov	r1, r5
 800bef2:	f7f4 f9e9 	bl	80002c8 <__aeabi_dsub>
 800bef6:	4642      	mov	r2, r8
 800bef8:	4606      	mov	r6, r0
 800befa:	460f      	mov	r7, r1
 800befc:	464b      	mov	r3, r9
 800befe:	4640      	mov	r0, r8
 800bf00:	4649      	mov	r1, r9
 800bf02:	f7f4 fb99 	bl	8000638 <__aeabi_dmul>
 800bf06:	a360      	add	r3, pc, #384	@ (adr r3, 800c088 <__ieee754_pow+0xa40>)
 800bf08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf0c:	4604      	mov	r4, r0
 800bf0e:	460d      	mov	r5, r1
 800bf10:	f7f4 fb92 	bl	8000638 <__aeabi_dmul>
 800bf14:	a35e      	add	r3, pc, #376	@ (adr r3, 800c090 <__ieee754_pow+0xa48>)
 800bf16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf1a:	f7f4 f9d5 	bl	80002c8 <__aeabi_dsub>
 800bf1e:	4622      	mov	r2, r4
 800bf20:	462b      	mov	r3, r5
 800bf22:	f7f4 fb89 	bl	8000638 <__aeabi_dmul>
 800bf26:	a35c      	add	r3, pc, #368	@ (adr r3, 800c098 <__ieee754_pow+0xa50>)
 800bf28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf2c:	f7f4 f9ce 	bl	80002cc <__adddf3>
 800bf30:	4622      	mov	r2, r4
 800bf32:	462b      	mov	r3, r5
 800bf34:	f7f4 fb80 	bl	8000638 <__aeabi_dmul>
 800bf38:	a359      	add	r3, pc, #356	@ (adr r3, 800c0a0 <__ieee754_pow+0xa58>)
 800bf3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf3e:	f7f4 f9c3 	bl	80002c8 <__aeabi_dsub>
 800bf42:	4622      	mov	r2, r4
 800bf44:	462b      	mov	r3, r5
 800bf46:	f7f4 fb77 	bl	8000638 <__aeabi_dmul>
 800bf4a:	a357      	add	r3, pc, #348	@ (adr r3, 800c0a8 <__ieee754_pow+0xa60>)
 800bf4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf50:	f7f4 f9bc 	bl	80002cc <__adddf3>
 800bf54:	4622      	mov	r2, r4
 800bf56:	462b      	mov	r3, r5
 800bf58:	f7f4 fb6e 	bl	8000638 <__aeabi_dmul>
 800bf5c:	4602      	mov	r2, r0
 800bf5e:	460b      	mov	r3, r1
 800bf60:	4640      	mov	r0, r8
 800bf62:	4649      	mov	r1, r9
 800bf64:	f7f4 f9b0 	bl	80002c8 <__aeabi_dsub>
 800bf68:	4604      	mov	r4, r0
 800bf6a:	460d      	mov	r5, r1
 800bf6c:	4602      	mov	r2, r0
 800bf6e:	460b      	mov	r3, r1
 800bf70:	4640      	mov	r0, r8
 800bf72:	4649      	mov	r1, r9
 800bf74:	f7f4 fb60 	bl	8000638 <__aeabi_dmul>
 800bf78:	2200      	movs	r2, #0
 800bf7a:	e9cd 0100 	strd	r0, r1, [sp]
 800bf7e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bf82:	4620      	mov	r0, r4
 800bf84:	4629      	mov	r1, r5
 800bf86:	f7f4 f99f 	bl	80002c8 <__aeabi_dsub>
 800bf8a:	4602      	mov	r2, r0
 800bf8c:	460b      	mov	r3, r1
 800bf8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf92:	f7f4 fc7b 	bl	800088c <__aeabi_ddiv>
 800bf96:	4632      	mov	r2, r6
 800bf98:	4604      	mov	r4, r0
 800bf9a:	460d      	mov	r5, r1
 800bf9c:	463b      	mov	r3, r7
 800bf9e:	4640      	mov	r0, r8
 800bfa0:	4649      	mov	r1, r9
 800bfa2:	f7f4 fb49 	bl	8000638 <__aeabi_dmul>
 800bfa6:	4632      	mov	r2, r6
 800bfa8:	463b      	mov	r3, r7
 800bfaa:	f7f4 f98f 	bl	80002cc <__adddf3>
 800bfae:	4602      	mov	r2, r0
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	4620      	mov	r0, r4
 800bfb4:	4629      	mov	r1, r5
 800bfb6:	f7f4 f987 	bl	80002c8 <__aeabi_dsub>
 800bfba:	4642      	mov	r2, r8
 800bfbc:	464b      	mov	r3, r9
 800bfbe:	f7f4 f983 	bl	80002c8 <__aeabi_dsub>
 800bfc2:	460b      	mov	r3, r1
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	493b      	ldr	r1, [pc, #236]	@ (800c0b4 <__ieee754_pow+0xa6c>)
 800bfc8:	2000      	movs	r0, #0
 800bfca:	f7f4 f97d 	bl	80002c8 <__aeabi_dsub>
 800bfce:	ec41 0b10 	vmov	d0, r0, r1
 800bfd2:	ee10 3a90 	vmov	r3, s1
 800bfd6:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800bfda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bfde:	da30      	bge.n	800c042 <__ieee754_pow+0x9fa>
 800bfe0:	4650      	mov	r0, sl
 800bfe2:	f000 fa79 	bl	800c4d8 <scalbn>
 800bfe6:	ec51 0b10 	vmov	r0, r1, d0
 800bfea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bfee:	f7ff bbd2 	b.w	800b796 <__ieee754_pow+0x14e>
 800bff2:	4c31      	ldr	r4, [pc, #196]	@ (800c0b8 <__ieee754_pow+0xa70>)
 800bff4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bff8:	42a3      	cmp	r3, r4
 800bffa:	d91a      	bls.n	800c032 <__ieee754_pow+0x9ea>
 800bffc:	4b2f      	ldr	r3, [pc, #188]	@ (800c0bc <__ieee754_pow+0xa74>)
 800bffe:	440b      	add	r3, r1
 800c000:	4303      	orrs	r3, r0
 800c002:	d009      	beq.n	800c018 <__ieee754_pow+0x9d0>
 800c004:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c008:	2200      	movs	r2, #0
 800c00a:	2300      	movs	r3, #0
 800c00c:	f7f4 fd86 	bl	8000b1c <__aeabi_dcmplt>
 800c010:	3800      	subs	r0, #0
 800c012:	bf18      	it	ne
 800c014:	2001      	movne	r0, #1
 800c016:	e42b      	b.n	800b870 <__ieee754_pow+0x228>
 800c018:	4642      	mov	r2, r8
 800c01a:	464b      	mov	r3, r9
 800c01c:	f7f4 f954 	bl	80002c8 <__aeabi_dsub>
 800c020:	4632      	mov	r2, r6
 800c022:	463b      	mov	r3, r7
 800c024:	f7f4 fd8e 	bl	8000b44 <__aeabi_dcmpge>
 800c028:	2800      	cmp	r0, #0
 800c02a:	d1eb      	bne.n	800c004 <__ieee754_pow+0x9bc>
 800c02c:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800c0cc <__ieee754_pow+0xa84>
 800c030:	e6f7      	b.n	800be22 <__ieee754_pow+0x7da>
 800c032:	469a      	mov	sl, r3
 800c034:	4b22      	ldr	r3, [pc, #136]	@ (800c0c0 <__ieee754_pow+0xa78>)
 800c036:	459a      	cmp	sl, r3
 800c038:	f63f aef3 	bhi.w	800be22 <__ieee754_pow+0x7da>
 800c03c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c040:	e715      	b.n	800be6e <__ieee754_pow+0x826>
 800c042:	ec51 0b10 	vmov	r0, r1, d0
 800c046:	4619      	mov	r1, r3
 800c048:	e7cf      	b.n	800bfea <__ieee754_pow+0x9a2>
 800c04a:	491a      	ldr	r1, [pc, #104]	@ (800c0b4 <__ieee754_pow+0xa6c>)
 800c04c:	2000      	movs	r0, #0
 800c04e:	f7ff bb18 	b.w	800b682 <__ieee754_pow+0x3a>
 800c052:	2000      	movs	r0, #0
 800c054:	2100      	movs	r1, #0
 800c056:	f7ff bb14 	b.w	800b682 <__ieee754_pow+0x3a>
 800c05a:	4630      	mov	r0, r6
 800c05c:	4639      	mov	r1, r7
 800c05e:	f7ff bb10 	b.w	800b682 <__ieee754_pow+0x3a>
 800c062:	460c      	mov	r4, r1
 800c064:	f7ff bb5e 	b.w	800b724 <__ieee754_pow+0xdc>
 800c068:	2400      	movs	r4, #0
 800c06a:	f7ff bb49 	b.w	800b700 <__ieee754_pow+0xb8>
 800c06e:	bf00      	nop
 800c070:	00000000 	.word	0x00000000
 800c074:	3fe62e43 	.word	0x3fe62e43
 800c078:	fefa39ef 	.word	0xfefa39ef
 800c07c:	3fe62e42 	.word	0x3fe62e42
 800c080:	0ca86c39 	.word	0x0ca86c39
 800c084:	be205c61 	.word	0xbe205c61
 800c088:	72bea4d0 	.word	0x72bea4d0
 800c08c:	3e663769 	.word	0x3e663769
 800c090:	c5d26bf1 	.word	0xc5d26bf1
 800c094:	3ebbbd41 	.word	0x3ebbbd41
 800c098:	af25de2c 	.word	0xaf25de2c
 800c09c:	3f11566a 	.word	0x3f11566a
 800c0a0:	16bebd93 	.word	0x16bebd93
 800c0a4:	3f66c16c 	.word	0x3f66c16c
 800c0a8:	5555553e 	.word	0x5555553e
 800c0ac:	3fc55555 	.word	0x3fc55555
 800c0b0:	fff00000 	.word	0xfff00000
 800c0b4:	3ff00000 	.word	0x3ff00000
 800c0b8:	4090cbff 	.word	0x4090cbff
 800c0bc:	3f6f3400 	.word	0x3f6f3400
 800c0c0:	3fe00000 	.word	0x3fe00000
 800c0c4:	652b82fe 	.word	0x652b82fe
 800c0c8:	3c971547 	.word	0x3c971547
 800c0cc:	4090cc00 	.word	0x4090cc00

0800c0d0 <__ieee754_rem_pio2>:
 800c0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0d4:	ec57 6b10 	vmov	r6, r7, d0
 800c0d8:	4bc5      	ldr	r3, [pc, #788]	@ (800c3f0 <__ieee754_rem_pio2+0x320>)
 800c0da:	b08d      	sub	sp, #52	@ 0x34
 800c0dc:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c0e0:	4598      	cmp	r8, r3
 800c0e2:	4604      	mov	r4, r0
 800c0e4:	9704      	str	r7, [sp, #16]
 800c0e6:	d807      	bhi.n	800c0f8 <__ieee754_rem_pio2+0x28>
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	ed80 0b00 	vstr	d0, [r0]
 800c0f0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c0f4:	2500      	movs	r5, #0
 800c0f6:	e028      	b.n	800c14a <__ieee754_rem_pio2+0x7a>
 800c0f8:	4bbe      	ldr	r3, [pc, #760]	@ (800c3f4 <__ieee754_rem_pio2+0x324>)
 800c0fa:	4598      	cmp	r8, r3
 800c0fc:	d878      	bhi.n	800c1f0 <__ieee754_rem_pio2+0x120>
 800c0fe:	9b04      	ldr	r3, [sp, #16]
 800c100:	4dbd      	ldr	r5, [pc, #756]	@ (800c3f8 <__ieee754_rem_pio2+0x328>)
 800c102:	2b00      	cmp	r3, #0
 800c104:	4630      	mov	r0, r6
 800c106:	a3ac      	add	r3, pc, #688	@ (adr r3, 800c3b8 <__ieee754_rem_pio2+0x2e8>)
 800c108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c10c:	4639      	mov	r1, r7
 800c10e:	dd38      	ble.n	800c182 <__ieee754_rem_pio2+0xb2>
 800c110:	f7f4 f8da 	bl	80002c8 <__aeabi_dsub>
 800c114:	45a8      	cmp	r8, r5
 800c116:	4606      	mov	r6, r0
 800c118:	460f      	mov	r7, r1
 800c11a:	d01a      	beq.n	800c152 <__ieee754_rem_pio2+0x82>
 800c11c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800c3c0 <__ieee754_rem_pio2+0x2f0>)
 800c11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c122:	f7f4 f8d1 	bl	80002c8 <__aeabi_dsub>
 800c126:	4602      	mov	r2, r0
 800c128:	460b      	mov	r3, r1
 800c12a:	4680      	mov	r8, r0
 800c12c:	4689      	mov	r9, r1
 800c12e:	4630      	mov	r0, r6
 800c130:	4639      	mov	r1, r7
 800c132:	f7f4 f8c9 	bl	80002c8 <__aeabi_dsub>
 800c136:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c3c0 <__ieee754_rem_pio2+0x2f0>)
 800c138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13c:	f7f4 f8c4 	bl	80002c8 <__aeabi_dsub>
 800c140:	e9c4 8900 	strd	r8, r9, [r4]
 800c144:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c148:	2501      	movs	r5, #1
 800c14a:	4628      	mov	r0, r5
 800c14c:	b00d      	add	sp, #52	@ 0x34
 800c14e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c152:	a39d      	add	r3, pc, #628	@ (adr r3, 800c3c8 <__ieee754_rem_pio2+0x2f8>)
 800c154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c158:	f7f4 f8b6 	bl	80002c8 <__aeabi_dsub>
 800c15c:	a39c      	add	r3, pc, #624	@ (adr r3, 800c3d0 <__ieee754_rem_pio2+0x300>)
 800c15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c162:	4606      	mov	r6, r0
 800c164:	460f      	mov	r7, r1
 800c166:	f7f4 f8af 	bl	80002c8 <__aeabi_dsub>
 800c16a:	4602      	mov	r2, r0
 800c16c:	460b      	mov	r3, r1
 800c16e:	4680      	mov	r8, r0
 800c170:	4689      	mov	r9, r1
 800c172:	4630      	mov	r0, r6
 800c174:	4639      	mov	r1, r7
 800c176:	f7f4 f8a7 	bl	80002c8 <__aeabi_dsub>
 800c17a:	a395      	add	r3, pc, #596	@ (adr r3, 800c3d0 <__ieee754_rem_pio2+0x300>)
 800c17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c180:	e7dc      	b.n	800c13c <__ieee754_rem_pio2+0x6c>
 800c182:	f7f4 f8a3 	bl	80002cc <__adddf3>
 800c186:	45a8      	cmp	r8, r5
 800c188:	4606      	mov	r6, r0
 800c18a:	460f      	mov	r7, r1
 800c18c:	d018      	beq.n	800c1c0 <__ieee754_rem_pio2+0xf0>
 800c18e:	a38c      	add	r3, pc, #560	@ (adr r3, 800c3c0 <__ieee754_rem_pio2+0x2f0>)
 800c190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c194:	f7f4 f89a 	bl	80002cc <__adddf3>
 800c198:	4602      	mov	r2, r0
 800c19a:	460b      	mov	r3, r1
 800c19c:	4680      	mov	r8, r0
 800c19e:	4689      	mov	r9, r1
 800c1a0:	4630      	mov	r0, r6
 800c1a2:	4639      	mov	r1, r7
 800c1a4:	f7f4 f890 	bl	80002c8 <__aeabi_dsub>
 800c1a8:	a385      	add	r3, pc, #532	@ (adr r3, 800c3c0 <__ieee754_rem_pio2+0x2f0>)
 800c1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ae:	f7f4 f88d 	bl	80002cc <__adddf3>
 800c1b2:	f04f 35ff 	mov.w	r5, #4294967295
 800c1b6:	e9c4 8900 	strd	r8, r9, [r4]
 800c1ba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c1be:	e7c4      	b.n	800c14a <__ieee754_rem_pio2+0x7a>
 800c1c0:	a381      	add	r3, pc, #516	@ (adr r3, 800c3c8 <__ieee754_rem_pio2+0x2f8>)
 800c1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c6:	f7f4 f881 	bl	80002cc <__adddf3>
 800c1ca:	a381      	add	r3, pc, #516	@ (adr r3, 800c3d0 <__ieee754_rem_pio2+0x300>)
 800c1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d0:	4606      	mov	r6, r0
 800c1d2:	460f      	mov	r7, r1
 800c1d4:	f7f4 f87a 	bl	80002cc <__adddf3>
 800c1d8:	4602      	mov	r2, r0
 800c1da:	460b      	mov	r3, r1
 800c1dc:	4680      	mov	r8, r0
 800c1de:	4689      	mov	r9, r1
 800c1e0:	4630      	mov	r0, r6
 800c1e2:	4639      	mov	r1, r7
 800c1e4:	f7f4 f870 	bl	80002c8 <__aeabi_dsub>
 800c1e8:	a379      	add	r3, pc, #484	@ (adr r3, 800c3d0 <__ieee754_rem_pio2+0x300>)
 800c1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ee:	e7de      	b.n	800c1ae <__ieee754_rem_pio2+0xde>
 800c1f0:	4b82      	ldr	r3, [pc, #520]	@ (800c3fc <__ieee754_rem_pio2+0x32c>)
 800c1f2:	4598      	cmp	r8, r3
 800c1f4:	f200 80d1 	bhi.w	800c39a <__ieee754_rem_pio2+0x2ca>
 800c1f8:	f000 f966 	bl	800c4c8 <fabs>
 800c1fc:	ec57 6b10 	vmov	r6, r7, d0
 800c200:	a375      	add	r3, pc, #468	@ (adr r3, 800c3d8 <__ieee754_rem_pio2+0x308>)
 800c202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c206:	4630      	mov	r0, r6
 800c208:	4639      	mov	r1, r7
 800c20a:	f7f4 fa15 	bl	8000638 <__aeabi_dmul>
 800c20e:	4b7c      	ldr	r3, [pc, #496]	@ (800c400 <__ieee754_rem_pio2+0x330>)
 800c210:	2200      	movs	r2, #0
 800c212:	f7f4 f85b 	bl	80002cc <__adddf3>
 800c216:	f7f4 fcbf 	bl	8000b98 <__aeabi_d2iz>
 800c21a:	4605      	mov	r5, r0
 800c21c:	f7f4 f9a2 	bl	8000564 <__aeabi_i2d>
 800c220:	4602      	mov	r2, r0
 800c222:	460b      	mov	r3, r1
 800c224:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c228:	a363      	add	r3, pc, #396	@ (adr r3, 800c3b8 <__ieee754_rem_pio2+0x2e8>)
 800c22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c22e:	f7f4 fa03 	bl	8000638 <__aeabi_dmul>
 800c232:	4602      	mov	r2, r0
 800c234:	460b      	mov	r3, r1
 800c236:	4630      	mov	r0, r6
 800c238:	4639      	mov	r1, r7
 800c23a:	f7f4 f845 	bl	80002c8 <__aeabi_dsub>
 800c23e:	a360      	add	r3, pc, #384	@ (adr r3, 800c3c0 <__ieee754_rem_pio2+0x2f0>)
 800c240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c244:	4682      	mov	sl, r0
 800c246:	468b      	mov	fp, r1
 800c248:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c24c:	f7f4 f9f4 	bl	8000638 <__aeabi_dmul>
 800c250:	2d1f      	cmp	r5, #31
 800c252:	4606      	mov	r6, r0
 800c254:	460f      	mov	r7, r1
 800c256:	dc0c      	bgt.n	800c272 <__ieee754_rem_pio2+0x1a2>
 800c258:	4b6a      	ldr	r3, [pc, #424]	@ (800c404 <__ieee754_rem_pio2+0x334>)
 800c25a:	1e6a      	subs	r2, r5, #1
 800c25c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c260:	4543      	cmp	r3, r8
 800c262:	d006      	beq.n	800c272 <__ieee754_rem_pio2+0x1a2>
 800c264:	4632      	mov	r2, r6
 800c266:	463b      	mov	r3, r7
 800c268:	4650      	mov	r0, sl
 800c26a:	4659      	mov	r1, fp
 800c26c:	f7f4 f82c 	bl	80002c8 <__aeabi_dsub>
 800c270:	e00e      	b.n	800c290 <__ieee754_rem_pio2+0x1c0>
 800c272:	463b      	mov	r3, r7
 800c274:	4632      	mov	r2, r6
 800c276:	4650      	mov	r0, sl
 800c278:	4659      	mov	r1, fp
 800c27a:	f7f4 f825 	bl	80002c8 <__aeabi_dsub>
 800c27e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c282:	9305      	str	r3, [sp, #20]
 800c284:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c288:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800c28c:	2b10      	cmp	r3, #16
 800c28e:	dc02      	bgt.n	800c296 <__ieee754_rem_pio2+0x1c6>
 800c290:	e9c4 0100 	strd	r0, r1, [r4]
 800c294:	e039      	b.n	800c30a <__ieee754_rem_pio2+0x23a>
 800c296:	a34c      	add	r3, pc, #304	@ (adr r3, 800c3c8 <__ieee754_rem_pio2+0x2f8>)
 800c298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c29c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2a0:	f7f4 f9ca 	bl	8000638 <__aeabi_dmul>
 800c2a4:	4606      	mov	r6, r0
 800c2a6:	460f      	mov	r7, r1
 800c2a8:	4602      	mov	r2, r0
 800c2aa:	460b      	mov	r3, r1
 800c2ac:	4650      	mov	r0, sl
 800c2ae:	4659      	mov	r1, fp
 800c2b0:	f7f4 f80a 	bl	80002c8 <__aeabi_dsub>
 800c2b4:	4602      	mov	r2, r0
 800c2b6:	460b      	mov	r3, r1
 800c2b8:	4680      	mov	r8, r0
 800c2ba:	4689      	mov	r9, r1
 800c2bc:	4650      	mov	r0, sl
 800c2be:	4659      	mov	r1, fp
 800c2c0:	f7f4 f802 	bl	80002c8 <__aeabi_dsub>
 800c2c4:	4632      	mov	r2, r6
 800c2c6:	463b      	mov	r3, r7
 800c2c8:	f7f3 fffe 	bl	80002c8 <__aeabi_dsub>
 800c2cc:	a340      	add	r3, pc, #256	@ (adr r3, 800c3d0 <__ieee754_rem_pio2+0x300>)
 800c2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d2:	4606      	mov	r6, r0
 800c2d4:	460f      	mov	r7, r1
 800c2d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2da:	f7f4 f9ad 	bl	8000638 <__aeabi_dmul>
 800c2de:	4632      	mov	r2, r6
 800c2e0:	463b      	mov	r3, r7
 800c2e2:	f7f3 fff1 	bl	80002c8 <__aeabi_dsub>
 800c2e6:	4602      	mov	r2, r0
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	4606      	mov	r6, r0
 800c2ec:	460f      	mov	r7, r1
 800c2ee:	4640      	mov	r0, r8
 800c2f0:	4649      	mov	r1, r9
 800c2f2:	f7f3 ffe9 	bl	80002c8 <__aeabi_dsub>
 800c2f6:	9a05      	ldr	r2, [sp, #20]
 800c2f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c2fc:	1ad3      	subs	r3, r2, r3
 800c2fe:	2b31      	cmp	r3, #49	@ 0x31
 800c300:	dc20      	bgt.n	800c344 <__ieee754_rem_pio2+0x274>
 800c302:	e9c4 0100 	strd	r0, r1, [r4]
 800c306:	46c2      	mov	sl, r8
 800c308:	46cb      	mov	fp, r9
 800c30a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c30e:	4650      	mov	r0, sl
 800c310:	4642      	mov	r2, r8
 800c312:	464b      	mov	r3, r9
 800c314:	4659      	mov	r1, fp
 800c316:	f7f3 ffd7 	bl	80002c8 <__aeabi_dsub>
 800c31a:	463b      	mov	r3, r7
 800c31c:	4632      	mov	r2, r6
 800c31e:	f7f3 ffd3 	bl	80002c8 <__aeabi_dsub>
 800c322:	9b04      	ldr	r3, [sp, #16]
 800c324:	2b00      	cmp	r3, #0
 800c326:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c32a:	f6bf af0e 	bge.w	800c14a <__ieee754_rem_pio2+0x7a>
 800c32e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800c332:	6063      	str	r3, [r4, #4]
 800c334:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c338:	f8c4 8000 	str.w	r8, [r4]
 800c33c:	60a0      	str	r0, [r4, #8]
 800c33e:	60e3      	str	r3, [r4, #12]
 800c340:	426d      	negs	r5, r5
 800c342:	e702      	b.n	800c14a <__ieee754_rem_pio2+0x7a>
 800c344:	a326      	add	r3, pc, #152	@ (adr r3, 800c3e0 <__ieee754_rem_pio2+0x310>)
 800c346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c34a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c34e:	f7f4 f973 	bl	8000638 <__aeabi_dmul>
 800c352:	4606      	mov	r6, r0
 800c354:	460f      	mov	r7, r1
 800c356:	4602      	mov	r2, r0
 800c358:	460b      	mov	r3, r1
 800c35a:	4640      	mov	r0, r8
 800c35c:	4649      	mov	r1, r9
 800c35e:	f7f3 ffb3 	bl	80002c8 <__aeabi_dsub>
 800c362:	4602      	mov	r2, r0
 800c364:	460b      	mov	r3, r1
 800c366:	4682      	mov	sl, r0
 800c368:	468b      	mov	fp, r1
 800c36a:	4640      	mov	r0, r8
 800c36c:	4649      	mov	r1, r9
 800c36e:	f7f3 ffab 	bl	80002c8 <__aeabi_dsub>
 800c372:	4632      	mov	r2, r6
 800c374:	463b      	mov	r3, r7
 800c376:	f7f3 ffa7 	bl	80002c8 <__aeabi_dsub>
 800c37a:	a31b      	add	r3, pc, #108	@ (adr r3, 800c3e8 <__ieee754_rem_pio2+0x318>)
 800c37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c380:	4606      	mov	r6, r0
 800c382:	460f      	mov	r7, r1
 800c384:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c388:	f7f4 f956 	bl	8000638 <__aeabi_dmul>
 800c38c:	4632      	mov	r2, r6
 800c38e:	463b      	mov	r3, r7
 800c390:	f7f3 ff9a 	bl	80002c8 <__aeabi_dsub>
 800c394:	4606      	mov	r6, r0
 800c396:	460f      	mov	r7, r1
 800c398:	e764      	b.n	800c264 <__ieee754_rem_pio2+0x194>
 800c39a:	4b1b      	ldr	r3, [pc, #108]	@ (800c408 <__ieee754_rem_pio2+0x338>)
 800c39c:	4598      	cmp	r8, r3
 800c39e:	d935      	bls.n	800c40c <__ieee754_rem_pio2+0x33c>
 800c3a0:	4632      	mov	r2, r6
 800c3a2:	463b      	mov	r3, r7
 800c3a4:	4630      	mov	r0, r6
 800c3a6:	4639      	mov	r1, r7
 800c3a8:	f7f3 ff8e 	bl	80002c8 <__aeabi_dsub>
 800c3ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c3b0:	e9c4 0100 	strd	r0, r1, [r4]
 800c3b4:	e69e      	b.n	800c0f4 <__ieee754_rem_pio2+0x24>
 800c3b6:	bf00      	nop
 800c3b8:	54400000 	.word	0x54400000
 800c3bc:	3ff921fb 	.word	0x3ff921fb
 800c3c0:	1a626331 	.word	0x1a626331
 800c3c4:	3dd0b461 	.word	0x3dd0b461
 800c3c8:	1a600000 	.word	0x1a600000
 800c3cc:	3dd0b461 	.word	0x3dd0b461
 800c3d0:	2e037073 	.word	0x2e037073
 800c3d4:	3ba3198a 	.word	0x3ba3198a
 800c3d8:	6dc9c883 	.word	0x6dc9c883
 800c3dc:	3fe45f30 	.word	0x3fe45f30
 800c3e0:	2e000000 	.word	0x2e000000
 800c3e4:	3ba3198a 	.word	0x3ba3198a
 800c3e8:	252049c1 	.word	0x252049c1
 800c3ec:	397b839a 	.word	0x397b839a
 800c3f0:	3fe921fb 	.word	0x3fe921fb
 800c3f4:	4002d97b 	.word	0x4002d97b
 800c3f8:	3ff921fb 	.word	0x3ff921fb
 800c3fc:	413921fb 	.word	0x413921fb
 800c400:	3fe00000 	.word	0x3fe00000
 800c404:	0800d4b0 	.word	0x0800d4b0
 800c408:	7fefffff 	.word	0x7fefffff
 800c40c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800c410:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800c414:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800c418:	4630      	mov	r0, r6
 800c41a:	460f      	mov	r7, r1
 800c41c:	f7f4 fbbc 	bl	8000b98 <__aeabi_d2iz>
 800c420:	f7f4 f8a0 	bl	8000564 <__aeabi_i2d>
 800c424:	4602      	mov	r2, r0
 800c426:	460b      	mov	r3, r1
 800c428:	4630      	mov	r0, r6
 800c42a:	4639      	mov	r1, r7
 800c42c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c430:	f7f3 ff4a 	bl	80002c8 <__aeabi_dsub>
 800c434:	4b22      	ldr	r3, [pc, #136]	@ (800c4c0 <__ieee754_rem_pio2+0x3f0>)
 800c436:	2200      	movs	r2, #0
 800c438:	f7f4 f8fe 	bl	8000638 <__aeabi_dmul>
 800c43c:	460f      	mov	r7, r1
 800c43e:	4606      	mov	r6, r0
 800c440:	f7f4 fbaa 	bl	8000b98 <__aeabi_d2iz>
 800c444:	f7f4 f88e 	bl	8000564 <__aeabi_i2d>
 800c448:	4602      	mov	r2, r0
 800c44a:	460b      	mov	r3, r1
 800c44c:	4630      	mov	r0, r6
 800c44e:	4639      	mov	r1, r7
 800c450:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c454:	f7f3 ff38 	bl	80002c8 <__aeabi_dsub>
 800c458:	4b19      	ldr	r3, [pc, #100]	@ (800c4c0 <__ieee754_rem_pio2+0x3f0>)
 800c45a:	2200      	movs	r2, #0
 800c45c:	f7f4 f8ec 	bl	8000638 <__aeabi_dmul>
 800c460:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800c464:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800c468:	f04f 0803 	mov.w	r8, #3
 800c46c:	2600      	movs	r6, #0
 800c46e:	2700      	movs	r7, #0
 800c470:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c474:	4632      	mov	r2, r6
 800c476:	463b      	mov	r3, r7
 800c478:	46c2      	mov	sl, r8
 800c47a:	f108 38ff 	add.w	r8, r8, #4294967295
 800c47e:	f7f4 fb43 	bl	8000b08 <__aeabi_dcmpeq>
 800c482:	2800      	cmp	r0, #0
 800c484:	d1f4      	bne.n	800c470 <__ieee754_rem_pio2+0x3a0>
 800c486:	4b0f      	ldr	r3, [pc, #60]	@ (800c4c4 <__ieee754_rem_pio2+0x3f4>)
 800c488:	9301      	str	r3, [sp, #4]
 800c48a:	2302      	movs	r3, #2
 800c48c:	9300      	str	r3, [sp, #0]
 800c48e:	462a      	mov	r2, r5
 800c490:	4653      	mov	r3, sl
 800c492:	4621      	mov	r1, r4
 800c494:	a806      	add	r0, sp, #24
 800c496:	f000 f9b7 	bl	800c808 <__kernel_rem_pio2>
 800c49a:	9b04      	ldr	r3, [sp, #16]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	4605      	mov	r5, r0
 800c4a0:	f6bf ae53 	bge.w	800c14a <__ieee754_rem_pio2+0x7a>
 800c4a4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c4a8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c4ac:	e9c4 2300 	strd	r2, r3, [r4]
 800c4b0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c4b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c4b8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c4bc:	e740      	b.n	800c340 <__ieee754_rem_pio2+0x270>
 800c4be:	bf00      	nop
 800c4c0:	41700000 	.word	0x41700000
 800c4c4:	0800d530 	.word	0x0800d530

0800c4c8 <fabs>:
 800c4c8:	ec51 0b10 	vmov	r0, r1, d0
 800c4cc:	4602      	mov	r2, r0
 800c4ce:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c4d2:	ec43 2b10 	vmov	d0, r2, r3
 800c4d6:	4770      	bx	lr

0800c4d8 <scalbn>:
 800c4d8:	b570      	push	{r4, r5, r6, lr}
 800c4da:	ec55 4b10 	vmov	r4, r5, d0
 800c4de:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c4e2:	4606      	mov	r6, r0
 800c4e4:	462b      	mov	r3, r5
 800c4e6:	b991      	cbnz	r1, 800c50e <scalbn+0x36>
 800c4e8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c4ec:	4323      	orrs	r3, r4
 800c4ee:	d03d      	beq.n	800c56c <scalbn+0x94>
 800c4f0:	4b35      	ldr	r3, [pc, #212]	@ (800c5c8 <scalbn+0xf0>)
 800c4f2:	4620      	mov	r0, r4
 800c4f4:	4629      	mov	r1, r5
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	f7f4 f89e 	bl	8000638 <__aeabi_dmul>
 800c4fc:	4b33      	ldr	r3, [pc, #204]	@ (800c5cc <scalbn+0xf4>)
 800c4fe:	429e      	cmp	r6, r3
 800c500:	4604      	mov	r4, r0
 800c502:	460d      	mov	r5, r1
 800c504:	da0f      	bge.n	800c526 <scalbn+0x4e>
 800c506:	a328      	add	r3, pc, #160	@ (adr r3, 800c5a8 <scalbn+0xd0>)
 800c508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c50c:	e01e      	b.n	800c54c <scalbn+0x74>
 800c50e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c512:	4291      	cmp	r1, r2
 800c514:	d10b      	bne.n	800c52e <scalbn+0x56>
 800c516:	4622      	mov	r2, r4
 800c518:	4620      	mov	r0, r4
 800c51a:	4629      	mov	r1, r5
 800c51c:	f7f3 fed6 	bl	80002cc <__adddf3>
 800c520:	4604      	mov	r4, r0
 800c522:	460d      	mov	r5, r1
 800c524:	e022      	b.n	800c56c <scalbn+0x94>
 800c526:	460b      	mov	r3, r1
 800c528:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c52c:	3936      	subs	r1, #54	@ 0x36
 800c52e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c532:	4296      	cmp	r6, r2
 800c534:	dd0d      	ble.n	800c552 <scalbn+0x7a>
 800c536:	2d00      	cmp	r5, #0
 800c538:	a11d      	add	r1, pc, #116	@ (adr r1, 800c5b0 <scalbn+0xd8>)
 800c53a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c53e:	da02      	bge.n	800c546 <scalbn+0x6e>
 800c540:	a11d      	add	r1, pc, #116	@ (adr r1, 800c5b8 <scalbn+0xe0>)
 800c542:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c546:	a31a      	add	r3, pc, #104	@ (adr r3, 800c5b0 <scalbn+0xd8>)
 800c548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c54c:	f7f4 f874 	bl	8000638 <__aeabi_dmul>
 800c550:	e7e6      	b.n	800c520 <scalbn+0x48>
 800c552:	1872      	adds	r2, r6, r1
 800c554:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c558:	428a      	cmp	r2, r1
 800c55a:	dcec      	bgt.n	800c536 <scalbn+0x5e>
 800c55c:	2a00      	cmp	r2, #0
 800c55e:	dd08      	ble.n	800c572 <scalbn+0x9a>
 800c560:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c564:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c568:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c56c:	ec45 4b10 	vmov	d0, r4, r5
 800c570:	bd70      	pop	{r4, r5, r6, pc}
 800c572:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c576:	da08      	bge.n	800c58a <scalbn+0xb2>
 800c578:	2d00      	cmp	r5, #0
 800c57a:	a10b      	add	r1, pc, #44	@ (adr r1, 800c5a8 <scalbn+0xd0>)
 800c57c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c580:	dac1      	bge.n	800c506 <scalbn+0x2e>
 800c582:	a10f      	add	r1, pc, #60	@ (adr r1, 800c5c0 <scalbn+0xe8>)
 800c584:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c588:	e7bd      	b.n	800c506 <scalbn+0x2e>
 800c58a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c58e:	3236      	adds	r2, #54	@ 0x36
 800c590:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c594:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c598:	4620      	mov	r0, r4
 800c59a:	4b0d      	ldr	r3, [pc, #52]	@ (800c5d0 <scalbn+0xf8>)
 800c59c:	4629      	mov	r1, r5
 800c59e:	2200      	movs	r2, #0
 800c5a0:	e7d4      	b.n	800c54c <scalbn+0x74>
 800c5a2:	bf00      	nop
 800c5a4:	f3af 8000 	nop.w
 800c5a8:	c2f8f359 	.word	0xc2f8f359
 800c5ac:	01a56e1f 	.word	0x01a56e1f
 800c5b0:	8800759c 	.word	0x8800759c
 800c5b4:	7e37e43c 	.word	0x7e37e43c
 800c5b8:	8800759c 	.word	0x8800759c
 800c5bc:	fe37e43c 	.word	0xfe37e43c
 800c5c0:	c2f8f359 	.word	0xc2f8f359
 800c5c4:	81a56e1f 	.word	0x81a56e1f
 800c5c8:	43500000 	.word	0x43500000
 800c5cc:	ffff3cb0 	.word	0xffff3cb0
 800c5d0:	3c900000 	.word	0x3c900000

0800c5d4 <with_errno>:
 800c5d4:	b510      	push	{r4, lr}
 800c5d6:	ed2d 8b02 	vpush	{d8}
 800c5da:	eeb0 8a40 	vmov.f32	s16, s0
 800c5de:	eef0 8a60 	vmov.f32	s17, s1
 800c5e2:	4604      	mov	r4, r0
 800c5e4:	f7fa fffc 	bl	80075e0 <__errno>
 800c5e8:	eeb0 0a48 	vmov.f32	s0, s16
 800c5ec:	eef0 0a68 	vmov.f32	s1, s17
 800c5f0:	ecbd 8b02 	vpop	{d8}
 800c5f4:	6004      	str	r4, [r0, #0]
 800c5f6:	bd10      	pop	{r4, pc}

0800c5f8 <xflow>:
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	b507      	push	{r0, r1, r2, lr}
 800c5fc:	ec51 0b10 	vmov	r0, r1, d0
 800c600:	b183      	cbz	r3, 800c624 <xflow+0x2c>
 800c602:	4602      	mov	r2, r0
 800c604:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c608:	e9cd 2300 	strd	r2, r3, [sp]
 800c60c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c610:	f7f4 f812 	bl	8000638 <__aeabi_dmul>
 800c614:	ec41 0b10 	vmov	d0, r0, r1
 800c618:	2022      	movs	r0, #34	@ 0x22
 800c61a:	b003      	add	sp, #12
 800c61c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c620:	f7ff bfd8 	b.w	800c5d4 <with_errno>
 800c624:	4602      	mov	r2, r0
 800c626:	460b      	mov	r3, r1
 800c628:	e7ee      	b.n	800c608 <xflow+0x10>
 800c62a:	0000      	movs	r0, r0
 800c62c:	0000      	movs	r0, r0
	...

0800c630 <__math_uflow>:
 800c630:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c638 <__math_uflow+0x8>
 800c634:	f7ff bfe0 	b.w	800c5f8 <xflow>
 800c638:	00000000 	.word	0x00000000
 800c63c:	10000000 	.word	0x10000000

0800c640 <__math_oflow>:
 800c640:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c648 <__math_oflow+0x8>
 800c644:	f7ff bfd8 	b.w	800c5f8 <xflow>
 800c648:	00000000 	.word	0x00000000
 800c64c:	70000000 	.word	0x70000000

0800c650 <__ieee754_sqrt>:
 800c650:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c654:	4a68      	ldr	r2, [pc, #416]	@ (800c7f8 <__ieee754_sqrt+0x1a8>)
 800c656:	ec55 4b10 	vmov	r4, r5, d0
 800c65a:	43aa      	bics	r2, r5
 800c65c:	462b      	mov	r3, r5
 800c65e:	4621      	mov	r1, r4
 800c660:	d110      	bne.n	800c684 <__ieee754_sqrt+0x34>
 800c662:	4622      	mov	r2, r4
 800c664:	4620      	mov	r0, r4
 800c666:	4629      	mov	r1, r5
 800c668:	f7f3 ffe6 	bl	8000638 <__aeabi_dmul>
 800c66c:	4602      	mov	r2, r0
 800c66e:	460b      	mov	r3, r1
 800c670:	4620      	mov	r0, r4
 800c672:	4629      	mov	r1, r5
 800c674:	f7f3 fe2a 	bl	80002cc <__adddf3>
 800c678:	4604      	mov	r4, r0
 800c67a:	460d      	mov	r5, r1
 800c67c:	ec45 4b10 	vmov	d0, r4, r5
 800c680:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c684:	2d00      	cmp	r5, #0
 800c686:	dc0e      	bgt.n	800c6a6 <__ieee754_sqrt+0x56>
 800c688:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800c68c:	4322      	orrs	r2, r4
 800c68e:	d0f5      	beq.n	800c67c <__ieee754_sqrt+0x2c>
 800c690:	b19d      	cbz	r5, 800c6ba <__ieee754_sqrt+0x6a>
 800c692:	4622      	mov	r2, r4
 800c694:	4620      	mov	r0, r4
 800c696:	4629      	mov	r1, r5
 800c698:	f7f3 fe16 	bl	80002c8 <__aeabi_dsub>
 800c69c:	4602      	mov	r2, r0
 800c69e:	460b      	mov	r3, r1
 800c6a0:	f7f4 f8f4 	bl	800088c <__aeabi_ddiv>
 800c6a4:	e7e8      	b.n	800c678 <__ieee754_sqrt+0x28>
 800c6a6:	152a      	asrs	r2, r5, #20
 800c6a8:	d115      	bne.n	800c6d6 <__ieee754_sqrt+0x86>
 800c6aa:	2000      	movs	r0, #0
 800c6ac:	e009      	b.n	800c6c2 <__ieee754_sqrt+0x72>
 800c6ae:	0acb      	lsrs	r3, r1, #11
 800c6b0:	3a15      	subs	r2, #21
 800c6b2:	0549      	lsls	r1, r1, #21
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d0fa      	beq.n	800c6ae <__ieee754_sqrt+0x5e>
 800c6b8:	e7f7      	b.n	800c6aa <__ieee754_sqrt+0x5a>
 800c6ba:	462a      	mov	r2, r5
 800c6bc:	e7fa      	b.n	800c6b4 <__ieee754_sqrt+0x64>
 800c6be:	005b      	lsls	r3, r3, #1
 800c6c0:	3001      	adds	r0, #1
 800c6c2:	02dc      	lsls	r4, r3, #11
 800c6c4:	d5fb      	bpl.n	800c6be <__ieee754_sqrt+0x6e>
 800c6c6:	1e44      	subs	r4, r0, #1
 800c6c8:	1b12      	subs	r2, r2, r4
 800c6ca:	f1c0 0420 	rsb	r4, r0, #32
 800c6ce:	fa21 f404 	lsr.w	r4, r1, r4
 800c6d2:	4323      	orrs	r3, r4
 800c6d4:	4081      	lsls	r1, r0
 800c6d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c6da:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800c6de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c6e2:	07d2      	lsls	r2, r2, #31
 800c6e4:	bf5c      	itt	pl
 800c6e6:	005b      	lslpl	r3, r3, #1
 800c6e8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800c6ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c6f0:	bf58      	it	pl
 800c6f2:	0049      	lslpl	r1, r1, #1
 800c6f4:	2600      	movs	r6, #0
 800c6f6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800c6fa:	106d      	asrs	r5, r5, #1
 800c6fc:	0049      	lsls	r1, r1, #1
 800c6fe:	2016      	movs	r0, #22
 800c700:	4632      	mov	r2, r6
 800c702:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800c706:	1917      	adds	r7, r2, r4
 800c708:	429f      	cmp	r7, r3
 800c70a:	bfde      	ittt	le
 800c70c:	193a      	addle	r2, r7, r4
 800c70e:	1bdb      	suble	r3, r3, r7
 800c710:	1936      	addle	r6, r6, r4
 800c712:	0fcf      	lsrs	r7, r1, #31
 800c714:	3801      	subs	r0, #1
 800c716:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800c71a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c71e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c722:	d1f0      	bne.n	800c706 <__ieee754_sqrt+0xb6>
 800c724:	4604      	mov	r4, r0
 800c726:	2720      	movs	r7, #32
 800c728:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800c72c:	429a      	cmp	r2, r3
 800c72e:	eb00 0e0c 	add.w	lr, r0, ip
 800c732:	db02      	blt.n	800c73a <__ieee754_sqrt+0xea>
 800c734:	d113      	bne.n	800c75e <__ieee754_sqrt+0x10e>
 800c736:	458e      	cmp	lr, r1
 800c738:	d811      	bhi.n	800c75e <__ieee754_sqrt+0x10e>
 800c73a:	f1be 0f00 	cmp.w	lr, #0
 800c73e:	eb0e 000c 	add.w	r0, lr, ip
 800c742:	da42      	bge.n	800c7ca <__ieee754_sqrt+0x17a>
 800c744:	2800      	cmp	r0, #0
 800c746:	db40      	blt.n	800c7ca <__ieee754_sqrt+0x17a>
 800c748:	f102 0801 	add.w	r8, r2, #1
 800c74c:	1a9b      	subs	r3, r3, r2
 800c74e:	458e      	cmp	lr, r1
 800c750:	bf88      	it	hi
 800c752:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c756:	eba1 010e 	sub.w	r1, r1, lr
 800c75a:	4464      	add	r4, ip
 800c75c:	4642      	mov	r2, r8
 800c75e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800c762:	3f01      	subs	r7, #1
 800c764:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800c768:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c76c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800c770:	d1dc      	bne.n	800c72c <__ieee754_sqrt+0xdc>
 800c772:	4319      	orrs	r1, r3
 800c774:	d01b      	beq.n	800c7ae <__ieee754_sqrt+0x15e>
 800c776:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800c7fc <__ieee754_sqrt+0x1ac>
 800c77a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800c800 <__ieee754_sqrt+0x1b0>
 800c77e:	e9da 0100 	ldrd	r0, r1, [sl]
 800c782:	e9db 2300 	ldrd	r2, r3, [fp]
 800c786:	f7f3 fd9f 	bl	80002c8 <__aeabi_dsub>
 800c78a:	e9da 8900 	ldrd	r8, r9, [sl]
 800c78e:	4602      	mov	r2, r0
 800c790:	460b      	mov	r3, r1
 800c792:	4640      	mov	r0, r8
 800c794:	4649      	mov	r1, r9
 800c796:	f7f4 f9cb 	bl	8000b30 <__aeabi_dcmple>
 800c79a:	b140      	cbz	r0, 800c7ae <__ieee754_sqrt+0x15e>
 800c79c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800c7a0:	e9da 0100 	ldrd	r0, r1, [sl]
 800c7a4:	e9db 2300 	ldrd	r2, r3, [fp]
 800c7a8:	d111      	bne.n	800c7ce <__ieee754_sqrt+0x17e>
 800c7aa:	3601      	adds	r6, #1
 800c7ac:	463c      	mov	r4, r7
 800c7ae:	1072      	asrs	r2, r6, #1
 800c7b0:	0863      	lsrs	r3, r4, #1
 800c7b2:	07f1      	lsls	r1, r6, #31
 800c7b4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800c7b8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800c7bc:	bf48      	it	mi
 800c7be:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800c7c2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	e756      	b.n	800c678 <__ieee754_sqrt+0x28>
 800c7ca:	4690      	mov	r8, r2
 800c7cc:	e7be      	b.n	800c74c <__ieee754_sqrt+0xfc>
 800c7ce:	f7f3 fd7d 	bl	80002cc <__adddf3>
 800c7d2:	e9da 8900 	ldrd	r8, r9, [sl]
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	460b      	mov	r3, r1
 800c7da:	4640      	mov	r0, r8
 800c7dc:	4649      	mov	r1, r9
 800c7de:	f7f4 f99d 	bl	8000b1c <__aeabi_dcmplt>
 800c7e2:	b120      	cbz	r0, 800c7ee <__ieee754_sqrt+0x19e>
 800c7e4:	1ca0      	adds	r0, r4, #2
 800c7e6:	bf08      	it	eq
 800c7e8:	3601      	addeq	r6, #1
 800c7ea:	3402      	adds	r4, #2
 800c7ec:	e7df      	b.n	800c7ae <__ieee754_sqrt+0x15e>
 800c7ee:	1c63      	adds	r3, r4, #1
 800c7f0:	f023 0401 	bic.w	r4, r3, #1
 800c7f4:	e7db      	b.n	800c7ae <__ieee754_sqrt+0x15e>
 800c7f6:	bf00      	nop
 800c7f8:	7ff00000 	.word	0x7ff00000
 800c7fc:	200001f8 	.word	0x200001f8
 800c800:	200001f0 	.word	0x200001f0
 800c804:	00000000 	.word	0x00000000

0800c808 <__kernel_rem_pio2>:
 800c808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c80c:	ed2d 8b02 	vpush	{d8}
 800c810:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800c814:	f112 0f14 	cmn.w	r2, #20
 800c818:	9306      	str	r3, [sp, #24]
 800c81a:	9104      	str	r1, [sp, #16]
 800c81c:	4bbe      	ldr	r3, [pc, #760]	@ (800cb18 <__kernel_rem_pio2+0x310>)
 800c81e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800c820:	9008      	str	r0, [sp, #32]
 800c822:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c826:	9300      	str	r3, [sp, #0]
 800c828:	9b06      	ldr	r3, [sp, #24]
 800c82a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c82e:	bfa8      	it	ge
 800c830:	1ed4      	subge	r4, r2, #3
 800c832:	9305      	str	r3, [sp, #20]
 800c834:	bfb2      	itee	lt
 800c836:	2400      	movlt	r4, #0
 800c838:	2318      	movge	r3, #24
 800c83a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c83e:	f06f 0317 	mvn.w	r3, #23
 800c842:	fb04 3303 	mla	r3, r4, r3, r3
 800c846:	eb03 0b02 	add.w	fp, r3, r2
 800c84a:	9b00      	ldr	r3, [sp, #0]
 800c84c:	9a05      	ldr	r2, [sp, #20]
 800c84e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800cb08 <__kernel_rem_pio2+0x300>
 800c852:	eb03 0802 	add.w	r8, r3, r2
 800c856:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c858:	1aa7      	subs	r7, r4, r2
 800c85a:	ae20      	add	r6, sp, #128	@ 0x80
 800c85c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c860:	2500      	movs	r5, #0
 800c862:	4545      	cmp	r5, r8
 800c864:	dd13      	ble.n	800c88e <__kernel_rem_pio2+0x86>
 800c866:	9b06      	ldr	r3, [sp, #24]
 800c868:	aa20      	add	r2, sp, #128	@ 0x80
 800c86a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c86e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c872:	f04f 0800 	mov.w	r8, #0
 800c876:	9b00      	ldr	r3, [sp, #0]
 800c878:	4598      	cmp	r8, r3
 800c87a:	dc31      	bgt.n	800c8e0 <__kernel_rem_pio2+0xd8>
 800c87c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800cb08 <__kernel_rem_pio2+0x300>
 800c880:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c884:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c888:	462f      	mov	r7, r5
 800c88a:	2600      	movs	r6, #0
 800c88c:	e01b      	b.n	800c8c6 <__kernel_rem_pio2+0xbe>
 800c88e:	42ef      	cmn	r7, r5
 800c890:	d407      	bmi.n	800c8a2 <__kernel_rem_pio2+0x9a>
 800c892:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c896:	f7f3 fe65 	bl	8000564 <__aeabi_i2d>
 800c89a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c89e:	3501      	adds	r5, #1
 800c8a0:	e7df      	b.n	800c862 <__kernel_rem_pio2+0x5a>
 800c8a2:	ec51 0b18 	vmov	r0, r1, d8
 800c8a6:	e7f8      	b.n	800c89a <__kernel_rem_pio2+0x92>
 800c8a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c8ac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c8b0:	f7f3 fec2 	bl	8000638 <__aeabi_dmul>
 800c8b4:	4602      	mov	r2, r0
 800c8b6:	460b      	mov	r3, r1
 800c8b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8bc:	f7f3 fd06 	bl	80002cc <__adddf3>
 800c8c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8c4:	3601      	adds	r6, #1
 800c8c6:	9b05      	ldr	r3, [sp, #20]
 800c8c8:	429e      	cmp	r6, r3
 800c8ca:	f1a7 0708 	sub.w	r7, r7, #8
 800c8ce:	ddeb      	ble.n	800c8a8 <__kernel_rem_pio2+0xa0>
 800c8d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c8d4:	f108 0801 	add.w	r8, r8, #1
 800c8d8:	ecaa 7b02 	vstmia	sl!, {d7}
 800c8dc:	3508      	adds	r5, #8
 800c8de:	e7ca      	b.n	800c876 <__kernel_rem_pio2+0x6e>
 800c8e0:	9b00      	ldr	r3, [sp, #0]
 800c8e2:	f8dd 8000 	ldr.w	r8, [sp]
 800c8e6:	aa0c      	add	r2, sp, #48	@ 0x30
 800c8e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c8ec:	930a      	str	r3, [sp, #40]	@ 0x28
 800c8ee:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c8f0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c8f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8f6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c8fa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c8fc:	ab98      	add	r3, sp, #608	@ 0x260
 800c8fe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c902:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c906:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c90a:	ac0c      	add	r4, sp, #48	@ 0x30
 800c90c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c90e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c912:	46a1      	mov	r9, r4
 800c914:	46c2      	mov	sl, r8
 800c916:	f1ba 0f00 	cmp.w	sl, #0
 800c91a:	f1a5 0508 	sub.w	r5, r5, #8
 800c91e:	dc77      	bgt.n	800ca10 <__kernel_rem_pio2+0x208>
 800c920:	4658      	mov	r0, fp
 800c922:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c926:	f7ff fdd7 	bl	800c4d8 <scalbn>
 800c92a:	ec57 6b10 	vmov	r6, r7, d0
 800c92e:	2200      	movs	r2, #0
 800c930:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c934:	4630      	mov	r0, r6
 800c936:	4639      	mov	r1, r7
 800c938:	f7f3 fe7e 	bl	8000638 <__aeabi_dmul>
 800c93c:	ec41 0b10 	vmov	d0, r0, r1
 800c940:	f000 faba 	bl	800ceb8 <floor>
 800c944:	4b75      	ldr	r3, [pc, #468]	@ (800cb1c <__kernel_rem_pio2+0x314>)
 800c946:	ec51 0b10 	vmov	r0, r1, d0
 800c94a:	2200      	movs	r2, #0
 800c94c:	f7f3 fe74 	bl	8000638 <__aeabi_dmul>
 800c950:	4602      	mov	r2, r0
 800c952:	460b      	mov	r3, r1
 800c954:	4630      	mov	r0, r6
 800c956:	4639      	mov	r1, r7
 800c958:	f7f3 fcb6 	bl	80002c8 <__aeabi_dsub>
 800c95c:	460f      	mov	r7, r1
 800c95e:	4606      	mov	r6, r0
 800c960:	f7f4 f91a 	bl	8000b98 <__aeabi_d2iz>
 800c964:	9002      	str	r0, [sp, #8]
 800c966:	f7f3 fdfd 	bl	8000564 <__aeabi_i2d>
 800c96a:	4602      	mov	r2, r0
 800c96c:	460b      	mov	r3, r1
 800c96e:	4630      	mov	r0, r6
 800c970:	4639      	mov	r1, r7
 800c972:	f7f3 fca9 	bl	80002c8 <__aeabi_dsub>
 800c976:	f1bb 0f00 	cmp.w	fp, #0
 800c97a:	4606      	mov	r6, r0
 800c97c:	460f      	mov	r7, r1
 800c97e:	dd6c      	ble.n	800ca5a <__kernel_rem_pio2+0x252>
 800c980:	f108 31ff 	add.w	r1, r8, #4294967295
 800c984:	ab0c      	add	r3, sp, #48	@ 0x30
 800c986:	9d02      	ldr	r5, [sp, #8]
 800c988:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c98c:	f1cb 0018 	rsb	r0, fp, #24
 800c990:	fa43 f200 	asr.w	r2, r3, r0
 800c994:	4415      	add	r5, r2
 800c996:	4082      	lsls	r2, r0
 800c998:	1a9b      	subs	r3, r3, r2
 800c99a:	aa0c      	add	r2, sp, #48	@ 0x30
 800c99c:	9502      	str	r5, [sp, #8]
 800c99e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c9a2:	f1cb 0217 	rsb	r2, fp, #23
 800c9a6:	fa43 f902 	asr.w	r9, r3, r2
 800c9aa:	f1b9 0f00 	cmp.w	r9, #0
 800c9ae:	dd64      	ble.n	800ca7a <__kernel_rem_pio2+0x272>
 800c9b0:	9b02      	ldr	r3, [sp, #8]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	3301      	adds	r3, #1
 800c9b6:	9302      	str	r3, [sp, #8]
 800c9b8:	4615      	mov	r5, r2
 800c9ba:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c9be:	4590      	cmp	r8, r2
 800c9c0:	f300 80b8 	bgt.w	800cb34 <__kernel_rem_pio2+0x32c>
 800c9c4:	f1bb 0f00 	cmp.w	fp, #0
 800c9c8:	dd07      	ble.n	800c9da <__kernel_rem_pio2+0x1d2>
 800c9ca:	f1bb 0f01 	cmp.w	fp, #1
 800c9ce:	f000 80bf 	beq.w	800cb50 <__kernel_rem_pio2+0x348>
 800c9d2:	f1bb 0f02 	cmp.w	fp, #2
 800c9d6:	f000 80c6 	beq.w	800cb66 <__kernel_rem_pio2+0x35e>
 800c9da:	f1b9 0f02 	cmp.w	r9, #2
 800c9de:	d14c      	bne.n	800ca7a <__kernel_rem_pio2+0x272>
 800c9e0:	4632      	mov	r2, r6
 800c9e2:	463b      	mov	r3, r7
 800c9e4:	494e      	ldr	r1, [pc, #312]	@ (800cb20 <__kernel_rem_pio2+0x318>)
 800c9e6:	2000      	movs	r0, #0
 800c9e8:	f7f3 fc6e 	bl	80002c8 <__aeabi_dsub>
 800c9ec:	4606      	mov	r6, r0
 800c9ee:	460f      	mov	r7, r1
 800c9f0:	2d00      	cmp	r5, #0
 800c9f2:	d042      	beq.n	800ca7a <__kernel_rem_pio2+0x272>
 800c9f4:	4658      	mov	r0, fp
 800c9f6:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800cb10 <__kernel_rem_pio2+0x308>
 800c9fa:	f7ff fd6d 	bl	800c4d8 <scalbn>
 800c9fe:	4630      	mov	r0, r6
 800ca00:	4639      	mov	r1, r7
 800ca02:	ec53 2b10 	vmov	r2, r3, d0
 800ca06:	f7f3 fc5f 	bl	80002c8 <__aeabi_dsub>
 800ca0a:	4606      	mov	r6, r0
 800ca0c:	460f      	mov	r7, r1
 800ca0e:	e034      	b.n	800ca7a <__kernel_rem_pio2+0x272>
 800ca10:	4b44      	ldr	r3, [pc, #272]	@ (800cb24 <__kernel_rem_pio2+0x31c>)
 800ca12:	2200      	movs	r2, #0
 800ca14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca18:	f7f3 fe0e 	bl	8000638 <__aeabi_dmul>
 800ca1c:	f7f4 f8bc 	bl	8000b98 <__aeabi_d2iz>
 800ca20:	f7f3 fda0 	bl	8000564 <__aeabi_i2d>
 800ca24:	4b40      	ldr	r3, [pc, #256]	@ (800cb28 <__kernel_rem_pio2+0x320>)
 800ca26:	2200      	movs	r2, #0
 800ca28:	4606      	mov	r6, r0
 800ca2a:	460f      	mov	r7, r1
 800ca2c:	f7f3 fe04 	bl	8000638 <__aeabi_dmul>
 800ca30:	4602      	mov	r2, r0
 800ca32:	460b      	mov	r3, r1
 800ca34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca38:	f7f3 fc46 	bl	80002c8 <__aeabi_dsub>
 800ca3c:	f7f4 f8ac 	bl	8000b98 <__aeabi_d2iz>
 800ca40:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca44:	f849 0b04 	str.w	r0, [r9], #4
 800ca48:	4639      	mov	r1, r7
 800ca4a:	4630      	mov	r0, r6
 800ca4c:	f7f3 fc3e 	bl	80002cc <__adddf3>
 800ca50:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ca58:	e75d      	b.n	800c916 <__kernel_rem_pio2+0x10e>
 800ca5a:	d107      	bne.n	800ca6c <__kernel_rem_pio2+0x264>
 800ca5c:	f108 33ff 	add.w	r3, r8, #4294967295
 800ca60:	aa0c      	add	r2, sp, #48	@ 0x30
 800ca62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca66:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800ca6a:	e79e      	b.n	800c9aa <__kernel_rem_pio2+0x1a2>
 800ca6c:	4b2f      	ldr	r3, [pc, #188]	@ (800cb2c <__kernel_rem_pio2+0x324>)
 800ca6e:	2200      	movs	r2, #0
 800ca70:	f7f4 f868 	bl	8000b44 <__aeabi_dcmpge>
 800ca74:	2800      	cmp	r0, #0
 800ca76:	d143      	bne.n	800cb00 <__kernel_rem_pio2+0x2f8>
 800ca78:	4681      	mov	r9, r0
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	4630      	mov	r0, r6
 800ca80:	4639      	mov	r1, r7
 800ca82:	f7f4 f841 	bl	8000b08 <__aeabi_dcmpeq>
 800ca86:	2800      	cmp	r0, #0
 800ca88:	f000 80bf 	beq.w	800cc0a <__kernel_rem_pio2+0x402>
 800ca8c:	f108 33ff 	add.w	r3, r8, #4294967295
 800ca90:	2200      	movs	r2, #0
 800ca92:	9900      	ldr	r1, [sp, #0]
 800ca94:	428b      	cmp	r3, r1
 800ca96:	da6e      	bge.n	800cb76 <__kernel_rem_pio2+0x36e>
 800ca98:	2a00      	cmp	r2, #0
 800ca9a:	f000 8089 	beq.w	800cbb0 <__kernel_rem_pio2+0x3a8>
 800ca9e:	f108 38ff 	add.w	r8, r8, #4294967295
 800caa2:	ab0c      	add	r3, sp, #48	@ 0x30
 800caa4:	f1ab 0b18 	sub.w	fp, fp, #24
 800caa8:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d0f6      	beq.n	800ca9e <__kernel_rem_pio2+0x296>
 800cab0:	4658      	mov	r0, fp
 800cab2:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800cb10 <__kernel_rem_pio2+0x308>
 800cab6:	f7ff fd0f 	bl	800c4d8 <scalbn>
 800caba:	f108 0301 	add.w	r3, r8, #1
 800cabe:	00da      	lsls	r2, r3, #3
 800cac0:	9205      	str	r2, [sp, #20]
 800cac2:	ec55 4b10 	vmov	r4, r5, d0
 800cac6:	aa70      	add	r2, sp, #448	@ 0x1c0
 800cac8:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800cb24 <__kernel_rem_pio2+0x31c>
 800cacc:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800cad0:	4646      	mov	r6, r8
 800cad2:	f04f 0a00 	mov.w	sl, #0
 800cad6:	2e00      	cmp	r6, #0
 800cad8:	f280 80cf 	bge.w	800cc7a <__kernel_rem_pio2+0x472>
 800cadc:	4644      	mov	r4, r8
 800cade:	2c00      	cmp	r4, #0
 800cae0:	f2c0 80fd 	blt.w	800ccde <__kernel_rem_pio2+0x4d6>
 800cae4:	4b12      	ldr	r3, [pc, #72]	@ (800cb30 <__kernel_rem_pio2+0x328>)
 800cae6:	461f      	mov	r7, r3
 800cae8:	ab70      	add	r3, sp, #448	@ 0x1c0
 800caea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800caee:	9306      	str	r3, [sp, #24]
 800caf0:	f04f 0a00 	mov.w	sl, #0
 800caf4:	f04f 0b00 	mov.w	fp, #0
 800caf8:	2600      	movs	r6, #0
 800cafa:	eba8 0504 	sub.w	r5, r8, r4
 800cafe:	e0e2      	b.n	800ccc6 <__kernel_rem_pio2+0x4be>
 800cb00:	f04f 0902 	mov.w	r9, #2
 800cb04:	e754      	b.n	800c9b0 <__kernel_rem_pio2+0x1a8>
 800cb06:	bf00      	nop
	...
 800cb14:	3ff00000 	.word	0x3ff00000
 800cb18:	0800d678 	.word	0x0800d678
 800cb1c:	40200000 	.word	0x40200000
 800cb20:	3ff00000 	.word	0x3ff00000
 800cb24:	3e700000 	.word	0x3e700000
 800cb28:	41700000 	.word	0x41700000
 800cb2c:	3fe00000 	.word	0x3fe00000
 800cb30:	0800d638 	.word	0x0800d638
 800cb34:	f854 3b04 	ldr.w	r3, [r4], #4
 800cb38:	b945      	cbnz	r5, 800cb4c <__kernel_rem_pio2+0x344>
 800cb3a:	b123      	cbz	r3, 800cb46 <__kernel_rem_pio2+0x33e>
 800cb3c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800cb40:	f844 3c04 	str.w	r3, [r4, #-4]
 800cb44:	2301      	movs	r3, #1
 800cb46:	3201      	adds	r2, #1
 800cb48:	461d      	mov	r5, r3
 800cb4a:	e738      	b.n	800c9be <__kernel_rem_pio2+0x1b6>
 800cb4c:	1acb      	subs	r3, r1, r3
 800cb4e:	e7f7      	b.n	800cb40 <__kernel_rem_pio2+0x338>
 800cb50:	f108 32ff 	add.w	r2, r8, #4294967295
 800cb54:	ab0c      	add	r3, sp, #48	@ 0x30
 800cb56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb5a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cb5e:	a90c      	add	r1, sp, #48	@ 0x30
 800cb60:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800cb64:	e739      	b.n	800c9da <__kernel_rem_pio2+0x1d2>
 800cb66:	f108 32ff 	add.w	r2, r8, #4294967295
 800cb6a:	ab0c      	add	r3, sp, #48	@ 0x30
 800cb6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb70:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800cb74:	e7f3      	b.n	800cb5e <__kernel_rem_pio2+0x356>
 800cb76:	a90c      	add	r1, sp, #48	@ 0x30
 800cb78:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800cb7c:	3b01      	subs	r3, #1
 800cb7e:	430a      	orrs	r2, r1
 800cb80:	e787      	b.n	800ca92 <__kernel_rem_pio2+0x28a>
 800cb82:	3401      	adds	r4, #1
 800cb84:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800cb88:	2a00      	cmp	r2, #0
 800cb8a:	d0fa      	beq.n	800cb82 <__kernel_rem_pio2+0x37a>
 800cb8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb8e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cb92:	eb0d 0503 	add.w	r5, sp, r3
 800cb96:	9b06      	ldr	r3, [sp, #24]
 800cb98:	aa20      	add	r2, sp, #128	@ 0x80
 800cb9a:	4443      	add	r3, r8
 800cb9c:	f108 0701 	add.w	r7, r8, #1
 800cba0:	3d98      	subs	r5, #152	@ 0x98
 800cba2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800cba6:	4444      	add	r4, r8
 800cba8:	42bc      	cmp	r4, r7
 800cbaa:	da04      	bge.n	800cbb6 <__kernel_rem_pio2+0x3ae>
 800cbac:	46a0      	mov	r8, r4
 800cbae:	e6a2      	b.n	800c8f6 <__kernel_rem_pio2+0xee>
 800cbb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cbb2:	2401      	movs	r4, #1
 800cbb4:	e7e6      	b.n	800cb84 <__kernel_rem_pio2+0x37c>
 800cbb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbb8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800cbbc:	f7f3 fcd2 	bl	8000564 <__aeabi_i2d>
 800cbc0:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800ce88 <__kernel_rem_pio2+0x680>
 800cbc4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800cbc8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cbcc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cbd0:	46b2      	mov	sl, r6
 800cbd2:	f04f 0800 	mov.w	r8, #0
 800cbd6:	9b05      	ldr	r3, [sp, #20]
 800cbd8:	4598      	cmp	r8, r3
 800cbda:	dd05      	ble.n	800cbe8 <__kernel_rem_pio2+0x3e0>
 800cbdc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cbe0:	3701      	adds	r7, #1
 800cbe2:	eca5 7b02 	vstmia	r5!, {d7}
 800cbe6:	e7df      	b.n	800cba8 <__kernel_rem_pio2+0x3a0>
 800cbe8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800cbec:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800cbf0:	f7f3 fd22 	bl	8000638 <__aeabi_dmul>
 800cbf4:	4602      	mov	r2, r0
 800cbf6:	460b      	mov	r3, r1
 800cbf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbfc:	f7f3 fb66 	bl	80002cc <__adddf3>
 800cc00:	f108 0801 	add.w	r8, r8, #1
 800cc04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc08:	e7e5      	b.n	800cbd6 <__kernel_rem_pio2+0x3ce>
 800cc0a:	f1cb 0000 	rsb	r0, fp, #0
 800cc0e:	ec47 6b10 	vmov	d0, r6, r7
 800cc12:	f7ff fc61 	bl	800c4d8 <scalbn>
 800cc16:	ec55 4b10 	vmov	r4, r5, d0
 800cc1a:	4b9d      	ldr	r3, [pc, #628]	@ (800ce90 <__kernel_rem_pio2+0x688>)
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	4620      	mov	r0, r4
 800cc20:	4629      	mov	r1, r5
 800cc22:	f7f3 ff8f 	bl	8000b44 <__aeabi_dcmpge>
 800cc26:	b300      	cbz	r0, 800cc6a <__kernel_rem_pio2+0x462>
 800cc28:	4b9a      	ldr	r3, [pc, #616]	@ (800ce94 <__kernel_rem_pio2+0x68c>)
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	4620      	mov	r0, r4
 800cc2e:	4629      	mov	r1, r5
 800cc30:	f7f3 fd02 	bl	8000638 <__aeabi_dmul>
 800cc34:	f7f3 ffb0 	bl	8000b98 <__aeabi_d2iz>
 800cc38:	4606      	mov	r6, r0
 800cc3a:	f7f3 fc93 	bl	8000564 <__aeabi_i2d>
 800cc3e:	4b94      	ldr	r3, [pc, #592]	@ (800ce90 <__kernel_rem_pio2+0x688>)
 800cc40:	2200      	movs	r2, #0
 800cc42:	f7f3 fcf9 	bl	8000638 <__aeabi_dmul>
 800cc46:	460b      	mov	r3, r1
 800cc48:	4602      	mov	r2, r0
 800cc4a:	4629      	mov	r1, r5
 800cc4c:	4620      	mov	r0, r4
 800cc4e:	f7f3 fb3b 	bl	80002c8 <__aeabi_dsub>
 800cc52:	f7f3 ffa1 	bl	8000b98 <__aeabi_d2iz>
 800cc56:	ab0c      	add	r3, sp, #48	@ 0x30
 800cc58:	f10b 0b18 	add.w	fp, fp, #24
 800cc5c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800cc60:	f108 0801 	add.w	r8, r8, #1
 800cc64:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800cc68:	e722      	b.n	800cab0 <__kernel_rem_pio2+0x2a8>
 800cc6a:	4620      	mov	r0, r4
 800cc6c:	4629      	mov	r1, r5
 800cc6e:	f7f3 ff93 	bl	8000b98 <__aeabi_d2iz>
 800cc72:	ab0c      	add	r3, sp, #48	@ 0x30
 800cc74:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800cc78:	e71a      	b.n	800cab0 <__kernel_rem_pio2+0x2a8>
 800cc7a:	ab0c      	add	r3, sp, #48	@ 0x30
 800cc7c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800cc80:	f7f3 fc70 	bl	8000564 <__aeabi_i2d>
 800cc84:	4622      	mov	r2, r4
 800cc86:	462b      	mov	r3, r5
 800cc88:	f7f3 fcd6 	bl	8000638 <__aeabi_dmul>
 800cc8c:	4652      	mov	r2, sl
 800cc8e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800cc92:	465b      	mov	r3, fp
 800cc94:	4620      	mov	r0, r4
 800cc96:	4629      	mov	r1, r5
 800cc98:	f7f3 fcce 	bl	8000638 <__aeabi_dmul>
 800cc9c:	3e01      	subs	r6, #1
 800cc9e:	4604      	mov	r4, r0
 800cca0:	460d      	mov	r5, r1
 800cca2:	e718      	b.n	800cad6 <__kernel_rem_pio2+0x2ce>
 800cca4:	9906      	ldr	r1, [sp, #24]
 800cca6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800ccaa:	9106      	str	r1, [sp, #24]
 800ccac:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800ccb0:	f7f3 fcc2 	bl	8000638 <__aeabi_dmul>
 800ccb4:	4602      	mov	r2, r0
 800ccb6:	460b      	mov	r3, r1
 800ccb8:	4650      	mov	r0, sl
 800ccba:	4659      	mov	r1, fp
 800ccbc:	f7f3 fb06 	bl	80002cc <__adddf3>
 800ccc0:	3601      	adds	r6, #1
 800ccc2:	4682      	mov	sl, r0
 800ccc4:	468b      	mov	fp, r1
 800ccc6:	9b00      	ldr	r3, [sp, #0]
 800ccc8:	429e      	cmp	r6, r3
 800ccca:	dc01      	bgt.n	800ccd0 <__kernel_rem_pio2+0x4c8>
 800cccc:	42b5      	cmp	r5, r6
 800ccce:	dae9      	bge.n	800cca4 <__kernel_rem_pio2+0x49c>
 800ccd0:	ab48      	add	r3, sp, #288	@ 0x120
 800ccd2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800ccd6:	e9c5 ab00 	strd	sl, fp, [r5]
 800ccda:	3c01      	subs	r4, #1
 800ccdc:	e6ff      	b.n	800cade <__kernel_rem_pio2+0x2d6>
 800ccde:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800cce0:	2b02      	cmp	r3, #2
 800cce2:	dc0b      	bgt.n	800ccfc <__kernel_rem_pio2+0x4f4>
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	dc39      	bgt.n	800cd5c <__kernel_rem_pio2+0x554>
 800cce8:	d05d      	beq.n	800cda6 <__kernel_rem_pio2+0x59e>
 800ccea:	9b02      	ldr	r3, [sp, #8]
 800ccec:	f003 0007 	and.w	r0, r3, #7
 800ccf0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800ccf4:	ecbd 8b02 	vpop	{d8}
 800ccf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccfc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800ccfe:	2b03      	cmp	r3, #3
 800cd00:	d1f3      	bne.n	800ccea <__kernel_rem_pio2+0x4e2>
 800cd02:	9b05      	ldr	r3, [sp, #20]
 800cd04:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cd08:	eb0d 0403 	add.w	r4, sp, r3
 800cd0c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800cd10:	4625      	mov	r5, r4
 800cd12:	46c2      	mov	sl, r8
 800cd14:	f1ba 0f00 	cmp.w	sl, #0
 800cd18:	f1a5 0508 	sub.w	r5, r5, #8
 800cd1c:	dc6b      	bgt.n	800cdf6 <__kernel_rem_pio2+0x5ee>
 800cd1e:	4645      	mov	r5, r8
 800cd20:	2d01      	cmp	r5, #1
 800cd22:	f1a4 0408 	sub.w	r4, r4, #8
 800cd26:	f300 8087 	bgt.w	800ce38 <__kernel_rem_pio2+0x630>
 800cd2a:	9c05      	ldr	r4, [sp, #20]
 800cd2c:	ab48      	add	r3, sp, #288	@ 0x120
 800cd2e:	441c      	add	r4, r3
 800cd30:	2000      	movs	r0, #0
 800cd32:	2100      	movs	r1, #0
 800cd34:	f1b8 0f01 	cmp.w	r8, #1
 800cd38:	f300 809c 	bgt.w	800ce74 <__kernel_rem_pio2+0x66c>
 800cd3c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800cd40:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800cd44:	f1b9 0f00 	cmp.w	r9, #0
 800cd48:	f040 80a6 	bne.w	800ce98 <__kernel_rem_pio2+0x690>
 800cd4c:	9b04      	ldr	r3, [sp, #16]
 800cd4e:	e9c3 7800 	strd	r7, r8, [r3]
 800cd52:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800cd56:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800cd5a:	e7c6      	b.n	800ccea <__kernel_rem_pio2+0x4e2>
 800cd5c:	9d05      	ldr	r5, [sp, #20]
 800cd5e:	ab48      	add	r3, sp, #288	@ 0x120
 800cd60:	441d      	add	r5, r3
 800cd62:	4644      	mov	r4, r8
 800cd64:	2000      	movs	r0, #0
 800cd66:	2100      	movs	r1, #0
 800cd68:	2c00      	cmp	r4, #0
 800cd6a:	da35      	bge.n	800cdd8 <__kernel_rem_pio2+0x5d0>
 800cd6c:	f1b9 0f00 	cmp.w	r9, #0
 800cd70:	d038      	beq.n	800cde4 <__kernel_rem_pio2+0x5dc>
 800cd72:	4602      	mov	r2, r0
 800cd74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cd78:	9c04      	ldr	r4, [sp, #16]
 800cd7a:	e9c4 2300 	strd	r2, r3, [r4]
 800cd7e:	4602      	mov	r2, r0
 800cd80:	460b      	mov	r3, r1
 800cd82:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800cd86:	f7f3 fa9f 	bl	80002c8 <__aeabi_dsub>
 800cd8a:	ad4a      	add	r5, sp, #296	@ 0x128
 800cd8c:	2401      	movs	r4, #1
 800cd8e:	45a0      	cmp	r8, r4
 800cd90:	da2b      	bge.n	800cdea <__kernel_rem_pio2+0x5e2>
 800cd92:	f1b9 0f00 	cmp.w	r9, #0
 800cd96:	d002      	beq.n	800cd9e <__kernel_rem_pio2+0x596>
 800cd98:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cd9c:	4619      	mov	r1, r3
 800cd9e:	9b04      	ldr	r3, [sp, #16]
 800cda0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800cda4:	e7a1      	b.n	800ccea <__kernel_rem_pio2+0x4e2>
 800cda6:	9c05      	ldr	r4, [sp, #20]
 800cda8:	ab48      	add	r3, sp, #288	@ 0x120
 800cdaa:	441c      	add	r4, r3
 800cdac:	2000      	movs	r0, #0
 800cdae:	2100      	movs	r1, #0
 800cdb0:	f1b8 0f00 	cmp.w	r8, #0
 800cdb4:	da09      	bge.n	800cdca <__kernel_rem_pio2+0x5c2>
 800cdb6:	f1b9 0f00 	cmp.w	r9, #0
 800cdba:	d002      	beq.n	800cdc2 <__kernel_rem_pio2+0x5ba>
 800cdbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cdc0:	4619      	mov	r1, r3
 800cdc2:	9b04      	ldr	r3, [sp, #16]
 800cdc4:	e9c3 0100 	strd	r0, r1, [r3]
 800cdc8:	e78f      	b.n	800ccea <__kernel_rem_pio2+0x4e2>
 800cdca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800cdce:	f7f3 fa7d 	bl	80002cc <__adddf3>
 800cdd2:	f108 38ff 	add.w	r8, r8, #4294967295
 800cdd6:	e7eb      	b.n	800cdb0 <__kernel_rem_pio2+0x5a8>
 800cdd8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800cddc:	f7f3 fa76 	bl	80002cc <__adddf3>
 800cde0:	3c01      	subs	r4, #1
 800cde2:	e7c1      	b.n	800cd68 <__kernel_rem_pio2+0x560>
 800cde4:	4602      	mov	r2, r0
 800cde6:	460b      	mov	r3, r1
 800cde8:	e7c6      	b.n	800cd78 <__kernel_rem_pio2+0x570>
 800cdea:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800cdee:	f7f3 fa6d 	bl	80002cc <__adddf3>
 800cdf2:	3401      	adds	r4, #1
 800cdf4:	e7cb      	b.n	800cd8e <__kernel_rem_pio2+0x586>
 800cdf6:	ed95 7b00 	vldr	d7, [r5]
 800cdfa:	ed8d 7b00 	vstr	d7, [sp]
 800cdfe:	ed95 7b02 	vldr	d7, [r5, #8]
 800ce02:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce06:	ec53 2b17 	vmov	r2, r3, d7
 800ce0a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ce0e:	f7f3 fa5d 	bl	80002cc <__adddf3>
 800ce12:	4602      	mov	r2, r0
 800ce14:	460b      	mov	r3, r1
 800ce16:	4606      	mov	r6, r0
 800ce18:	460f      	mov	r7, r1
 800ce1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce1e:	f7f3 fa53 	bl	80002c8 <__aeabi_dsub>
 800ce22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ce26:	f7f3 fa51 	bl	80002cc <__adddf3>
 800ce2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce2e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800ce32:	e9c5 6700 	strd	r6, r7, [r5]
 800ce36:	e76d      	b.n	800cd14 <__kernel_rem_pio2+0x50c>
 800ce38:	ed94 7b00 	vldr	d7, [r4]
 800ce3c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800ce40:	ec51 0b17 	vmov	r0, r1, d7
 800ce44:	4652      	mov	r2, sl
 800ce46:	465b      	mov	r3, fp
 800ce48:	ed8d 7b00 	vstr	d7, [sp]
 800ce4c:	f7f3 fa3e 	bl	80002cc <__adddf3>
 800ce50:	4602      	mov	r2, r0
 800ce52:	460b      	mov	r3, r1
 800ce54:	4606      	mov	r6, r0
 800ce56:	460f      	mov	r7, r1
 800ce58:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce5c:	f7f3 fa34 	bl	80002c8 <__aeabi_dsub>
 800ce60:	4652      	mov	r2, sl
 800ce62:	465b      	mov	r3, fp
 800ce64:	f7f3 fa32 	bl	80002cc <__adddf3>
 800ce68:	3d01      	subs	r5, #1
 800ce6a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ce6e:	e9c4 6700 	strd	r6, r7, [r4]
 800ce72:	e755      	b.n	800cd20 <__kernel_rem_pio2+0x518>
 800ce74:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ce78:	f7f3 fa28 	bl	80002cc <__adddf3>
 800ce7c:	f108 38ff 	add.w	r8, r8, #4294967295
 800ce80:	e758      	b.n	800cd34 <__kernel_rem_pio2+0x52c>
 800ce82:	bf00      	nop
 800ce84:	f3af 8000 	nop.w
	...
 800ce90:	41700000 	.word	0x41700000
 800ce94:	3e700000 	.word	0x3e700000
 800ce98:	9b04      	ldr	r3, [sp, #16]
 800ce9a:	9a04      	ldr	r2, [sp, #16]
 800ce9c:	601f      	str	r7, [r3, #0]
 800ce9e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800cea2:	605c      	str	r4, [r3, #4]
 800cea4:	609d      	str	r5, [r3, #8]
 800cea6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ceaa:	60d3      	str	r3, [r2, #12]
 800ceac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ceb0:	6110      	str	r0, [r2, #16]
 800ceb2:	6153      	str	r3, [r2, #20]
 800ceb4:	e719      	b.n	800ccea <__kernel_rem_pio2+0x4e2>
 800ceb6:	bf00      	nop

0800ceb8 <floor>:
 800ceb8:	ec51 0b10 	vmov	r0, r1, d0
 800cebc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cec4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800cec8:	2e13      	cmp	r6, #19
 800ceca:	460c      	mov	r4, r1
 800cecc:	4605      	mov	r5, r0
 800cece:	4680      	mov	r8, r0
 800ced0:	dc34      	bgt.n	800cf3c <floor+0x84>
 800ced2:	2e00      	cmp	r6, #0
 800ced4:	da17      	bge.n	800cf06 <floor+0x4e>
 800ced6:	a332      	add	r3, pc, #200	@ (adr r3, 800cfa0 <floor+0xe8>)
 800ced8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cedc:	f7f3 f9f6 	bl	80002cc <__adddf3>
 800cee0:	2200      	movs	r2, #0
 800cee2:	2300      	movs	r3, #0
 800cee4:	f7f3 fe38 	bl	8000b58 <__aeabi_dcmpgt>
 800cee8:	b150      	cbz	r0, 800cf00 <floor+0x48>
 800ceea:	2c00      	cmp	r4, #0
 800ceec:	da55      	bge.n	800cf9a <floor+0xe2>
 800ceee:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800cef2:	432c      	orrs	r4, r5
 800cef4:	2500      	movs	r5, #0
 800cef6:	42ac      	cmp	r4, r5
 800cef8:	4c2b      	ldr	r4, [pc, #172]	@ (800cfa8 <floor+0xf0>)
 800cefa:	bf08      	it	eq
 800cefc:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800cf00:	4621      	mov	r1, r4
 800cf02:	4628      	mov	r0, r5
 800cf04:	e023      	b.n	800cf4e <floor+0x96>
 800cf06:	4f29      	ldr	r7, [pc, #164]	@ (800cfac <floor+0xf4>)
 800cf08:	4137      	asrs	r7, r6
 800cf0a:	ea01 0307 	and.w	r3, r1, r7
 800cf0e:	4303      	orrs	r3, r0
 800cf10:	d01d      	beq.n	800cf4e <floor+0x96>
 800cf12:	a323      	add	r3, pc, #140	@ (adr r3, 800cfa0 <floor+0xe8>)
 800cf14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf18:	f7f3 f9d8 	bl	80002cc <__adddf3>
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	2300      	movs	r3, #0
 800cf20:	f7f3 fe1a 	bl	8000b58 <__aeabi_dcmpgt>
 800cf24:	2800      	cmp	r0, #0
 800cf26:	d0eb      	beq.n	800cf00 <floor+0x48>
 800cf28:	2c00      	cmp	r4, #0
 800cf2a:	bfbe      	ittt	lt
 800cf2c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800cf30:	4133      	asrlt	r3, r6
 800cf32:	18e4      	addlt	r4, r4, r3
 800cf34:	ea24 0407 	bic.w	r4, r4, r7
 800cf38:	2500      	movs	r5, #0
 800cf3a:	e7e1      	b.n	800cf00 <floor+0x48>
 800cf3c:	2e33      	cmp	r6, #51	@ 0x33
 800cf3e:	dd0a      	ble.n	800cf56 <floor+0x9e>
 800cf40:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800cf44:	d103      	bne.n	800cf4e <floor+0x96>
 800cf46:	4602      	mov	r2, r0
 800cf48:	460b      	mov	r3, r1
 800cf4a:	f7f3 f9bf 	bl	80002cc <__adddf3>
 800cf4e:	ec41 0b10 	vmov	d0, r0, r1
 800cf52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf56:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800cf5a:	f04f 37ff 	mov.w	r7, #4294967295
 800cf5e:	40df      	lsrs	r7, r3
 800cf60:	4207      	tst	r7, r0
 800cf62:	d0f4      	beq.n	800cf4e <floor+0x96>
 800cf64:	a30e      	add	r3, pc, #56	@ (adr r3, 800cfa0 <floor+0xe8>)
 800cf66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf6a:	f7f3 f9af 	bl	80002cc <__adddf3>
 800cf6e:	2200      	movs	r2, #0
 800cf70:	2300      	movs	r3, #0
 800cf72:	f7f3 fdf1 	bl	8000b58 <__aeabi_dcmpgt>
 800cf76:	2800      	cmp	r0, #0
 800cf78:	d0c2      	beq.n	800cf00 <floor+0x48>
 800cf7a:	2c00      	cmp	r4, #0
 800cf7c:	da0a      	bge.n	800cf94 <floor+0xdc>
 800cf7e:	2e14      	cmp	r6, #20
 800cf80:	d101      	bne.n	800cf86 <floor+0xce>
 800cf82:	3401      	adds	r4, #1
 800cf84:	e006      	b.n	800cf94 <floor+0xdc>
 800cf86:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	40b3      	lsls	r3, r6
 800cf8e:	441d      	add	r5, r3
 800cf90:	4545      	cmp	r5, r8
 800cf92:	d3f6      	bcc.n	800cf82 <floor+0xca>
 800cf94:	ea25 0507 	bic.w	r5, r5, r7
 800cf98:	e7b2      	b.n	800cf00 <floor+0x48>
 800cf9a:	2500      	movs	r5, #0
 800cf9c:	462c      	mov	r4, r5
 800cf9e:	e7af      	b.n	800cf00 <floor+0x48>
 800cfa0:	8800759c 	.word	0x8800759c
 800cfa4:	7e37e43c 	.word	0x7e37e43c
 800cfa8:	bff00000 	.word	0xbff00000
 800cfac:	000fffff 	.word	0x000fffff

0800cfb0 <_init>:
 800cfb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfb2:	bf00      	nop
 800cfb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfb6:	bc08      	pop	{r3}
 800cfb8:	469e      	mov	lr, r3
 800cfba:	4770      	bx	lr

0800cfbc <_fini>:
 800cfbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfbe:	bf00      	nop
 800cfc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfc2:	bc08      	pop	{r3}
 800cfc4:	469e      	mov	lr, r3
 800cfc6:	4770      	bx	lr
