// Seed: 18106269
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri0 id_6,
    input tri1 id_7,
    output wire id_8,
    input wor id_9,
    output wand id_10,
    output supply0 id_11,
    output wand id_12,
    output tri id_13
);
  assign id_6 = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input wand id_3,
    output tri0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    output tri1 id_7,
    output tri id_8,
    output wire id_9
    , id_12,
    input uwire id_10
);
  wire id_13;
  module_0(
      id_2, id_10, id_8, id_3, id_2, id_9, id_7, id_10, id_6, id_3, id_5, id_0, id_6, id_8
  );
  wire id_14;
  wand id_15 = 1;
  wire id_16;
  always @(*) id_7 = 1;
endmodule
