
build/debug/line_follower.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004240  080001d0  080001d0  000011d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08004410  08004410  00005410  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004470  08004470  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004470  08004470  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004470  08004470  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004470  08004470  00005470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004474  08004474  00005474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004478  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  20000060  080044d8  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  080044d8  0000631c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .comment      00000045  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ddef  00000000  00000000  000060ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002303  00000000  00000000  00013ebd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00007093  00000000  00000000  000161c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000b88  00000000  00000000  0001d258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000008e1  00000000  00000000  0001dde0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bd5c  00000000  00000000  0001e6c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000036ba  00000000  00000000  0002a41d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000024e0  00000000  00000000  0002dad8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000118  00000000  00000000  0002ffb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	@ 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2f>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ab0:	bf24      	itt	cs
 8000ab2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ab6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aba:	d90d      	bls.n	8000ad8 <__aeabi_d2f+0x30>
 8000abc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ac0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ac4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000acc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad0:	bf08      	it	eq
 8000ad2:	f020 0001 	biceq.w	r0, r0, #1
 8000ad6:	4770      	bx	lr
 8000ad8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000adc:	d121      	bne.n	8000b22 <__aeabi_d2f+0x7a>
 8000ade:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ae2:	bfbc      	itt	lt
 8000ae4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ae8:	4770      	bxlt	lr
 8000aea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000af2:	f1c2 0218 	rsb	r2, r2, #24
 8000af6:	f1c2 0c20 	rsb	ip, r2, #32
 8000afa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000afe:	fa20 f002 	lsr.w	r0, r0, r2
 8000b02:	bf18      	it	ne
 8000b04:	f040 0001 	orrne.w	r0, r0, #1
 8000b08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b14:	ea40 000c 	orr.w	r0, r0, ip
 8000b18:	fa23 f302 	lsr.w	r3, r3, r2
 8000b1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b20:	e7cc      	b.n	8000abc <__aeabi_d2f+0x14>
 8000b22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b26:	d107      	bne.n	8000b38 <__aeabi_d2f+0x90>
 8000b28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b2c:	bf1e      	ittt	ne
 8000b2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b36:	4770      	bxne	lr
 8000b38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <__aeabi_frsub>:
 8000b48:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b4c:	e002      	b.n	8000b54 <__addsf3>
 8000b4e:	bf00      	nop

08000b50 <__aeabi_fsub>:
 8000b50:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b54 <__addsf3>:
 8000b54:	0042      	lsls	r2, r0, #1
 8000b56:	bf1f      	itttt	ne
 8000b58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b5c:	ea92 0f03 	teqne	r2, r3
 8000b60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b68:	d06a      	beq.n	8000c40 <__addsf3+0xec>
 8000b6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b72:	bfc1      	itttt	gt
 8000b74:	18d2      	addgt	r2, r2, r3
 8000b76:	4041      	eorgt	r1, r0
 8000b78:	4048      	eorgt	r0, r1
 8000b7a:	4041      	eorgt	r1, r0
 8000b7c:	bfb8      	it	lt
 8000b7e:	425b      	neglt	r3, r3
 8000b80:	2b19      	cmp	r3, #25
 8000b82:	bf88      	it	hi
 8000b84:	4770      	bxhi	lr
 8000b86:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b8a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b9e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ba2:	bf18      	it	ne
 8000ba4:	4249      	negne	r1, r1
 8000ba6:	ea92 0f03 	teq	r2, r3
 8000baa:	d03f      	beq.n	8000c2c <__addsf3+0xd8>
 8000bac:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bb4:	eb10 000c 	adds.w	r0, r0, ip
 8000bb8:	f1c3 0320 	rsb	r3, r3, #32
 8000bbc:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bc4:	d502      	bpl.n	8000bcc <__addsf3+0x78>
 8000bc6:	4249      	negs	r1, r1
 8000bc8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bcc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bd0:	d313      	bcc.n	8000bfa <__addsf3+0xa6>
 8000bd2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bd6:	d306      	bcc.n	8000be6 <__addsf3+0x92>
 8000bd8:	0840      	lsrs	r0, r0, #1
 8000bda:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bde:	f102 0201 	add.w	r2, r2, #1
 8000be2:	2afe      	cmp	r2, #254	@ 0xfe
 8000be4:	d251      	bcs.n	8000c8a <__addsf3+0x136>
 8000be6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bee:	bf08      	it	eq
 8000bf0:	f020 0001 	biceq.w	r0, r0, #1
 8000bf4:	ea40 0003 	orr.w	r0, r0, r3
 8000bf8:	4770      	bx	lr
 8000bfa:	0049      	lsls	r1, r1, #1
 8000bfc:	eb40 0000 	adc.w	r0, r0, r0
 8000c00:	3a01      	subs	r2, #1
 8000c02:	bf28      	it	cs
 8000c04:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c08:	d2ed      	bcs.n	8000be6 <__addsf3+0x92>
 8000c0a:	fab0 fc80 	clz	ip, r0
 8000c0e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c12:	ebb2 020c 	subs.w	r2, r2, ip
 8000c16:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c1a:	bfaa      	itet	ge
 8000c1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c20:	4252      	neglt	r2, r2
 8000c22:	4318      	orrge	r0, r3
 8000c24:	bfbc      	itt	lt
 8000c26:	40d0      	lsrlt	r0, r2
 8000c28:	4318      	orrlt	r0, r3
 8000c2a:	4770      	bx	lr
 8000c2c:	f092 0f00 	teq	r2, #0
 8000c30:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c34:	bf06      	itte	eq
 8000c36:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c3a:	3201      	addeq	r2, #1
 8000c3c:	3b01      	subne	r3, #1
 8000c3e:	e7b5      	b.n	8000bac <__addsf3+0x58>
 8000c40:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c48:	bf18      	it	ne
 8000c4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c4e:	d021      	beq.n	8000c94 <__addsf3+0x140>
 8000c50:	ea92 0f03 	teq	r2, r3
 8000c54:	d004      	beq.n	8000c60 <__addsf3+0x10c>
 8000c56:	f092 0f00 	teq	r2, #0
 8000c5a:	bf08      	it	eq
 8000c5c:	4608      	moveq	r0, r1
 8000c5e:	4770      	bx	lr
 8000c60:	ea90 0f01 	teq	r0, r1
 8000c64:	bf1c      	itt	ne
 8000c66:	2000      	movne	r0, #0
 8000c68:	4770      	bxne	lr
 8000c6a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c6e:	d104      	bne.n	8000c7a <__addsf3+0x126>
 8000c70:	0040      	lsls	r0, r0, #1
 8000c72:	bf28      	it	cs
 8000c74:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c78:	4770      	bx	lr
 8000c7a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c7e:	bf3c      	itt	cc
 8000c80:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bxcc	lr
 8000c86:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c8a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c8e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c92:	4770      	bx	lr
 8000c94:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c98:	bf16      	itet	ne
 8000c9a:	4608      	movne	r0, r1
 8000c9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca0:	4601      	movne	r1, r0
 8000ca2:	0242      	lsls	r2, r0, #9
 8000ca4:	bf06      	itte	eq
 8000ca6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000caa:	ea90 0f01 	teqeq	r0, r1
 8000cae:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cb2:	4770      	bx	lr

08000cb4 <__aeabi_ui2f>:
 8000cb4:	f04f 0300 	mov.w	r3, #0
 8000cb8:	e004      	b.n	8000cc4 <__aeabi_i2f+0x8>
 8000cba:	bf00      	nop

08000cbc <__aeabi_i2f>:
 8000cbc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cc0:	bf48      	it	mi
 8000cc2:	4240      	negmi	r0, r0
 8000cc4:	ea5f 0c00 	movs.w	ip, r0
 8000cc8:	bf08      	it	eq
 8000cca:	4770      	bxeq	lr
 8000ccc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cd0:	4601      	mov	r1, r0
 8000cd2:	f04f 0000 	mov.w	r0, #0
 8000cd6:	e01c      	b.n	8000d12 <__aeabi_l2f+0x2a>

08000cd8 <__aeabi_ul2f>:
 8000cd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cdc:	bf08      	it	eq
 8000cde:	4770      	bxeq	lr
 8000ce0:	f04f 0300 	mov.w	r3, #0
 8000ce4:	e00a      	b.n	8000cfc <__aeabi_l2f+0x14>
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_l2f>:
 8000ce8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cf4:	d502      	bpl.n	8000cfc <__aeabi_l2f+0x14>
 8000cf6:	4240      	negs	r0, r0
 8000cf8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cfc:	ea5f 0c01 	movs.w	ip, r1
 8000d00:	bf02      	ittt	eq
 8000d02:	4684      	moveq	ip, r0
 8000d04:	4601      	moveq	r1, r0
 8000d06:	2000      	moveq	r0, #0
 8000d08:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d0c:	bf08      	it	eq
 8000d0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d12:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d16:	fabc f28c 	clz	r2, ip
 8000d1a:	3a08      	subs	r2, #8
 8000d1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d20:	db10      	blt.n	8000d44 <__aeabi_l2f+0x5c>
 8000d22:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d26:	4463      	add	r3, ip
 8000d28:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d34:	fa20 f202 	lsr.w	r2, r0, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	f020 0001 	biceq.w	r0, r0, #1
 8000d42:	4770      	bx	lr
 8000d44:	f102 0220 	add.w	r2, r2, #32
 8000d48:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d54:	fa21 f202 	lsr.w	r2, r1, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d62:	4770      	bx	lr

08000d64 <__aeabi_f2iz>:
 8000d64:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d68:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d6c:	d30f      	bcc.n	8000d8e <__aeabi_f2iz+0x2a>
 8000d6e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d72:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d76:	d90d      	bls.n	8000d94 <__aeabi_f2iz+0x30>
 8000d78:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d7c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d80:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d84:	fa23 f002 	lsr.w	r0, r3, r2
 8000d88:	bf18      	it	ne
 8000d8a:	4240      	negne	r0, r0
 8000d8c:	4770      	bx	lr
 8000d8e:	f04f 0000 	mov.w	r0, #0
 8000d92:	4770      	bx	lr
 8000d94:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d98:	d101      	bne.n	8000d9e <__aeabi_f2iz+0x3a>
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	d105      	bne.n	8000daa <__aeabi_f2iz+0x46>
 8000d9e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000da8:	4770      	bx	lr
 8000daa:	f04f 0000 	mov.w	r0, #0
 8000dae:	4770      	bx	lr

08000db0 <deregister_tm_clones>:
 8000db0:	4803      	ldr	r0, [pc, #12]	@ (8000dc0 <deregister_tm_clones+0x10>)
 8000db2:	4b04      	ldr	r3, [pc, #16]	@ (8000dc4 <deregister_tm_clones+0x14>)
 8000db4:	4283      	cmp	r3, r0
 8000db6:	d002      	beq.n	8000dbe <deregister_tm_clones+0xe>
 8000db8:	4b03      	ldr	r3, [pc, #12]	@ (8000dc8 <deregister_tm_clones+0x18>)
 8000dba:	b103      	cbz	r3, 8000dbe <deregister_tm_clones+0xe>
 8000dbc:	4718      	bx	r3
 8000dbe:	4770      	bx	lr
 8000dc0:	20000060 	.word	0x20000060
 8000dc4:	20000060 	.word	0x20000060
 8000dc8:	00000000 	.word	0x00000000

08000dcc <register_tm_clones>:
 8000dcc:	4805      	ldr	r0, [pc, #20]	@ (8000de4 <register_tm_clones+0x18>)
 8000dce:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <register_tm_clones+0x1c>)
 8000dd0:	1a1b      	subs	r3, r3, r0
 8000dd2:	0fd9      	lsrs	r1, r3, #31
 8000dd4:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 8000dd8:	1049      	asrs	r1, r1, #1
 8000dda:	d002      	beq.n	8000de2 <register_tm_clones+0x16>
 8000ddc:	4b03      	ldr	r3, [pc, #12]	@ (8000dec <register_tm_clones+0x20>)
 8000dde:	b103      	cbz	r3, 8000de2 <register_tm_clones+0x16>
 8000de0:	4718      	bx	r3
 8000de2:	4770      	bx	lr
 8000de4:	20000060 	.word	0x20000060
 8000de8:	20000060 	.word	0x20000060
 8000dec:	00000000 	.word	0x00000000

08000df0 <__do_global_dtors_aux>:
 8000df0:	b510      	push	{r4, lr}
 8000df2:	4c06      	ldr	r4, [pc, #24]	@ (8000e0c <__do_global_dtors_aux+0x1c>)
 8000df4:	7823      	ldrb	r3, [r4, #0]
 8000df6:	b943      	cbnz	r3, 8000e0a <__do_global_dtors_aux+0x1a>
 8000df8:	f7ff ffda 	bl	8000db0 <deregister_tm_clones>
 8000dfc:	4b04      	ldr	r3, [pc, #16]	@ (8000e10 <__do_global_dtors_aux+0x20>)
 8000dfe:	b113      	cbz	r3, 8000e06 <__do_global_dtors_aux+0x16>
 8000e00:	4804      	ldr	r0, [pc, #16]	@ (8000e14 <__do_global_dtors_aux+0x24>)
 8000e02:	f3af 8000 	nop.w
 8000e06:	2301      	movs	r3, #1
 8000e08:	7023      	strb	r3, [r4, #0]
 8000e0a:	bd10      	pop	{r4, pc}
 8000e0c:	20000060 	.word	0x20000060
 8000e10:	00000000 	.word	0x00000000
 8000e14:	080043f8 	.word	0x080043f8

08000e18 <frame_dummy>:
 8000e18:	b508      	push	{r3, lr}
 8000e1a:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <frame_dummy+0x18>)
 8000e1c:	b11b      	cbz	r3, 8000e26 <frame_dummy+0xe>
 8000e1e:	4905      	ldr	r1, [pc, #20]	@ (8000e34 <frame_dummy+0x1c>)
 8000e20:	4805      	ldr	r0, [pc, #20]	@ (8000e38 <frame_dummy+0x20>)
 8000e22:	f3af 8000 	nop.w
 8000e26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000e2a:	f7ff bfcf 	b.w	8000dcc <register_tm_clones>
 8000e2e:	bf00      	nop
 8000e30:	00000000 	.word	0x00000000
 8000e34:	20000064 	.word	0x20000064
 8000e38:	080043f8 	.word	0x080043f8

08000e3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e3e:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e40:	ad02      	add	r5, sp, #8
 8000e42:	2400      	movs	r4, #0
 8000e44:	9402      	str	r4, [sp, #8]
 8000e46:	9403      	str	r4, [sp, #12]
 8000e48:	9404      	str	r4, [sp, #16]
 8000e4a:	9405      	str	r4, [sp, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ebc <MX_GPIO_Init+0x80>)
 8000e4e:	699a      	ldr	r2, [r3, #24]
 8000e50:	f042 0204 	orr.w	r2, r2, #4
 8000e54:	619a      	str	r2, [r3, #24]
 8000e56:	699a      	ldr	r2, [r3, #24]
 8000e58:	f002 0204 	and.w	r2, r2, #4
 8000e5c:	9200      	str	r2, [sp, #0]
 8000e5e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e60:	699a      	ldr	r2, [r3, #24]
 8000e62:	f042 0208 	orr.w	r2, r2, #8
 8000e66:	619a      	str	r2, [r3, #24]
 8000e68:	699b      	ldr	r3, [r3, #24]
 8000e6a:	f003 0308 	and.w	r3, r3, #8
 8000e6e:	9301      	str	r3, [sp, #4]
 8000e70:	9b01      	ldr	r3, [sp, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_ON_Pin|BUZZ_Pin|nSleep_Pin|IR_EN_Pin
 8000e72:	4e13      	ldr	r6, [pc, #76]	@ (8000ec0 <MX_GPIO_Init+0x84>)
 8000e74:	4622      	mov	r2, r4
 8000e76:	f44f 6173 	mov.w	r1, #3888	@ 0xf30
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	f001 fa33 	bl	80022e6 <HAL_GPIO_WritePin>
                          |LED_ACT_Pin|LED_LOW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BTT_ON_Pin */
  GPIO_InitStruct.Pin = BTT_ON_Pin;
 8000e80:	2701      	movs	r7, #1
 8000e82:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e84:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(BTT_ON_GPIO_Port, &GPIO_InitStruct);
 8000e88:	4629      	mov	r1, r5
 8000e8a:	480e      	ldr	r0, [pc, #56]	@ (8000ec4 <MX_GPIO_Init+0x88>)
 8000e8c:	f001 f91a 	bl	80020c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : nFautl_Pin */
  GPIO_InitStruct.Pin = nFautl_Pin;
 8000e90:	2304      	movs	r3, #4
 8000e92:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e94:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <MX_GPIO_Init+0x8c>)
 8000e96:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(nFautl_GPIO_Port, &GPIO_InitStruct);
 8000e9a:	4629      	mov	r1, r5
 8000e9c:	4630      	mov	r0, r6
 8000e9e:	f001 f911 	bl	80020c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ON_Pin BUZZ_Pin nSleep_Pin IR_EN_Pin
                           LED_ACT_Pin LED_LOW_Pin */
  GPIO_InitStruct.Pin = LED_ON_Pin|BUZZ_Pin|nSleep_Pin|IR_EN_Pin
 8000ea2:	f44f 6373 	mov.w	r3, #3888	@ 0xf30
 8000ea6:	9302      	str	r3, [sp, #8]
                          |LED_ACT_Pin|LED_LOW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea8:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eac:	2302      	movs	r3, #2
 8000eae:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eb0:	4629      	mov	r1, r5
 8000eb2:	4630      	mov	r0, r6
 8000eb4:	f001 f906 	bl	80020c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000eb8:	b007      	add	sp, #28
 8000eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ebc:	40021000 	.word	0x40021000
 8000ec0:	40010c00 	.word	0x40010c00
 8000ec4:	40010800 	.word	0x40010800
 8000ec8:	10110000 	.word	0x10110000

08000ecc <MX_DMA_Init>:
{
 8000ecc:	b500      	push	{lr}
 8000ece:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8000efc <MX_DMA_Init+0x30>)
 8000ed2:	695a      	ldr	r2, [r3, #20]
 8000ed4:	f042 0201 	orr.w	r2, r2, #1
 8000ed8:	615a      	str	r2, [r3, #20]
 8000eda:	695b      	ldr	r3, [r3, #20]
 8000edc:	f003 0301 	and.w	r3, r3, #1
 8000ee0:	9301      	str	r3, [sp, #4]
 8000ee2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	4611      	mov	r1, r2
 8000ee8:	200b      	movs	r0, #11
 8000eea:	f000 ff93 	bl	8001e14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000eee:	200b      	movs	r0, #11
 8000ef0:	f000 ffa0 	bl	8001e34 <HAL_NVIC_EnableIRQ>
}
 8000ef4:	b003      	add	sp, #12
 8000ef6:	f85d fb04 	ldr.w	pc, [sp], #4
 8000efa:	bf00      	nop
 8000efc:	40021000 	.word	0x40021000

08000f00 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000f00:	b508      	push	{r3, lr}
  if(hadc->Instance == ADC1){
 8000f02:	6802      	ldr	r2, [r0, #0]
 8000f04:	4b1c      	ldr	r3, [pc, #112]	@ (8000f78 <HAL_ADC_ConvCpltCallback+0x78>)
 8000f06:	429a      	cmp	r2, r3
 8000f08:	d000      	beq.n	8000f0c <HAL_ADC_ConvCpltCallback+0xc>
      HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_SET);
    }else{
      HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_RESET);
    }
  }
}
 8000f0a:	bd08      	pop	{r3, pc}
    adc_done_flag = true;
 8000f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f7c <HAL_ADC_ConvCpltCallback+0x7c>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	701a      	strb	r2, [r3, #0]
    float voltage = adc_buffer[0] * 3.3 / 4095;
 8000f12:	4b1b      	ldr	r3, [pc, #108]	@ (8000f80 <HAL_ADC_ConvCpltCallback+0x80>)
 8000f14:	6818      	ldr	r0, [r3, #0]
 8000f16:	f7ff fa9d 	bl	8000454 <__aeabi_ui2d>
 8000f1a:	a311      	add	r3, pc, #68	@ (adr r3, 8000f60 <HAL_ADC_ConvCpltCallback+0x60>)
 8000f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f20:	f7ff fb12 	bl	8000548 <__aeabi_dmul>
 8000f24:	a310      	add	r3, pc, #64	@ (adr r3, 8000f68 <HAL_ADC_ConvCpltCallback+0x68>)
 8000f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f2a:	f7ff fc37 	bl	800079c <__aeabi_ddiv>
 8000f2e:	f7ff fdbb 	bl	8000aa8 <__aeabi_d2f>
    if(voltage < (5.4 / 4)){
 8000f32:	f7ff fab1 	bl	8000498 <__aeabi_f2d>
 8000f36:	a30e      	add	r3, pc, #56	@ (adr r3, 8000f70 <HAL_ADC_ConvCpltCallback+0x70>)
 8000f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f3c:	f7ff fd76 	bl	8000a2c <__aeabi_dcmplt>
 8000f40:	b130      	cbz	r0, 8000f50 <HAL_ADC_ConvCpltCallback+0x50>
      HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_SET);
 8000f42:	2201      	movs	r2, #1
 8000f44:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f48:	480e      	ldr	r0, [pc, #56]	@ (8000f84 <HAL_ADC_ConvCpltCallback+0x84>)
 8000f4a:	f001 f9cc 	bl	80022e6 <HAL_GPIO_WritePin>
 8000f4e:	e7dc      	b.n	8000f0a <HAL_ADC_ConvCpltCallback+0xa>
      HAL_GPIO_WritePin(LED_LOW_GPIO_Port, LED_LOW_Pin, GPIO_PIN_RESET);
 8000f50:	2200      	movs	r2, #0
 8000f52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f56:	480b      	ldr	r0, [pc, #44]	@ (8000f84 <HAL_ADC_ConvCpltCallback+0x84>)
 8000f58:	f001 f9c5 	bl	80022e6 <HAL_GPIO_WritePin>
}
 8000f5c:	e7d5      	b.n	8000f0a <HAL_ADC_ConvCpltCallback+0xa>
 8000f5e:	bf00      	nop
 8000f60:	66666666 	.word	0x66666666
 8000f64:	400a6666 	.word	0x400a6666
 8000f68:	00000000 	.word	0x00000000
 8000f6c:	40affe00 	.word	0x40affe00
 8000f70:	9999999a 	.word	0x9999999a
 8000f74:	3ff59999 	.word	0x3ff59999
 8000f78:	40012400 	.word	0x40012400
 8000f7c:	2000007c 	.word	0x2000007c
 8000f80:	200000b8 	.word	0x200000b8
 8000f84:	40010c00 	.word	0x40010c00

08000f88 <PID_Linefollow>:

    if (sum == 0) return 0;  // no line detected
    return avg / sum;        // 0  7000
}

void PID_Linefollow(int32_t error){
 8000f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	4604      	mov	r4, r0
    P = error;
 8000f90:	4b69      	ldr	r3, [pc, #420]	@ (8001138 <PID_Linefollow+0x1b0>)
 8000f92:	6018      	str	r0, [r3, #0]
    I = I + error;
 8000f94:	4b69      	ldr	r3, [pc, #420]	@ (800113c <PID_Linefollow+0x1b4>)
 8000f96:	681e      	ldr	r6, [r3, #0]
 8000f98:	4406      	add	r6, r0
 8000f9a:	601e      	str	r6, [r3, #0]
    D = error - previousError;
 8000f9c:	4f68      	ldr	r7, [pc, #416]	@ (8001140 <PID_Linefollow+0x1b8>)
 8000f9e:	683d      	ldr	r5, [r7, #0]
 8000fa0:	1b45      	subs	r5, r0, r5
 8000fa2:	4b68      	ldr	r3, [pc, #416]	@ (8001144 <PID_Linefollow+0x1bc>)
 8000fa4:	601d      	str	r5, [r3, #0]
    
    Pvalue = (Kp/pow(10,multiP))*P;
 8000fa6:	4b68      	ldr	r3, [pc, #416]	@ (8001148 <PID_Linefollow+0x1c0>)
 8000fa8:	6818      	ldr	r0, [r3, #0]
 8000faa:	f7ff fa75 	bl	8000498 <__aeabi_f2d>
 8000fae:	4680      	mov	r8, r0
 8000fb0:	4689      	mov	r9, r1
 8000fb2:	4b66      	ldr	r3, [pc, #408]	@ (800114c <PID_Linefollow+0x1c4>)
 8000fb4:	7818      	ldrb	r0, [r3, #0]
 8000fb6:	f7ff fa4d 	bl	8000454 <__aeabi_ui2d>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	f04f 0a00 	mov.w	sl, #0
 8000fc2:	f8df b18c 	ldr.w	fp, [pc, #396]	@ 8001150 <PID_Linefollow+0x1c8>
 8000fc6:	4650      	mov	r0, sl
 8000fc8:	4659      	mov	r1, fp
 8000fca:	f002 fa1b 	bl	8003404 <pow>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	460b      	mov	r3, r1
 8000fd2:	4640      	mov	r0, r8
 8000fd4:	4649      	mov	r1, r9
 8000fd6:	f7ff fbe1 	bl	800079c <__aeabi_ddiv>
 8000fda:	4680      	mov	r8, r0
 8000fdc:	4689      	mov	r9, r1
 8000fde:	4620      	mov	r0, r4
 8000fe0:	f7ff fa48 	bl	8000474 <__aeabi_i2d>
 8000fe4:	4642      	mov	r2, r8
 8000fe6:	464b      	mov	r3, r9
 8000fe8:	f7ff faae 	bl	8000548 <__aeabi_dmul>
 8000fec:	f7ff fd5c 	bl	8000aa8 <__aeabi_d2f>
 8000ff0:	4b58      	ldr	r3, [pc, #352]	@ (8001154 <PID_Linefollow+0x1cc>)
 8000ff2:	9001      	str	r0, [sp, #4]
 8000ff4:	6018      	str	r0, [r3, #0]
    Ivalue = (Ki/pow(10,multiI))*I;
 8000ff6:	4b58      	ldr	r3, [pc, #352]	@ (8001158 <PID_Linefollow+0x1d0>)
 8000ff8:	6818      	ldr	r0, [r3, #0]
 8000ffa:	f7ff fa4d 	bl	8000498 <__aeabi_f2d>
 8000ffe:	4680      	mov	r8, r0
 8001000:	4689      	mov	r9, r1
 8001002:	4b56      	ldr	r3, [pc, #344]	@ (800115c <PID_Linefollow+0x1d4>)
 8001004:	7818      	ldrb	r0, [r3, #0]
 8001006:	f7ff fa25 	bl	8000454 <__aeabi_ui2d>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	4650      	mov	r0, sl
 8001010:	4659      	mov	r1, fp
 8001012:	f002 f9f7 	bl	8003404 <pow>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	4640      	mov	r0, r8
 800101c:	4649      	mov	r1, r9
 800101e:	f7ff fbbd 	bl	800079c <__aeabi_ddiv>
 8001022:	4680      	mov	r8, r0
 8001024:	4689      	mov	r9, r1
 8001026:	4630      	mov	r0, r6
 8001028:	f7ff fa24 	bl	8000474 <__aeabi_i2d>
 800102c:	4642      	mov	r2, r8
 800102e:	464b      	mov	r3, r9
 8001030:	f7ff fa8a 	bl	8000548 <__aeabi_dmul>
 8001034:	f7ff fd38 	bl	8000aa8 <__aeabi_d2f>
 8001038:	4606      	mov	r6, r0
 800103a:	4b49      	ldr	r3, [pc, #292]	@ (8001160 <PID_Linefollow+0x1d8>)
 800103c:	6018      	str	r0, [r3, #0]
    Dvalue = (Kd/pow(10,multiD))*D; 
 800103e:	4b49      	ldr	r3, [pc, #292]	@ (8001164 <PID_Linefollow+0x1dc>)
 8001040:	6818      	ldr	r0, [r3, #0]
 8001042:	f7ff fa29 	bl	8000498 <__aeabi_f2d>
 8001046:	4680      	mov	r8, r0
 8001048:	4689      	mov	r9, r1
 800104a:	4b47      	ldr	r3, [pc, #284]	@ (8001168 <PID_Linefollow+0x1e0>)
 800104c:	7818      	ldrb	r0, [r3, #0]
 800104e:	f7ff fa01 	bl	8000454 <__aeabi_ui2d>
 8001052:	4602      	mov	r2, r0
 8001054:	460b      	mov	r3, r1
 8001056:	4650      	mov	r0, sl
 8001058:	4659      	mov	r1, fp
 800105a:	f002 f9d3 	bl	8003404 <pow>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4640      	mov	r0, r8
 8001064:	4649      	mov	r1, r9
 8001066:	f7ff fb99 	bl	800079c <__aeabi_ddiv>
 800106a:	4680      	mov	r8, r0
 800106c:	4689      	mov	r9, r1
 800106e:	4628      	mov	r0, r5
 8001070:	f7ff fa00 	bl	8000474 <__aeabi_i2d>
 8001074:	4642      	mov	r2, r8
 8001076:	464b      	mov	r3, r9
 8001078:	f7ff fa66 	bl	8000548 <__aeabi_dmul>
 800107c:	f7ff fd14 	bl	8000aa8 <__aeabi_d2f>
 8001080:	4605      	mov	r5, r0
 8001082:	4b3a      	ldr	r3, [pc, #232]	@ (800116c <PID_Linefollow+0x1e4>)
 8001084:	6018      	str	r0, [r3, #0]

    float PIDvalue = Pvalue + Ivalue + Dvalue;
 8001086:	4631      	mov	r1, r6
 8001088:	9801      	ldr	r0, [sp, #4]
 800108a:	f7ff fd63 	bl	8000b54 <__addsf3>
 800108e:	4601      	mov	r1, r0
 8001090:	4628      	mov	r0, r5
 8001092:	f7ff fd5f 	bl	8000b54 <__addsf3>
 8001096:	4605      	mov	r5, r0
    previousError = error;
 8001098:	603c      	str	r4, [r7, #0]

    lsp = lfspeed - PIDvalue;
 800109a:	4b35      	ldr	r3, [pc, #212]	@ (8001170 <PID_Linefollow+0x1e8>)
 800109c:	6818      	ldr	r0, [r3, #0]
 800109e:	f7ff fe0d 	bl	8000cbc <__aeabi_i2f>
 80010a2:	4606      	mov	r6, r0
 80010a4:	4629      	mov	r1, r5
 80010a6:	f7ff fd53 	bl	8000b50 <__aeabi_fsub>
 80010aa:	f7ff fe5b 	bl	8000d64 <__aeabi_f2iz>
 80010ae:	4604      	mov	r4, r0
 80010b0:	4b30      	ldr	r3, [pc, #192]	@ (8001174 <PID_Linefollow+0x1ec>)
 80010b2:	6018      	str	r0, [r3, #0]
    rsp = lfspeed + PIDvalue;
 80010b4:	4629      	mov	r1, r5
 80010b6:	4630      	mov	r0, r6
 80010b8:	f7ff fd4c 	bl	8000b54 <__addsf3>
 80010bc:	f7ff fe52 	bl	8000d64 <__aeabi_f2iz>
 80010c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001178 <PID_Linefollow+0x1f0>)
 80010c2:	6018      	str	r0, [r3, #0]

    if (lsp > MAX_SPEED) {
 80010c4:	f5b4 7f2f 	cmp.w	r4, #700	@ 0x2bc
 80010c8:	dd03      	ble.n	80010d2 <PID_Linefollow+0x14a>
      lsp = MAX_SPEED;
 80010ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001174 <PID_Linefollow+0x1ec>)
 80010cc:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 80010d0:	601a      	str	r2, [r3, #0]
    }
    if (lsp < -MAX_SPEED) {
 80010d2:	4b28      	ldr	r3, [pc, #160]	@ (8001174 <PID_Linefollow+0x1ec>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f513 7f2f 	cmn.w	r3, #700	@ 0x2bc
 80010da:	da02      	bge.n	80010e2 <PID_Linefollow+0x15a>
      lsp = -MAX_SPEED;
 80010dc:	4b25      	ldr	r3, [pc, #148]	@ (8001174 <PID_Linefollow+0x1ec>)
 80010de:	4a27      	ldr	r2, [pc, #156]	@ (800117c <PID_Linefollow+0x1f4>)
 80010e0:	601a      	str	r2, [r3, #0]
    }
    
    if (rsp > MAX_SPEED) {
 80010e2:	f5b0 7f2f 	cmp.w	r0, #700	@ 0x2bc
 80010e6:	dd03      	ble.n	80010f0 <PID_Linefollow+0x168>
      rsp = MAX_SPEED;
 80010e8:	4b23      	ldr	r3, [pc, #140]	@ (8001178 <PID_Linefollow+0x1f0>)
 80010ea:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 80010ee:	601a      	str	r2, [r3, #0]
    }
    if (rsp < -MAX_SPEED) {
 80010f0:	4b21      	ldr	r3, [pc, #132]	@ (8001178 <PID_Linefollow+0x1f0>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f513 7f2f 	cmn.w	r3, #700	@ 0x2bc
 80010f8:	da02      	bge.n	8001100 <PID_Linefollow+0x178>
      rsp = -MAX_SPEED;
 80010fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001178 <PID_Linefollow+0x1f0>)
 80010fc:	4a1f      	ldr	r2, [pc, #124]	@ (800117c <PID_Linefollow+0x1f4>)
 80010fe:	601a      	str	r2, [r3, #0]
    }

    bool dir_a, dir_b;
    dir_a = rsp > 0 ? FORWARD : BACKWARD;
 8001100:	4b1d      	ldr	r3, [pc, #116]	@ (8001178 <PID_Linefollow+0x1f0>)
 8001102:	681a      	ldr	r2, [r3, #0]
    dir_b = lsp > 0 ? FORWARD : BACKWARD;
 8001104:	4b1b      	ldr	r3, [pc, #108]	@ (8001174 <PID_Linefollow+0x1ec>)
 8001106:	681b      	ldr	r3, [r3, #0]

    M_SetSpeed(abs(rsp), abs(lsp), dir_a, dir_b);
 8001108:	ea82 70e2 	eor.w	r0, r2, r2, asr #31
 800110c:	eba0 70e2 	sub.w	r0, r0, r2, asr #31
 8001110:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 8001114:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8001118:	2b00      	cmp	r3, #0
 800111a:	bfd4      	ite	le
 800111c:	2300      	movle	r3, #0
 800111e:	2301      	movgt	r3, #1
 8001120:	2a00      	cmp	r2, #0
 8001122:	bfd4      	ite	le
 8001124:	2200      	movle	r2, #0
 8001126:	2201      	movgt	r2, #1
 8001128:	b289      	uxth	r1, r1
 800112a:	b280      	uxth	r0, r0
 800112c:	f000 faf0 	bl	8001710 <M_SetSpeed>
}
 8001130:	b003      	add	sp, #12
 8001132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001136:	bf00      	nop
 8001138:	20000098 	.word	0x20000098
 800113c:	20000090 	.word	0x20000090
 8001140:	2000008c 	.word	0x2000008c
 8001144:	20000094 	.word	0x20000094
 8001148:	200000b4 	.word	0x200000b4
 800114c:	20000006 	.word	0x20000006
 8001150:	40240000 	.word	0x40240000
 8001154:	200000a8 	.word	0x200000a8
 8001158:	200000b0 	.word	0x200000b0
 800115c:	20000005 	.word	0x20000005
 8001160:	200000a4 	.word	0x200000a4
 8001164:	200000ac 	.word	0x200000ac
 8001168:	20000004 	.word	0x20000004
 800116c:	200000a0 	.word	0x200000a0
 8001170:	20000000 	.word	0x20000000
 8001174:	20000084 	.word	0x20000084
 8001178:	20000080 	.word	0x20000080
 800117c:	fffffd44 	.word	0xfffffd44

08001180 <Normalize_Sensors>:


uint16_t Normalize_Sensors(uint16_t raw, uint8_t i) {
    if (BLACK[i] == WHITE[i]) return 0; // avoid div by 0
 8001180:	4b0d      	ldr	r3, [pc, #52]	@ (80011b8 <Normalize_Sensors+0x38>)
 8001182:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001186:	4a0d      	ldr	r2, [pc, #52]	@ (80011bc <Normalize_Sensors+0x3c>)
 8001188:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800118c:	4293      	cmp	r3, r2
 800118e:	d011      	beq.n	80011b4 <Normalize_Sensors+0x34>

    int32_t val = ((int32_t)(raw - WHITE[i]) * 1000) / (BLACK[i] - WHITE[i]);
 8001190:	1a80      	subs	r0, r0, r2
 8001192:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001196:	fb01 f000 	mul.w	r0, r1, r0
 800119a:	1a9b      	subs	r3, r3, r2
 800119c:	fb90 f0f3 	sdiv	r0, r0, r3

    if (val < 0) val = 0;
 80011a0:	2800      	cmp	r0, #0
 80011a2:	db04      	blt.n	80011ae <Normalize_Sensors+0x2e>
    if (val > 1000) val = 1000;
 80011a4:	4288      	cmp	r0, r1
 80011a6:	dd03      	ble.n	80011b0 <Normalize_Sensors+0x30>
 80011a8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011ac:	e000      	b.n	80011b0 <Normalize_Sensors+0x30>
    if (val < 0) val = 0;
 80011ae:	2000      	movs	r0, #0

    return (uint16_t)val;
 80011b0:	b280      	uxth	r0, r0
 80011b2:	4770      	bx	lr
    if (BLACK[i] == WHITE[i]) return 0; // avoid div by 0
 80011b4:	2000      	movs	r0, #0
}
 80011b6:	4770      	bx	lr
 80011b8:	08004410 	.word	0x08004410
 80011bc:	08004420 	.word	0x08004420

080011c0 <Read_Line>:
uint32_t Read_Line(void){
 80011c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    for (uint8_t i = 0; i < 8; i++) {
 80011c2:	2400      	movs	r4, #0
    uint32_t sum = 0;
 80011c4:	4626      	mov	r6, r4
    uint32_t avg = 0;
 80011c6:	4627      	mov	r7, r4
    for (uint8_t i = 0; i < 8; i++) {
 80011c8:	e00e      	b.n	80011e8 <Read_Line+0x28>
        uint16_t value = Normalize_Sensors(adc_buffer[i+1], i);  // ADC value for sensor i
 80011ca:	1c65      	adds	r5, r4, #1
 80011cc:	4621      	mov	r1, r4
 80011ce:	4b0a      	ldr	r3, [pc, #40]	@ (80011f8 <Read_Line+0x38>)
 80011d0:	f833 0025 	ldrh.w	r0, [r3, r5, lsl #2]
 80011d4:	f7ff ffd4 	bl	8001180 <Normalize_Sensors>
        avg += (uint32_t)value * (i * 1000);
 80011d8:	fb00 f404 	mul.w	r4, r0, r4
 80011dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011e0:	fb03 7704 	mla	r7, r3, r4, r7
        sum += value;
 80011e4:	4406      	add	r6, r0
    for (uint8_t i = 0; i < 8; i++) {
 80011e6:	b2ec      	uxtb	r4, r5
 80011e8:	2c07      	cmp	r4, #7
 80011ea:	d9ee      	bls.n	80011ca <Read_Line+0xa>
    if (sum == 0) return 0;  // no line detected
 80011ec:	b10e      	cbz	r6, 80011f2 <Read_Line+0x32>
    return avg / sum;        // 0  7000
 80011ee:	fbb7 f6f6 	udiv	r6, r7, r6
}
 80011f2:	4630      	mov	r0, r6
 80011f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011f6:	bf00      	nop
 80011f8:	200000b8 	.word	0x200000b8

080011fc <Robot_Control>:
void Robot_Control(void){
 80011fc:	b508      	push	{r3, lr}
  position = Read_Line();
 80011fe:	f7ff ffdf 	bl	80011c0 <Read_Line>
 8001202:	4b30      	ldr	r3, [pc, #192]	@ (80012c4 <Robot_Control+0xc8>)
 8001204:	8018      	strh	r0, [r3, #0]
  error = 3500 - position;
 8001206:	b283      	uxth	r3, r0
 8001208:	f5c3 635a 	rsb	r3, r3, #3488	@ 0xda0
 800120c:	330c      	adds	r3, #12
 800120e:	4a2e      	ldr	r2, [pc, #184]	@ (80012c8 <Robot_Control+0xcc>)
 8001210:	6013      	str	r3, [r2, #0]
  while(adc_buffer[1]>BLACK[0]*0.85&&adc_buffer[2]>BLACK[1]*0.85&&adc_buffer[3]>BLACK[2]*0.85&&adc_buffer[4]>BLACK[3]*0.85&&adc_buffer[5]>BLACK[4]*0.85&&adc_buffer[6]>BLACK[5]*0.85&&adc_buffer[7]>BLACK[6]*0.85&&adc_buffer[8]>BLACK[7]*0.85){
 8001212:	e016      	b.n	8001242 <Robot_Control+0x46>
      M_SetSpeed(0.7*MAX_SPEED, 0.7*MAX_SPEED, FORWARD, BACKWARD);
 8001214:	2300      	movs	r3, #0
 8001216:	2201      	movs	r2, #1
 8001218:	f240 11e9 	movw	r1, #489	@ 0x1e9
 800121c:	4608      	mov	r0, r1
 800121e:	f000 fa77 	bl	8001710 <M_SetSpeed>
    adc_done_flag = false;
 8001222:	4b2a      	ldr	r3, [pc, #168]	@ (80012cc <Robot_Control+0xd0>)
 8001224:	2200      	movs	r2, #0
 8001226:	701a      	strb	r2, [r3, #0]
    HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 8001228:	2209      	movs	r2, #9
 800122a:	4929      	ldr	r1, [pc, #164]	@ (80012d0 <Robot_Control+0xd4>)
 800122c:	4829      	ldr	r0, [pc, #164]	@ (80012d4 <Robot_Control+0xd8>)
 800122e:	f000 fc8d 	bl	8001b4c <HAL_ADC_Start_DMA>
    while(!adc_done_flag);
 8001232:	4b26      	ldr	r3, [pc, #152]	@ (80012cc <Robot_Control+0xd0>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d0fb      	beq.n	8001232 <Robot_Control+0x36>
    position = Read_Line();
 800123a:	f7ff ffc1 	bl	80011c0 <Read_Line>
 800123e:	4b21      	ldr	r3, [pc, #132]	@ (80012c4 <Robot_Control+0xc8>)
 8001240:	8018      	strh	r0, [r3, #0]
  while(adc_buffer[1]>BLACK[0]*0.85&&adc_buffer[2]>BLACK[1]*0.85&&adc_buffer[3]>BLACK[2]*0.85&&adc_buffer[4]>BLACK[3]*0.85&&adc_buffer[5]>BLACK[4]*0.85&&adc_buffer[6]>BLACK[5]*0.85&&adc_buffer[7]>BLACK[6]*0.85&&adc_buffer[8]>BLACK[7]*0.85){
 8001242:	4b23      	ldr	r3, [pc, #140]	@ (80012d0 <Robot_Control+0xd4>)
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	f640 43e9 	movw	r3, #3305	@ 0xce9
 800124a:	429a      	cmp	r2, r3
 800124c:	d935      	bls.n	80012ba <Robot_Control+0xbe>
 800124e:	4b20      	ldr	r3, [pc, #128]	@ (80012d0 <Robot_Control+0xd4>)
 8001250:	689a      	ldr	r2, [r3, #8]
 8001252:	f640 530d 	movw	r3, #3341	@ 0xd0d
 8001256:	429a      	cmp	r2, r3
 8001258:	d92f      	bls.n	80012ba <Robot_Control+0xbe>
 800125a:	4b1d      	ldr	r3, [pc, #116]	@ (80012d0 <Robot_Control+0xd4>)
 800125c:	68da      	ldr	r2, [r3, #12]
 800125e:	f640 43f8 	movw	r3, #3320	@ 0xcf8
 8001262:	429a      	cmp	r2, r3
 8001264:	d929      	bls.n	80012ba <Robot_Control+0xbe>
 8001266:	4b1a      	ldr	r3, [pc, #104]	@ (80012d0 <Robot_Control+0xd4>)
 8001268:	691a      	ldr	r2, [r3, #16]
 800126a:	f640 5302 	movw	r3, #3330	@ 0xd02
 800126e:	429a      	cmp	r2, r3
 8001270:	d923      	bls.n	80012ba <Robot_Control+0xbe>
 8001272:	4b17      	ldr	r3, [pc, #92]	@ (80012d0 <Robot_Control+0xd4>)
 8001274:	695a      	ldr	r2, [r3, #20]
 8001276:	f640 530a 	movw	r3, #3338	@ 0xd0a
 800127a:	429a      	cmp	r2, r3
 800127c:	d91d      	bls.n	80012ba <Robot_Control+0xbe>
 800127e:	4b14      	ldr	r3, [pc, #80]	@ (80012d0 <Robot_Control+0xd4>)
 8001280:	699a      	ldr	r2, [r3, #24]
 8001282:	f640 5311 	movw	r3, #3345	@ 0xd11
 8001286:	429a      	cmp	r2, r3
 8001288:	d917      	bls.n	80012ba <Robot_Control+0xbe>
 800128a:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <Robot_Control+0xd4>)
 800128c:	69da      	ldr	r2, [r3, #28]
 800128e:	f640 530e 	movw	r3, #3342	@ 0xd0e
 8001292:	429a      	cmp	r2, r3
 8001294:	d911      	bls.n	80012ba <Robot_Control+0xbe>
 8001296:	4b0e      	ldr	r3, [pc, #56]	@ (80012d0 <Robot_Control+0xd4>)
 8001298:	6a1a      	ldr	r2, [r3, #32]
 800129a:	f640 5314 	movw	r3, #3348	@ 0xd14
 800129e:	429a      	cmp	r2, r3
 80012a0:	d90b      	bls.n	80012ba <Robot_Control+0xbe>
    if(previousError>0){      
 80012a2:	4b0d      	ldr	r3, [pc, #52]	@ (80012d8 <Robot_Control+0xdc>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	ddb4      	ble.n	8001214 <Robot_Control+0x18>
      M_SetSpeed(0.7*MAX_SPEED, 0.7*MAX_SPEED, BACKWARD, FORWARD);
 80012aa:	2301      	movs	r3, #1
 80012ac:	2200      	movs	r2, #0
 80012ae:	f240 11e9 	movw	r1, #489	@ 0x1e9
 80012b2:	4608      	mov	r0, r1
 80012b4:	f000 fa2c 	bl	8001710 <M_SetSpeed>
 80012b8:	e7b3      	b.n	8001222 <Robot_Control+0x26>
  PID_Linefollow(error);
 80012ba:	4b03      	ldr	r3, [pc, #12]	@ (80012c8 <Robot_Control+0xcc>)
 80012bc:	6818      	ldr	r0, [r3, #0]
 80012be:	f7ff fe63 	bl	8000f88 <PID_Linefollow>
}
 80012c2:	bd08      	pop	{r3, pc}
 80012c4:	2000009c 	.word	0x2000009c
 80012c8:	20000088 	.word	0x20000088
 80012cc:	2000007c 	.word	0x2000007c
 80012d0:	200000b8 	.word	0x200000b8
 80012d4:	200001b0 	.word	0x200001b0
 80012d8:	2000008c 	.word	0x2000008c

080012dc <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012dc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012de:	e7fe      	b.n	80012de <Error_Handler+0x2>

080012e0 <MX_ADC1_Init>:
{
 80012e0:	b500      	push	{lr}
 80012e2:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80012e4:	2300      	movs	r3, #0
 80012e6:	9301      	str	r3, [sp, #4]
 80012e8:	9302      	str	r3, [sp, #8]
 80012ea:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 80012ec:	483b      	ldr	r0, [pc, #236]	@ (80013dc <MX_ADC1_Init+0xfc>)
 80012ee:	4a3c      	ldr	r2, [pc, #240]	@ (80013e0 <MX_ADC1_Init+0x100>)
 80012f0:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012f6:	6082      	str	r2, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012f8:	7303      	strb	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012fa:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012fc:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001300:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001302:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 9;
 8001304:	2309      	movs	r3, #9
 8001306:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001308:	f000 fcb8 	bl	8001c7c <HAL_ADC_Init>
 800130c:	2800      	cmp	r0, #0
 800130e:	d150      	bne.n	80013b2 <MX_ADC1_Init+0xd2>
  sConfig.Channel = ADC_CHANNEL_1;
 8001310:	2301      	movs	r3, #1
 8001312:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001314:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8001316:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001318:	a901      	add	r1, sp, #4
 800131a:	4830      	ldr	r0, [pc, #192]	@ (80013dc <MX_ADC1_Init+0xfc>)
 800131c:	f000 fb32 	bl	8001984 <HAL_ADC_ConfigChannel>
 8001320:	2800      	cmp	r0, #0
 8001322:	d148      	bne.n	80013b6 <MX_ADC1_Init+0xd6>
  sConfig.Channel = ADC_CHANNEL_2;
 8001324:	2302      	movs	r3, #2
 8001326:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001328:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800132a:	a901      	add	r1, sp, #4
 800132c:	482b      	ldr	r0, [pc, #172]	@ (80013dc <MX_ADC1_Init+0xfc>)
 800132e:	f000 fb29 	bl	8001984 <HAL_ADC_ConfigChannel>
 8001332:	2800      	cmp	r0, #0
 8001334:	d141      	bne.n	80013ba <MX_ADC1_Init+0xda>
  sConfig.Channel = ADC_CHANNEL_3;
 8001336:	2303      	movs	r3, #3
 8001338:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800133a:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133c:	a901      	add	r1, sp, #4
 800133e:	4827      	ldr	r0, [pc, #156]	@ (80013dc <MX_ADC1_Init+0xfc>)
 8001340:	f000 fb20 	bl	8001984 <HAL_ADC_ConfigChannel>
 8001344:	2800      	cmp	r0, #0
 8001346:	d13a      	bne.n	80013be <MX_ADC1_Init+0xde>
  sConfig.Channel = ADC_CHANNEL_4;
 8001348:	2304      	movs	r3, #4
 800134a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800134c:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134e:	eb0d 0103 	add.w	r1, sp, r3
 8001352:	4822      	ldr	r0, [pc, #136]	@ (80013dc <MX_ADC1_Init+0xfc>)
 8001354:	f000 fb16 	bl	8001984 <HAL_ADC_ConfigChannel>
 8001358:	2800      	cmp	r0, #0
 800135a:	d132      	bne.n	80013c2 <MX_ADC1_Init+0xe2>
  sConfig.Channel = ADC_CHANNEL_5;
 800135c:	2305      	movs	r3, #5
 800135e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001360:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001362:	a901      	add	r1, sp, #4
 8001364:	481d      	ldr	r0, [pc, #116]	@ (80013dc <MX_ADC1_Init+0xfc>)
 8001366:	f000 fb0d 	bl	8001984 <HAL_ADC_ConfigChannel>
 800136a:	bb60      	cbnz	r0, 80013c6 <MX_ADC1_Init+0xe6>
  sConfig.Channel = ADC_CHANNEL_6;
 800136c:	2306      	movs	r3, #6
 800136e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001370:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001372:	a901      	add	r1, sp, #4
 8001374:	4819      	ldr	r0, [pc, #100]	@ (80013dc <MX_ADC1_Init+0xfc>)
 8001376:	f000 fb05 	bl	8001984 <HAL_ADC_ConfigChannel>
 800137a:	bb30      	cbnz	r0, 80013ca <MX_ADC1_Init+0xea>
  sConfig.Channel = ADC_CHANNEL_7;
 800137c:	2307      	movs	r3, #7
 800137e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001380:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001382:	a901      	add	r1, sp, #4
 8001384:	4815      	ldr	r0, [pc, #84]	@ (80013dc <MX_ADC1_Init+0xfc>)
 8001386:	f000 fafd 	bl	8001984 <HAL_ADC_ConfigChannel>
 800138a:	bb00      	cbnz	r0, 80013ce <MX_ADC1_Init+0xee>
  sConfig.Channel = ADC_CHANNEL_8;
 800138c:	2308      	movs	r3, #8
 800138e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8001390:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001392:	a901      	add	r1, sp, #4
 8001394:	4811      	ldr	r0, [pc, #68]	@ (80013dc <MX_ADC1_Init+0xfc>)
 8001396:	f000 faf5 	bl	8001984 <HAL_ADC_ConfigChannel>
 800139a:	b9d0      	cbnz	r0, 80013d2 <MX_ADC1_Init+0xf2>
  sConfig.Channel = ADC_CHANNEL_9;
 800139c:	2309      	movs	r3, #9
 800139e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80013a0:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013a2:	a901      	add	r1, sp, #4
 80013a4:	480d      	ldr	r0, [pc, #52]	@ (80013dc <MX_ADC1_Init+0xfc>)
 80013a6:	f000 faed 	bl	8001984 <HAL_ADC_ConfigChannel>
 80013aa:	b9a0      	cbnz	r0, 80013d6 <MX_ADC1_Init+0xf6>
}
 80013ac:	b005      	add	sp, #20
 80013ae:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80013b2:	f7ff ff93 	bl	80012dc <Error_Handler>
    Error_Handler();
 80013b6:	f7ff ff91 	bl	80012dc <Error_Handler>
    Error_Handler();
 80013ba:	f7ff ff8f 	bl	80012dc <Error_Handler>
    Error_Handler();
 80013be:	f7ff ff8d 	bl	80012dc <Error_Handler>
    Error_Handler();
 80013c2:	f7ff ff8b 	bl	80012dc <Error_Handler>
    Error_Handler();
 80013c6:	f7ff ff89 	bl	80012dc <Error_Handler>
    Error_Handler();
 80013ca:	f7ff ff87 	bl	80012dc <Error_Handler>
    Error_Handler();
 80013ce:	f7ff ff85 	bl	80012dc <Error_Handler>
    Error_Handler();
 80013d2:	f7ff ff83 	bl	80012dc <Error_Handler>
    Error_Handler();
 80013d6:	f7ff ff81 	bl	80012dc <Error_Handler>
 80013da:	bf00      	nop
 80013dc:	200001b0 	.word	0x200001b0
 80013e0:	40012400 	.word	0x40012400

080013e4 <MX_TIM1_Init>:
{
 80013e4:	b510      	push	{r4, lr}
 80013e6:	b096      	sub	sp, #88	@ 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013e8:	2400      	movs	r4, #0
 80013ea:	9412      	str	r4, [sp, #72]	@ 0x48
 80013ec:	9413      	str	r4, [sp, #76]	@ 0x4c
 80013ee:	9414      	str	r4, [sp, #80]	@ 0x50
 80013f0:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f2:	9410      	str	r4, [sp, #64]	@ 0x40
 80013f4:	9411      	str	r4, [sp, #68]	@ 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80013f8:	940a      	str	r4, [sp, #40]	@ 0x28
 80013fa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80013fc:	940c      	str	r4, [sp, #48]	@ 0x30
 80013fe:	940d      	str	r4, [sp, #52]	@ 0x34
 8001400:	940e      	str	r4, [sp, #56]	@ 0x38
 8001402:	940f      	str	r4, [sp, #60]	@ 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001404:	2220      	movs	r2, #32
 8001406:	4621      	mov	r1, r4
 8001408:	a801      	add	r0, sp, #4
 800140a:	f001 ffc8 	bl	800339e <memset>
  htim1.Instance = TIM1;
 800140e:	482e      	ldr	r0, [pc, #184]	@ (80014c8 <MX_TIM1_Init+0xe4>)
 8001410:	4b2e      	ldr	r3, [pc, #184]	@ (80014cc <MX_TIM1_Init+0xe8>)
 8001412:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8001414:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001416:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 799;
 8001418:	f240 331f 	movw	r3, #799	@ 0x31f
 800141c:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800141e:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001420:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001422:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001424:	f001 fcfe 	bl	8002e24 <HAL_TIM_Base_Init>
 8001428:	2800      	cmp	r0, #0
 800142a:	d13e      	bne.n	80014aa <MX_TIM1_Init+0xc6>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800142c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001430:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001432:	a912      	add	r1, sp, #72	@ 0x48
 8001434:	4824      	ldr	r0, [pc, #144]	@ (80014c8 <MX_TIM1_Init+0xe4>)
 8001436:	f001 fe03 	bl	8003040 <HAL_TIM_ConfigClockSource>
 800143a:	2800      	cmp	r0, #0
 800143c:	d137      	bne.n	80014ae <MX_TIM1_Init+0xca>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800143e:	4822      	ldr	r0, [pc, #136]	@ (80014c8 <MX_TIM1_Init+0xe4>)
 8001440:	f001 fd1c 	bl	8002e7c <HAL_TIM_PWM_Init>
 8001444:	2800      	cmp	r0, #0
 8001446:	d134      	bne.n	80014b2 <MX_TIM1_Init+0xce>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001448:	2300      	movs	r3, #0
 800144a:	9310      	str	r3, [sp, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800144c:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800144e:	a910      	add	r1, sp, #64	@ 0x40
 8001450:	481d      	ldr	r0, [pc, #116]	@ (80014c8 <MX_TIM1_Init+0xe4>)
 8001452:	f001 fefd 	bl	8003250 <HAL_TIMEx_MasterConfigSynchronization>
 8001456:	2800      	cmp	r0, #0
 8001458:	d12d      	bne.n	80014b6 <MX_TIM1_Init+0xd2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800145a:	2360      	movs	r3, #96	@ 0x60
 800145c:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800145e:	2200      	movs	r2, #0
 8001460:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001462:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001464:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001466:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001468:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800146a:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800146c:	a909      	add	r1, sp, #36	@ 0x24
 800146e:	4816      	ldr	r0, [pc, #88]	@ (80014c8 <MX_TIM1_Init+0xe4>)
 8001470:	f001 fd6c 	bl	8002f4c <HAL_TIM_PWM_ConfigChannel>
 8001474:	bb08      	cbnz	r0, 80014ba <MX_TIM1_Init+0xd6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001476:	2204      	movs	r2, #4
 8001478:	a909      	add	r1, sp, #36	@ 0x24
 800147a:	4813      	ldr	r0, [pc, #76]	@ (80014c8 <MX_TIM1_Init+0xe4>)
 800147c:	f001 fd66 	bl	8002f4c <HAL_TIM_PWM_ConfigChannel>
 8001480:	b9e8      	cbnz	r0, 80014be <MX_TIM1_Init+0xda>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001486:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001488:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800148a:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800148c:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800148e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001492:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001494:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001496:	a901      	add	r1, sp, #4
 8001498:	480b      	ldr	r0, [pc, #44]	@ (80014c8 <MX_TIM1_Init+0xe4>)
 800149a:	f001 ff13 	bl	80032c4 <HAL_TIMEx_ConfigBreakDeadTime>
 800149e:	b980      	cbnz	r0, 80014c2 <MX_TIM1_Init+0xde>
  HAL_TIM_MspPostInit(&htim1);
 80014a0:	4809      	ldr	r0, [pc, #36]	@ (80014c8 <MX_TIM1_Init+0xe4>)
 80014a2:	f000 ffd7 	bl	8002454 <HAL_TIM_MspPostInit>
}
 80014a6:	b016      	add	sp, #88	@ 0x58
 80014a8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80014aa:	f7ff ff17 	bl	80012dc <Error_Handler>
    Error_Handler();
 80014ae:	f7ff ff15 	bl	80012dc <Error_Handler>
    Error_Handler();
 80014b2:	f7ff ff13 	bl	80012dc <Error_Handler>
    Error_Handler();
 80014b6:	f7ff ff11 	bl	80012dc <Error_Handler>
    Error_Handler();
 80014ba:	f7ff ff0f 	bl	80012dc <Error_Handler>
    Error_Handler();
 80014be:	f7ff ff0d 	bl	80012dc <Error_Handler>
    Error_Handler();
 80014c2:	f7ff ff0b 	bl	80012dc <Error_Handler>
 80014c6:	bf00      	nop
 80014c8:	20000124 	.word	0x20000124
 80014cc:	40012c00 	.word	0x40012c00

080014d0 <MX_TIM2_Init>:
{
 80014d0:	b500      	push	{lr}
 80014d2:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014d4:	2300      	movs	r3, #0
 80014d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80014d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80014da:	930c      	str	r3, [sp, #48]	@ 0x30
 80014dc:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014de:	9308      	str	r3, [sp, #32]
 80014e0:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014e2:	9301      	str	r3, [sp, #4]
 80014e4:	9302      	str	r3, [sp, #8]
 80014e6:	9303      	str	r3, [sp, #12]
 80014e8:	9304      	str	r3, [sp, #16]
 80014ea:	9305      	str	r3, [sp, #20]
 80014ec:	9306      	str	r3, [sp, #24]
 80014ee:	9307      	str	r3, [sp, #28]
  htim2.Instance = TIM2;
 80014f0:	4822      	ldr	r0, [pc, #136]	@ (800157c <MX_TIM2_Init+0xac>)
 80014f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014f6:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 80014f8:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fa:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 799;
 80014fc:	f240 321f 	movw	r2, #799	@ 0x31f
 8001500:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001502:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001504:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001506:	f001 fc8d 	bl	8002e24 <HAL_TIM_Base_Init>
 800150a:	bb58      	cbnz	r0, 8001564 <MX_TIM2_Init+0x94>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800150c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001510:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001512:	a90a      	add	r1, sp, #40	@ 0x28
 8001514:	4819      	ldr	r0, [pc, #100]	@ (800157c <MX_TIM2_Init+0xac>)
 8001516:	f001 fd93 	bl	8003040 <HAL_TIM_ConfigClockSource>
 800151a:	bb28      	cbnz	r0, 8001568 <MX_TIM2_Init+0x98>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800151c:	4817      	ldr	r0, [pc, #92]	@ (800157c <MX_TIM2_Init+0xac>)
 800151e:	f001 fcad 	bl	8002e7c <HAL_TIM_PWM_Init>
 8001522:	bb18      	cbnz	r0, 800156c <MX_TIM2_Init+0x9c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001524:	2300      	movs	r3, #0
 8001526:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001528:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800152a:	a908      	add	r1, sp, #32
 800152c:	4813      	ldr	r0, [pc, #76]	@ (800157c <MX_TIM2_Init+0xac>)
 800152e:	f001 fe8f 	bl	8003250 <HAL_TIMEx_MasterConfigSynchronization>
 8001532:	b9e8      	cbnz	r0, 8001570 <MX_TIM2_Init+0xa0>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001534:	2360      	movs	r3, #96	@ 0x60
 8001536:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8001538:	2200      	movs	r2, #0
 800153a:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800153c:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800153e:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001540:	a901      	add	r1, sp, #4
 8001542:	480e      	ldr	r0, [pc, #56]	@ (800157c <MX_TIM2_Init+0xac>)
 8001544:	f001 fd02 	bl	8002f4c <HAL_TIM_PWM_ConfigChannel>
 8001548:	b9a0      	cbnz	r0, 8001574 <MX_TIM2_Init+0xa4>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800154a:	2204      	movs	r2, #4
 800154c:	eb0d 0102 	add.w	r1, sp, r2
 8001550:	480a      	ldr	r0, [pc, #40]	@ (800157c <MX_TIM2_Init+0xac>)
 8001552:	f001 fcfb 	bl	8002f4c <HAL_TIM_PWM_ConfigChannel>
 8001556:	b978      	cbnz	r0, 8001578 <MX_TIM2_Init+0xa8>
  HAL_TIM_MspPostInit(&htim2);
 8001558:	4808      	ldr	r0, [pc, #32]	@ (800157c <MX_TIM2_Init+0xac>)
 800155a:	f000 ff7b 	bl	8002454 <HAL_TIM_MspPostInit>
}
 800155e:	b00f      	add	sp, #60	@ 0x3c
 8001560:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001564:	f7ff feba 	bl	80012dc <Error_Handler>
    Error_Handler();
 8001568:	f7ff feb8 	bl	80012dc <Error_Handler>
    Error_Handler();
 800156c:	f7ff feb6 	bl	80012dc <Error_Handler>
    Error_Handler();
 8001570:	f7ff feb4 	bl	80012dc <Error_Handler>
    Error_Handler();
 8001574:	f7ff feb2 	bl	80012dc <Error_Handler>
    Error_Handler();
 8001578:	f7ff feb0 	bl	80012dc <Error_Handler>
 800157c:	200000dc 	.word	0x200000dc

08001580 <SystemClock_Config>:
{
 8001580:	b510      	push	{r4, lr}
 8001582:	b092      	sub	sp, #72	@ 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001584:	ac08      	add	r4, sp, #32
 8001586:	2228      	movs	r2, #40	@ 0x28
 8001588:	2100      	movs	r1, #0
 800158a:	4620      	mov	r0, r4
 800158c:	f001 ff07 	bl	800339e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001590:	2300      	movs	r3, #0
 8001592:	9303      	str	r3, [sp, #12]
 8001594:	9304      	str	r3, [sp, #16]
 8001596:	9305      	str	r3, [sp, #20]
 8001598:	9306      	str	r3, [sp, #24]
 800159a:	9307      	str	r3, [sp, #28]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	9301      	str	r3, [sp, #4]
 80015a0:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015a2:	2302      	movs	r3, #2
 80015a4:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a6:	2201      	movs	r2, #1
 80015a8:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015aa:	2210      	movs	r2, #16
 80015ac:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015ae:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80015b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80015b4:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015b6:	4620      	mov	r0, r4
 80015b8:	f000 ffc2 	bl	8002540 <HAL_RCC_OscConfig>
 80015bc:	b9a8      	cbnz	r0, 80015ea <SystemClock_Config+0x6a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015be:	230f      	movs	r3, #15
 80015c0:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015c2:	2302      	movs	r3, #2
 80015c4:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015c6:	2100      	movs	r1, #0
 80015c8:	9105      	str	r1, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015ca:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015cc:	9107      	str	r1, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015ce:	a803      	add	r0, sp, #12
 80015d0:	f001 f9e8 	bl	80029a4 <HAL_RCC_ClockConfig>
 80015d4:	b958      	cbnz	r0, 80015ee <SystemClock_Config+0x6e>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80015d6:	2302      	movs	r3, #2
 80015d8:	9300      	str	r3, [sp, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80015da:	2300      	movs	r3, #0
 80015dc:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015de:	4668      	mov	r0, sp
 80015e0:	f001 fa6a 	bl	8002ab8 <HAL_RCCEx_PeriphCLKConfig>
 80015e4:	b928      	cbnz	r0, 80015f2 <SystemClock_Config+0x72>
}
 80015e6:	b012      	add	sp, #72	@ 0x48
 80015e8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80015ea:	f7ff fe77 	bl	80012dc <Error_Handler>
    Error_Handler();
 80015ee:	f7ff fe75 	bl	80012dc <Error_Handler>
    Error_Handler();
 80015f2:	f7ff fe73 	bl	80012dc <Error_Handler>
	...

080015f8 <main>:
{
 80015f8:	b508      	push	{r3, lr}
  HAL_Init();
 80015fa:	f000 f8d1 	bl	80017a0 <HAL_Init>
  SystemClock_Config();
 80015fe:	f7ff ffbf 	bl	8001580 <SystemClock_Config>
  MX_GPIO_Init();
 8001602:	f7ff fc1b 	bl	8000e3c <MX_GPIO_Init>
  MX_DMA_Init();
 8001606:	f7ff fc61 	bl	8000ecc <MX_DMA_Init>
  MX_ADC1_Init();
 800160a:	f7ff fe69 	bl	80012e0 <MX_ADC1_Init>
  MX_TIM1_Init();
 800160e:	f7ff fee9 	bl	80013e4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001612:	f7ff ff5d 	bl	80014d0 <MX_TIM2_Init>
  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_SET);
 8001616:	4c1c      	ldr	r4, [pc, #112]	@ (8001688 <main+0x90>)
 8001618:	2201      	movs	r2, #1
 800161a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800161e:	4620      	mov	r0, r4
 8001620:	f000 fe61 	bl	80022e6 <HAL_GPIO_WritePin>
  HAL_Delay(300);
 8001624:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001628:	f000 f8d8 	bl	80017dc <HAL_Delay>
  HAL_GPIO_WritePin(BUZZ_GPIO_Port, BUZZ_Pin, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001632:	4620      	mov	r0, r4
 8001634:	f000 fe57 	bl	80022e6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_ON_GPIO_Port, LED_ON_Pin, GPIO_PIN_SET);
 8001638:	2201      	movs	r2, #1
 800163a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800163e:	4620      	mov	r0, r4
 8001640:	f000 fe51 	bl	80022e6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IR_EN_GPIO_Port, IR_EN_Pin, GPIO_PIN_SET);
 8001644:	2201      	movs	r2, #1
 8001646:	2120      	movs	r1, #32
 8001648:	4620      	mov	r0, r4
 800164a:	f000 fe4c 	bl	80022e6 <HAL_GPIO_WritePin>
  HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 800164e:	2209      	movs	r2, #9
 8001650:	490e      	ldr	r1, [pc, #56]	@ (800168c <main+0x94>)
 8001652:	480f      	ldr	r0, [pc, #60]	@ (8001690 <main+0x98>)
 8001654:	f000 fa7a 	bl	8001b4c <HAL_ADC_Start_DMA>
  M_Init();
 8001658:	f000 f820 	bl	800169c <M_Init>
  while(!HAL_GPIO_ReadPin(BTT_ON_GPIO_Port, BTT_ON_Pin));
 800165c:	2101      	movs	r1, #1
 800165e:	480d      	ldr	r0, [pc, #52]	@ (8001694 <main+0x9c>)
 8001660:	f000 fe3a 	bl	80022d8 <HAL_GPIO_ReadPin>
 8001664:	2800      	cmp	r0, #0
 8001666:	d0f9      	beq.n	800165c <main+0x64>
    if(adc_done_flag){
 8001668:	4b0b      	ldr	r3, [pc, #44]	@ (8001698 <main+0xa0>)
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d0fb      	beq.n	8001668 <main+0x70>
      adc_done_flag = false;
 8001670:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <main+0xa0>)
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
      Robot_Control();
 8001676:	f7ff fdc1 	bl	80011fc <Robot_Control>
      HAL_ADC_Start_DMA(&hadc1, adc_buffer, 9);
 800167a:	2209      	movs	r2, #9
 800167c:	4903      	ldr	r1, [pc, #12]	@ (800168c <main+0x94>)
 800167e:	4804      	ldr	r0, [pc, #16]	@ (8001690 <main+0x98>)
 8001680:	f000 fa64 	bl	8001b4c <HAL_ADC_Start_DMA>
 8001684:	e7f0      	b.n	8001668 <main+0x70>
 8001686:	bf00      	nop
 8001688:	40010c00 	.word	0x40010c00
 800168c:	200000b8 	.word	0x200000b8
 8001690:	200001b0 	.word	0x200001b0
 8001694:	40010800 	.word	0x40010800
 8001698:	2000007c 	.word	0x2000007c

0800169c <M_Init>:
#include "main.h"

extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim2;

void M_Init(void){
 800169c:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(nSleep_GPIO_Port, nSleep_Pin, GPIO_PIN_SET);
 800169e:	4c18      	ldr	r4, [pc, #96]	@ (8001700 <M_Init+0x64>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	2110      	movs	r1, #16
 80016a4:	4620      	mov	r0, r4
 80016a6:	f000 fe1e 	bl	80022e6 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80016aa:	2001      	movs	r0, #1
 80016ac:	f000 f896 	bl	80017dc <HAL_Delay>
    HAL_GPIO_WritePin(nSleep_GPIO_Port, nSleep_Pin, GPIO_PIN_RESET);
 80016b0:	2200      	movs	r2, #0
 80016b2:	2110      	movs	r1, #16
 80016b4:	4620      	mov	r0, r4
 80016b6:	f000 fe16 	bl	80022e6 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80016ba:	2001      	movs	r0, #1
 80016bc:	f000 f88e 	bl	80017dc <HAL_Delay>
    HAL_GPIO_WritePin(nSleep_GPIO_Port, nSleep_Pin, GPIO_PIN_SET);
 80016c0:	2201      	movs	r2, #1
 80016c2:	2110      	movs	r1, #16
 80016c4:	4620      	mov	r0, r4
 80016c6:	f000 fe0e 	bl	80022e6 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80016ca:	4c0e      	ldr	r4, [pc, #56]	@ (8001704 <M_Init+0x68>)
 80016cc:	2100      	movs	r1, #0
 80016ce:	4620      	mov	r0, r4
 80016d0:	f001 fd44 	bl	800315c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80016d4:	2104      	movs	r1, #4
 80016d6:	4620      	mov	r0, r4
 80016d8:	f001 fd40 	bl	800315c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80016dc:	4c0a      	ldr	r4, [pc, #40]	@ (8001708 <M_Init+0x6c>)
 80016de:	2100      	movs	r1, #0
 80016e0:	4620      	mov	r0, r4
 80016e2:	f001 fd3b 	bl	800315c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80016e6:	2104      	movs	r1, #4
 80016e8:	4620      	mov	r0, r4
 80016ea:	f001 fd37 	bl	800315c <HAL_TIM_PWM_Start>

    TIM1->CCR1 = 0;
 80016ee:	4a07      	ldr	r2, [pc, #28]	@ (800170c <M_Init+0x70>)
 80016f0:	2300      	movs	r3, #0
 80016f2:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM1->CCR2 = 0;
 80016f4:	6393      	str	r3, [r2, #56]	@ 0x38
    TIM2->CCR1 = 0;
 80016f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80016fa:	6353      	str	r3, [r2, #52]	@ 0x34
    TIM2->CCR2 = 0;
 80016fc:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80016fe:	bd10      	pop	{r4, pc}
 8001700:	40010c00 	.word	0x40010c00
 8001704:	20000124 	.word	0x20000124
 8001708:	200000dc 	.word	0x200000dc
 800170c:	40012c00 	.word	0x40012c00

08001710 <M_SetSpeed>:

void M_Enable(void){
    HAL_GPIO_WritePin(nSleep_GPIO_Port, nSleep_Pin, GPIO_PIN_SET);
}

void M_SetSpeed(uint16_t spd_a, uint16_t spd_b, bool dir_a, bool dir_b){
 8001710:	b410      	push	{r4}
    TIM1->CCR1 = spd_a;
 8001712:	4c0f      	ldr	r4, [pc, #60]	@ (8001750 <M_SetSpeed+0x40>)
 8001714:	6360      	str	r0, [r4, #52]	@ 0x34
    TIM1->CCR2 = spd_a;
 8001716:	63a0      	str	r0, [r4, #56]	@ 0x38
    TIM2->CCR1 = spd_b;
 8001718:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800171c:	6341      	str	r1, [r0, #52]	@ 0x34
    TIM2->CCR2 = spd_b;
 800171e:	6381      	str	r1, [r0, #56]	@ 0x38

    if(dir_a == BACKWARD){
 8001720:	b952      	cbnz	r2, 8001738 <M_SetSpeed+0x28>
        TIM1->CCR1 = 799;
 8001722:	f240 311f 	movw	r1, #799	@ 0x31f
 8001726:	6361      	str	r1, [r4, #52]	@ 0x34
    }else{
        TIM1->CCR2 = 799;
    }
    
    if(dir_b == BACKWARD){
 8001728:	b95b      	cbnz	r3, 8001742 <M_SetSpeed+0x32>
        TIM2->CCR1 = 799;
 800172a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800172e:	f240 321f 	movw	r2, #799	@ 0x31f
 8001732:	635a      	str	r2, [r3, #52]	@ 0x34
    }else{
        TIM2->CCR2 = 799;
    }
 8001734:	bc10      	pop	{r4}
 8001736:	4770      	bx	lr
        TIM1->CCR2 = 799;
 8001738:	4a05      	ldr	r2, [pc, #20]	@ (8001750 <M_SetSpeed+0x40>)
 800173a:	f240 311f 	movw	r1, #799	@ 0x31f
 800173e:	6391      	str	r1, [r2, #56]	@ 0x38
 8001740:	e7f2      	b.n	8001728 <M_SetSpeed+0x18>
        TIM2->CCR2 = 799;
 8001742:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001746:	f240 321f 	movw	r2, #799	@ 0x31f
 800174a:	639a      	str	r2, [r3, #56]	@ 0x38
 800174c:	e7f2      	b.n	8001734 <M_SetSpeed+0x24>
 800174e:	bf00      	nop
 8001750:	40012c00 	.word	0x40012c00

08001754 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001754:	b510      	push	{r4, lr}
 8001756:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001758:	4b0e      	ldr	r3, [pc, #56]	@ (8001794 <HAL_InitTick+0x40>)
 800175a:	781a      	ldrb	r2, [r3, #0]
 800175c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001760:	fbb3 f3f2 	udiv	r3, r3, r2
 8001764:	4a0c      	ldr	r2, [pc, #48]	@ (8001798 <HAL_InitTick+0x44>)
 8001766:	6810      	ldr	r0, [r2, #0]
 8001768:	fbb0 f0f3 	udiv	r0, r0, r3
 800176c:	f000 fb70 	bl	8001e50 <HAL_SYSTICK_Config>
 8001770:	b968      	cbnz	r0, 800178e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001772:	2c0f      	cmp	r4, #15
 8001774:	d901      	bls.n	800177a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001776:	2001      	movs	r0, #1
 8001778:	e00a      	b.n	8001790 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800177a:	2200      	movs	r2, #0
 800177c:	4621      	mov	r1, r4
 800177e:	f04f 30ff 	mov.w	r0, #4294967295
 8001782:	f000 fb47 	bl	8001e14 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001786:	4b05      	ldr	r3, [pc, #20]	@ (800179c <HAL_InitTick+0x48>)
 8001788:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800178a:	2000      	movs	r0, #0
 800178c:	e000      	b.n	8001790 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800178e:	2001      	movs	r0, #1
}
 8001790:	bd10      	pop	{r4, pc}
 8001792:	bf00      	nop
 8001794:	20000007 	.word	0x20000007
 8001798:	2000000c 	.word	0x2000000c
 800179c:	20000008 	.word	0x20000008

080017a0 <HAL_Init>:
{
 80017a0:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017a2:	2003      	movs	r0, #3
 80017a4:	f000 fb24 	bl	8001df0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80017a8:	200f      	movs	r0, #15
 80017aa:	f7ff ffd3 	bl	8001754 <HAL_InitTick>
  HAL_MspInit();
 80017ae:	f000 fda1 	bl	80022f4 <HAL_MspInit>
}
 80017b2:	2000      	movs	r0, #0
 80017b4:	bd08      	pop	{r3, pc}
	...

080017b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80017b8:	4a03      	ldr	r2, [pc, #12]	@ (80017c8 <HAL_IncTick+0x10>)
 80017ba:	6811      	ldr	r1, [r2, #0]
 80017bc:	4b03      	ldr	r3, [pc, #12]	@ (80017cc <HAL_IncTick+0x14>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	440b      	add	r3, r1
 80017c2:	6013      	str	r3, [r2, #0]
}
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	200001e0 	.word	0x200001e0
 80017cc:	20000007 	.word	0x20000007

080017d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80017d0:	4b01      	ldr	r3, [pc, #4]	@ (80017d8 <HAL_GetTick+0x8>)
 80017d2:	6818      	ldr	r0, [r3, #0]
}
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	200001e0 	.word	0x200001e0

080017dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017dc:	b538      	push	{r3, r4, r5, lr}
 80017de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80017e0:	f7ff fff6 	bl	80017d0 <HAL_GetTick>
 80017e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017e6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80017ea:	d002      	beq.n	80017f2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ec:	4b04      	ldr	r3, [pc, #16]	@ (8001800 <HAL_Delay+0x24>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017f2:	f7ff ffed 	bl	80017d0 <HAL_GetTick>
 80017f6:	1b40      	subs	r0, r0, r5
 80017f8:	42a0      	cmp	r0, r4
 80017fa:	d3fa      	bcc.n	80017f2 <HAL_Delay+0x16>
  {
  }
}
 80017fc:	bd38      	pop	{r3, r4, r5, pc}
 80017fe:	bf00      	nop
 8001800:	20000007 	.word	0x20000007

08001804 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001804:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001806:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001808:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800180a:	f012 0f50 	tst.w	r2, #80	@ 0x50
 800180e:	d11e      	bne.n	800184e <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001810:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001812:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001816:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	6892      	ldr	r2, [r2, #8]
 800181c:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8001820:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8001824:	d003      	beq.n	800182e <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff fb6a 	bl	8000f00 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800182c:	bd08      	pop	{r3, pc}
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800182e:	7b1a      	ldrb	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001830:	2a00      	cmp	r2, #0
 8001832:	d1f8      	bne.n	8001826 <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001834:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001836:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800183a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800183c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800183e:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8001842:	d1f0      	bne.n	8001826 <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001844:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001846:	f042 0201 	orr.w	r2, r2, #1
 800184a:	629a      	str	r2, [r3, #40]	@ 0x28
 800184c:	e7eb      	b.n	8001826 <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800184e:	6a1b      	ldr	r3, [r3, #32]
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4798      	blx	r3
}
 8001854:	e7ea      	b.n	800182c <ADC_DMAConvCplt+0x28>

08001856 <HAL_ADC_ConvHalfCpltCallback>:
}
 8001856:	4770      	bx	lr

08001858 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001858:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800185a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800185c:	f7ff fffb 	bl	8001856 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001860:	bd08      	pop	{r3, pc}

08001862 <HAL_ADC_LevelOutOfWindowCallback>:
}
 8001862:	4770      	bx	lr

08001864 <HAL_ADC_IRQHandler>:
{
 8001864:	b570      	push	{r4, r5, r6, lr}
 8001866:	4604      	mov	r4, r0
  uint32_t tmp_sr = hadc->Instance->SR;
 8001868:	6803      	ldr	r3, [r0, #0]
 800186a:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800186c:	685d      	ldr	r5, [r3, #4]
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800186e:	f015 0f20 	tst.w	r5, #32
 8001872:	d017      	beq.n	80018a4 <HAL_ADC_IRQHandler+0x40>
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001874:	f016 0f02 	tst.w	r6, #2
 8001878:	d014      	beq.n	80018a4 <HAL_ADC_IRQHandler+0x40>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800187a:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800187c:	f012 0f10 	tst.w	r2, #16
 8001880:	d103      	bne.n	800188a <HAL_ADC_IRQHandler+0x26>
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001882:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8001884:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001888:	6282      	str	r2, [r0, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800188a:	689a      	ldr	r2, [r3, #8]
 800188c:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8001890:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8001894:	d033      	beq.n	80018fe <HAL_ADC_IRQHandler+0x9a>
      HAL_ADC_ConvCpltCallback(hadc);
 8001896:	4620      	mov	r0, r4
 8001898:	f7ff fb32 	bl	8000f00 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800189c:	6823      	ldr	r3, [r4, #0]
 800189e:	f06f 0212 	mvn.w	r2, #18
 80018a2:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80018a4:	f015 0f80 	tst.w	r5, #128	@ 0x80
 80018a8:	d022      	beq.n	80018f0 <HAL_ADC_IRQHandler+0x8c>
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80018aa:	f016 0f04 	tst.w	r6, #4
 80018ae:	d01f      	beq.n	80018f0 <HAL_ADC_IRQHandler+0x8c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80018b0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80018b2:	f013 0f10 	tst.w	r3, #16
 80018b6:	d103      	bne.n	80018c0 <HAL_ADC_IRQHandler+0x5c>
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80018b8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80018ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80018be:	62a3      	str	r3, [r4, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80018c0:	6822      	ldr	r2, [r4, #0]
 80018c2:	6893      	ldr	r3, [r2, #8]
 80018c4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80018c8:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80018cc:	d02e      	beq.n	800192c <HAL_ADC_IRQHandler+0xc8>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80018ce:	6853      	ldr	r3, [r2, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80018d0:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80018d4:	d105      	bne.n	80018e2 <HAL_ADC_IRQHandler+0x7e>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80018d6:	6893      	ldr	r3, [r2, #8]
 80018d8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80018dc:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80018e0:	d021      	beq.n	8001926 <HAL_ADC_IRQHandler+0xc2>
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80018e2:	4620      	mov	r0, r4
 80018e4:	f000 fa4e 	bl	8001d84 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80018e8:	6823      	ldr	r3, [r4, #0]
 80018ea:	f06f 020c 	mvn.w	r2, #12
 80018ee:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80018f0:	f015 0f40 	tst.w	r5, #64	@ 0x40
 80018f4:	d002      	beq.n	80018fc <HAL_ADC_IRQHandler+0x98>
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80018f6:	f016 0f01 	tst.w	r6, #1
 80018fa:	d128      	bne.n	800194e <HAL_ADC_IRQHandler+0xea>
}
 80018fc:	bd70      	pop	{r4, r5, r6, pc}
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80018fe:	7b22      	ldrb	r2, [r4, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001900:	2a00      	cmp	r2, #0
 8001902:	d1c8      	bne.n	8001896 <HAL_ADC_IRQHandler+0x32>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001904:	685a      	ldr	r2, [r3, #4]
 8001906:	f022 0220 	bic.w	r2, r2, #32
 800190a:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800190c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800190e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001912:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001914:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001916:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800191a:	d1bc      	bne.n	8001896 <HAL_ADC_IRQHandler+0x32>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800191c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800191e:	f043 0301 	orr.w	r3, r3, #1
 8001922:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001924:	e7b7      	b.n	8001896 <HAL_ADC_IRQHandler+0x32>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001926:	7b23      	ldrb	r3, [r4, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001928:	2b00      	cmp	r3, #0
 800192a:	d1da      	bne.n	80018e2 <HAL_ADC_IRQHandler+0x7e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800192c:	6853      	ldr	r3, [r2, #4]
 800192e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001932:	6053      	str	r3, [r2, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001934:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001936:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800193a:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800193c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800193e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001942:	d1ce      	bne.n	80018e2 <HAL_ADC_IRQHandler+0x7e>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001944:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001946:	f043 0301 	orr.w	r3, r3, #1
 800194a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800194c:	e7c9      	b.n	80018e2 <HAL_ADC_IRQHandler+0x7e>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800194e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001950:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001954:	62a3      	str	r3, [r4, #40]	@ 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001956:	4620      	mov	r0, r4
 8001958:	f7ff ff83 	bl	8001862 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800195c:	6823      	ldr	r3, [r4, #0]
 800195e:	f06f 0201 	mvn.w	r2, #1
 8001962:	601a      	str	r2, [r3, #0]
}
 8001964:	e7ca      	b.n	80018fc <HAL_ADC_IRQHandler+0x98>

08001966 <HAL_ADC_ErrorCallback>:
}
 8001966:	4770      	bx	lr

08001968 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001968:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800196a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800196c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800196e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001972:	6283      	str	r3, [r0, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001974:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001976:	f043 0304 	orr.w	r3, r3, #4
 800197a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800197c:	f7ff fff3 	bl	8001966 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001980:	bd08      	pop	{r3, pc}
	...

08001984 <HAL_ADC_ConfigChannel>:
{ 
 8001984:	b430      	push	{r4, r5}
 8001986:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8001988:	2200      	movs	r2, #0
 800198a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800198c:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8001990:	2a01      	cmp	r2, #1
 8001992:	f000 808f 	beq.w	8001ab4 <HAL_ADC_ConfigChannel+0x130>
 8001996:	4603      	mov	r3, r0
 8001998:	2201      	movs	r2, #1
 800199a:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
  if (sConfig->Rank < 7U)
 800199e:	684a      	ldr	r2, [r1, #4]
 80019a0:	2a06      	cmp	r2, #6
 80019a2:	d82d      	bhi.n	8001a00 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80019a4:	6804      	ldr	r4, [r0, #0]
 80019a6:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 80019a8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80019ac:	3a05      	subs	r2, #5
 80019ae:	f04f 0c1f 	mov.w	ip, #31
 80019b2:	fa0c fc02 	lsl.w	ip, ip, r2
 80019b6:	ea20 000c 	bic.w	r0, r0, ip
 80019ba:	680d      	ldr	r5, [r1, #0]
 80019bc:	fa05 f202 	lsl.w	r2, r5, r2
 80019c0:	4302      	orrs	r2, r0
 80019c2:	6362      	str	r2, [r4, #52]	@ 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80019c4:	680a      	ldr	r2, [r1, #0]
 80019c6:	2a09      	cmp	r2, #9
 80019c8:	d938      	bls.n	8001a3c <HAL_ADC_ConfigChannel+0xb8>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80019ca:	681c      	ldr	r4, [r3, #0]
 80019cc:	68e0      	ldr	r0, [r4, #12]
 80019ce:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80019d2:	3a1e      	subs	r2, #30
 80019d4:	f04f 0c07 	mov.w	ip, #7
 80019d8:	fa0c fc02 	lsl.w	ip, ip, r2
 80019dc:	ea20 000c 	bic.w	r0, r0, ip
 80019e0:	688d      	ldr	r5, [r1, #8]
 80019e2:	fa05 f202 	lsl.w	r2, r5, r2
 80019e6:	4302      	orrs	r2, r0
 80019e8:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80019ea:	680a      	ldr	r2, [r1, #0]
 80019ec:	3a10      	subs	r2, #16
 80019ee:	2a01      	cmp	r2, #1
 80019f0:	d934      	bls.n	8001a5c <HAL_ADC_ConfigChannel+0xd8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019f2:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 80019fa:	b002      	add	sp, #8
 80019fc:	bc30      	pop	{r4, r5}
 80019fe:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8001a00:	2a0c      	cmp	r2, #12
 8001a02:	d80d      	bhi.n	8001a20 <HAL_ADC_ConfigChannel+0x9c>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001a04:	6805      	ldr	r5, [r0, #0]
 8001a06:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001a08:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001a0c:	3a23      	subs	r2, #35	@ 0x23
 8001a0e:	241f      	movs	r4, #31
 8001a10:	4094      	lsls	r4, r2
 8001a12:	ea20 0004 	bic.w	r0, r0, r4
 8001a16:	680c      	ldr	r4, [r1, #0]
 8001a18:	4094      	lsls	r4, r2
 8001a1a:	4320      	orrs	r0, r4
 8001a1c:	6328      	str	r0, [r5, #48]	@ 0x30
 8001a1e:	e7d1      	b.n	80019c4 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001a20:	6805      	ldr	r5, [r0, #0]
 8001a22:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001a24:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001a28:	3a41      	subs	r2, #65	@ 0x41
 8001a2a:	241f      	movs	r4, #31
 8001a2c:	4094      	lsls	r4, r2
 8001a2e:	ea20 0004 	bic.w	r0, r0, r4
 8001a32:	680c      	ldr	r4, [r1, #0]
 8001a34:	4094      	lsls	r4, r2
 8001a36:	4320      	orrs	r0, r4
 8001a38:	62e8      	str	r0, [r5, #44]	@ 0x2c
 8001a3a:	e7c3      	b.n	80019c4 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a3c:	681c      	ldr	r4, [r3, #0]
 8001a3e:	6920      	ldr	r0, [r4, #16]
 8001a40:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001a44:	f04f 0c07 	mov.w	ip, #7
 8001a48:	fa0c fc02 	lsl.w	ip, ip, r2
 8001a4c:	ea20 000c 	bic.w	r0, r0, ip
 8001a50:	688d      	ldr	r5, [r1, #8]
 8001a52:	fa05 f202 	lsl.w	r2, r5, r2
 8001a56:	4302      	orrs	r2, r0
 8001a58:	6122      	str	r2, [r4, #16]
 8001a5a:	e7c6      	b.n	80019ea <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	4816      	ldr	r0, [pc, #88]	@ (8001ab8 <HAL_ADC_ConfigChannel+0x134>)
 8001a60:	4282      	cmp	r2, r0
 8001a62:	d005      	beq.n	8001a70 <HAL_ADC_ConfigChannel+0xec>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a64:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a66:	f042 0220 	orr.w	r2, r2, #32
 8001a6a:	629a      	str	r2, [r3, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 8001a6c:	2001      	movs	r0, #1
 8001a6e:	e7c1      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001a70:	6890      	ldr	r0, [r2, #8]
 8001a72:	f410 0f00 	tst.w	r0, #8388608	@ 0x800000
 8001a76:	d11b      	bne.n	8001ab0 <HAL_ADC_ConfigChannel+0x12c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001a78:	6890      	ldr	r0, [r2, #8]
 8001a7a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001a7e:	6090      	str	r0, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a80:	680a      	ldr	r2, [r1, #0]
 8001a82:	2a10      	cmp	r2, #16
 8001a84:	d001      	beq.n	8001a8a <HAL_ADC_ConfigChannel+0x106>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a86:	2000      	movs	r0, #0
 8001a88:	e7b4      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001abc <HAL_ADC_ConfigChannel+0x138>)
 8001a8c:	6812      	ldr	r2, [r2, #0]
 8001a8e:	490c      	ldr	r1, [pc, #48]	@ (8001ac0 <HAL_ADC_ConfigChannel+0x13c>)
 8001a90:	fba1 1202 	umull	r1, r2, r1, r2
 8001a94:	0c92      	lsrs	r2, r2, #18
 8001a96:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001a9a:	0052      	lsls	r2, r2, #1
 8001a9c:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001a9e:	e002      	b.n	8001aa6 <HAL_ADC_ConfigChannel+0x122>
            wait_loop_index--;
 8001aa0:	9a01      	ldr	r2, [sp, #4]
 8001aa2:	3a01      	subs	r2, #1
 8001aa4:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001aa6:	9a01      	ldr	r2, [sp, #4]
 8001aa8:	2a00      	cmp	r2, #0
 8001aaa:	d1f9      	bne.n	8001aa0 <HAL_ADC_ConfigChannel+0x11c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aac:	2000      	movs	r0, #0
 8001aae:	e7a1      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x70>
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	e79f      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8001ab4:	2002      	movs	r0, #2
 8001ab6:	e7a0      	b.n	80019fa <HAL_ADC_ConfigChannel+0x76>
 8001ab8:	40012400 	.word	0x40012400
 8001abc:	2000000c 	.word	0x2000000c
 8001ac0:	431bde83 	.word	0x431bde83

08001ac4 <ADC_Enable>:
{
 8001ac4:	b530      	push	{r4, r5, lr}
 8001ac6:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001acc:	6803      	ldr	r3, [r0, #0]
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	f012 0f01 	tst.w	r2, #1
 8001ad4:	d133      	bne.n	8001b3e <ADC_Enable+0x7a>
 8001ad6:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 8001ad8:	689a      	ldr	r2, [r3, #8]
 8001ada:	f042 0201 	orr.w	r2, r2, #1
 8001ade:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ae0:	4b18      	ldr	r3, [pc, #96]	@ (8001b44 <ADC_Enable+0x80>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a18      	ldr	r2, [pc, #96]	@ (8001b48 <ADC_Enable+0x84>)
 8001ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aea:	0c9b      	lsrs	r3, r3, #18
 8001aec:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001aee:	e002      	b.n	8001af6 <ADC_Enable+0x32>
      wait_loop_index--;
 8001af0:	9b01      	ldr	r3, [sp, #4]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001af6:	9b01      	ldr	r3, [sp, #4]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d1f9      	bne.n	8001af0 <ADC_Enable+0x2c>
    tickstart = HAL_GetTick();
 8001afc:	f7ff fe68 	bl	80017d0 <HAL_GetTick>
 8001b00:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b02:	6823      	ldr	r3, [r4, #0]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	f013 0f01 	tst.w	r3, #1
 8001b0a:	d116      	bne.n	8001b3a <ADC_Enable+0x76>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b0c:	f7ff fe60 	bl	80017d0 <HAL_GetTick>
 8001b10:	1b43      	subs	r3, r0, r5
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d9f5      	bls.n	8001b02 <ADC_Enable+0x3e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001b16:	6823      	ldr	r3, [r4, #0]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f013 0f01 	tst.w	r3, #1
 8001b1e:	d1f0      	bne.n	8001b02 <ADC_Enable+0x3e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b20:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001b22:	f043 0310 	orr.w	r3, r3, #16
 8001b26:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b28:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	62e3      	str	r3, [r4, #44]	@ 0x2c
          __HAL_UNLOCK(hadc);
 8001b30:	2300      	movs	r3, #0
 8001b32:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 8001b36:	2001      	movs	r0, #1
 8001b38:	e002      	b.n	8001b40 <ADC_Enable+0x7c>
  return HAL_OK;
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	e000      	b.n	8001b40 <ADC_Enable+0x7c>
 8001b3e:	2000      	movs	r0, #0
}
 8001b40:	b003      	add	sp, #12
 8001b42:	bd30      	pop	{r4, r5, pc}
 8001b44:	2000000c 	.word	0x2000000c
 8001b48:	431bde83 	.word	0x431bde83

08001b4c <HAL_ADC_Start_DMA>:
{
 8001b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b4e:	460d      	mov	r5, r1
    __HAL_LOCK(hadc);
 8001b50:	f890 1024 	ldrb.w	r1, [r0, #36]	@ 0x24
 8001b54:	2901      	cmp	r1, #1
 8001b56:	d05d      	beq.n	8001c14 <HAL_ADC_Start_DMA+0xc8>
 8001b58:	4604      	mov	r4, r0
 8001b5a:	4616      	mov	r6, r2
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8001b62:	f7ff ffaf 	bl	8001ac4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001b66:	4607      	mov	r7, r0
 8001b68:	2800      	cmp	r0, #0
 8001b6a:	d14e      	bne.n	8001c0a <HAL_ADC_Start_DMA+0xbe>
      ADC_STATE_CLR_SET(hadc->State,
 8001b6c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001b6e:	f421 6170 	bic.w	r1, r1, #3840	@ 0xf00
 8001b72:	f021 0101 	bic.w	r1, r1, #1
 8001b76:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8001b7a:	62a1      	str	r1, [r4, #40]	@ 0x28
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001b7c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001b7e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001b82:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b84:	6823      	ldr	r3, [r4, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001b8c:	d005      	beq.n	8001b9a <HAL_ADC_Start_DMA+0x4e>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b8e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001b90:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b98:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b9a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001b9c:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8001ba0:	d02b      	beq.n	8001bfa <HAL_ADC_Start_DMA+0xae>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ba2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001ba4:	f023 0306 	bic.w	r3, r3, #6
 8001ba8:	62e3      	str	r3, [r4, #44]	@ 0x2c
      __HAL_UNLOCK(hadc);
 8001baa:	2300      	movs	r3, #0
 8001bac:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001bb0:	6a23      	ldr	r3, [r4, #32]
 8001bb2:	4a19      	ldr	r2, [pc, #100]	@ (8001c18 <HAL_ADC_Start_DMA+0xcc>)
 8001bb4:	629a      	str	r2, [r3, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001bb6:	6a23      	ldr	r3, [r4, #32]
 8001bb8:	4a18      	ldr	r2, [pc, #96]	@ (8001c1c <HAL_ADC_Start_DMA+0xd0>)
 8001bba:	62da      	str	r2, [r3, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001bbc:	6a23      	ldr	r3, [r4, #32]
 8001bbe:	4a18      	ldr	r2, [pc, #96]	@ (8001c20 <HAL_ADC_Start_DMA+0xd4>)
 8001bc0:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001bc2:	6823      	ldr	r3, [r4, #0]
 8001bc4:	f06f 0202 	mvn.w	r2, #2
 8001bc8:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001bca:	6822      	ldr	r2, [r4, #0]
 8001bcc:	6893      	ldr	r3, [r2, #8]
 8001bce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bd2:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001bd4:	6821      	ldr	r1, [r4, #0]
 8001bd6:	4633      	mov	r3, r6
 8001bd8:	462a      	mov	r2, r5
 8001bda:	314c      	adds	r1, #76	@ 0x4c
 8001bdc:	6a20      	ldr	r0, [r4, #32]
 8001bde:	f000 f995 	bl	8001f0c <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001be2:	6822      	ldr	r2, [r4, #0]
 8001be4:	6893      	ldr	r3, [r2, #8]
 8001be6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001bea:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001bee:	d007      	beq.n	8001c00 <HAL_ADC_Start_DMA+0xb4>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001bf0:	6893      	ldr	r3, [r2, #8]
 8001bf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001bf6:	6093      	str	r3, [r2, #8]
 8001bf8:	e00a      	b.n	8001c10 <HAL_ADC_Start_DMA+0xc4>
        ADC_CLEAR_ERRORCODE(hadc);
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001bfe:	e7d4      	b.n	8001baa <HAL_ADC_Start_DMA+0x5e>
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001c00:	6893      	ldr	r3, [r2, #8]
 8001c02:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 8001c06:	6093      	str	r3, [r2, #8]
 8001c08:	e002      	b.n	8001c10 <HAL_ADC_Start_DMA+0xc4>
      __HAL_UNLOCK(hadc);
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8001c10:	4638      	mov	r0, r7
 8001c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8001c14:	2702      	movs	r7, #2
 8001c16:	e7fb      	b.n	8001c10 <HAL_ADC_Start_DMA+0xc4>
 8001c18:	08001805 	.word	0x08001805
 8001c1c:	08001859 	.word	0x08001859
 8001c20:	08001969 	.word	0x08001969

08001c24 <ADC_ConversionStop_Disable>:
{
 8001c24:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001c26:	6803      	ldr	r3, [r0, #0]
 8001c28:	689a      	ldr	r2, [r3, #8]
 8001c2a:	f012 0f01 	tst.w	r2, #1
 8001c2e:	d101      	bne.n	8001c34 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8001c30:	2000      	movs	r0, #0
}
 8001c32:	bd38      	pop	{r3, r4, r5, pc}
 8001c34:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8001c36:	689a      	ldr	r2, [r3, #8]
 8001c38:	f022 0201 	bic.w	r2, r2, #1
 8001c3c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001c3e:	f7ff fdc7 	bl	80017d0 <HAL_GetTick>
 8001c42:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c44:	6823      	ldr	r3, [r4, #0]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f013 0f01 	tst.w	r3, #1
 8001c4c:	d013      	beq.n	8001c76 <ADC_ConversionStop_Disable+0x52>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001c4e:	f7ff fdbf 	bl	80017d0 <HAL_GetTick>
 8001c52:	1b43      	subs	r3, r0, r5
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d9f5      	bls.n	8001c44 <ADC_ConversionStop_Disable+0x20>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001c58:	6823      	ldr	r3, [r4, #0]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f013 0f01 	tst.w	r3, #1
 8001c60:	d0f0      	beq.n	8001c44 <ADC_ConversionStop_Disable+0x20>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c62:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001c64:	f043 0310 	orr.w	r3, r3, #16
 8001c68:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c6a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	62e3      	str	r3, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 8001c72:	2001      	movs	r0, #1
 8001c74:	e7dd      	b.n	8001c32 <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 8001c76:	2000      	movs	r0, #0
 8001c78:	e7db      	b.n	8001c32 <ADC_ConversionStop_Disable+0xe>
	...

08001c7c <HAL_ADC_Init>:
  if(hadc == NULL)
 8001c7c:	2800      	cmp	r0, #0
 8001c7e:	d07b      	beq.n	8001d78 <HAL_ADC_Init+0xfc>
{
 8001c80:	b570      	push	{r4, r5, r6, lr}
 8001c82:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c84:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d04d      	beq.n	8001d26 <HAL_ADC_Init+0xaa>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c8a:	4620      	mov	r0, r4
 8001c8c:	f7ff ffca 	bl	8001c24 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c90:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001c92:	f013 0310 	ands.w	r3, r3, #16
 8001c96:	d169      	bne.n	8001d6c <HAL_ADC_Init+0xf0>
 8001c98:	2800      	cmp	r0, #0
 8001c9a:	d167      	bne.n	8001d6c <HAL_ADC_Init+0xf0>
    ADC_STATE_CLR_SET(hadc->State,
 8001c9c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001c9e:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 8001ca2:	f022 0202 	bic.w	r2, r2, #2
 8001ca6:	f042 0202 	orr.w	r2, r2, #2
 8001caa:	62a2      	str	r2, [r4, #40]	@ 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cac:	6862      	ldr	r2, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001cae:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cb0:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001cb2:	7b21      	ldrb	r1, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001cb4:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001cb8:	68a5      	ldr	r5, [r4, #8]
 8001cba:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8001cbe:	d002      	beq.n	8001cc6 <HAL_ADC_Init+0x4a>
 8001cc0:	2d01      	cmp	r5, #1
 8001cc2:	d036      	beq.n	8001d32 <HAL_ADC_Init+0xb6>
 8001cc4:	461d      	mov	r5, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001cc6:	7d26      	ldrb	r6, [r4, #20]
 8001cc8:	2e01      	cmp	r6, #1
 8001cca:	d035      	beq.n	8001d38 <HAL_ADC_Init+0xbc>
      MODIFY_REG(hadc->Instance->CR1,
 8001ccc:	6826      	ldr	r6, [r4, #0]
 8001cce:	6871      	ldr	r1, [r6, #4]
 8001cd0:	f421 4169 	bic.w	r1, r1, #59648	@ 0xe900
 8001cd4:	4329      	orrs	r1, r5
 8001cd6:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001cd8:	6825      	ldr	r5, [r4, #0]
 8001cda:	68ae      	ldr	r6, [r5, #8]
 8001cdc:	4927      	ldr	r1, [pc, #156]	@ (8001d7c <HAL_ADC_Init+0x100>)
 8001cde:	4031      	ands	r1, r6
 8001ce0:	4311      	orrs	r1, r2
 8001ce2:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ce4:	68a1      	ldr	r1, [r4, #8]
 8001ce6:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8001cea:	d001      	beq.n	8001cf0 <HAL_ADC_Init+0x74>
 8001cec:	2901      	cmp	r1, #1
 8001cee:	d102      	bne.n	8001cf6 <HAL_ADC_Init+0x7a>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001cf0:	6923      	ldr	r3, [r4, #16]
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001cf6:	6825      	ldr	r5, [r4, #0]
 8001cf8:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 8001cfa:	f421 0170 	bic.w	r1, r1, #15728640	@ 0xf00000
 8001cfe:	430b      	orrs	r3, r1
 8001d00:	62eb      	str	r3, [r5, #44]	@ 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d02:	6823      	ldr	r3, [r4, #0]
 8001d04:	6899      	ldr	r1, [r3, #8]
 8001d06:	4b1e      	ldr	r3, [pc, #120]	@ (8001d80 <HAL_ADC_Init+0x104>)
 8001d08:	400b      	ands	r3, r1
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d025      	beq.n	8001d5a <HAL_ADC_Init+0xde>
      ADC_STATE_CLR_SET(hadc->State,
 8001d0e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001d10:	f023 0312 	bic.w	r3, r3, #18
 8001d14:	f043 0310 	orr.w	r3, r3, #16
 8001d18:	62a3      	str	r3, [r4, #40]	@ 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d1a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	62e3      	str	r3, [r4, #44]	@ 0x2c
      tmp_hal_status = HAL_ERROR;
 8001d22:	2001      	movs	r0, #1
 8001d24:	e027      	b.n	8001d76 <HAL_ADC_Init+0xfa>
    ADC_CLEAR_ERRORCODE(hadc);
 8001d26:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001d28:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    HAL_ADC_MspInit(hadc);
 8001d2c:	f000 fb04 	bl	8002338 <HAL_ADC_MspInit>
 8001d30:	e7ab      	b.n	8001c8a <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001d32:	f44f 7580 	mov.w	r5, #256	@ 0x100
 8001d36:	e7c6      	b.n	8001cc6 <HAL_ADC_Init+0x4a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d38:	b931      	cbnz	r1, 8001d48 <HAL_ADC_Init+0xcc>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d3a:	69a1      	ldr	r1, [r4, #24]
 8001d3c:	3901      	subs	r1, #1
 8001d3e:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 8001d42:	f441 6500 	orr.w	r5, r1, #2048	@ 0x800
 8001d46:	e7c1      	b.n	8001ccc <HAL_ADC_Init+0x50>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d48:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001d4a:	f041 0120 	orr.w	r1, r1, #32
 8001d4e:	62a1      	str	r1, [r4, #40]	@ 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d50:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001d52:	f041 0101 	orr.w	r1, r1, #1
 8001d56:	62e1      	str	r1, [r4, #44]	@ 0x2c
 8001d58:	e7b8      	b.n	8001ccc <HAL_ADC_Init+0x50>
      ADC_CLEAR_ERRORCODE(hadc);
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001d5e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001d60:	f023 0303 	bic.w	r3, r3, #3
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001d6a:	e004      	b.n	8001d76 <HAL_ADC_Init+0xfa>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d6c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001d6e:	f043 0310 	orr.w	r3, r3, #16
 8001d72:	62a3      	str	r3, [r4, #40]	@ 0x28
    tmp_hal_status = HAL_ERROR;
 8001d74:	2001      	movs	r0, #1
}
 8001d76:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001d78:	2001      	movs	r0, #1
}
 8001d7a:	4770      	bx	lr
 8001d7c:	ffe1f7fd 	.word	0xffe1f7fd
 8001d80:	ff1f0efe 	.word	0xff1f0efe

08001d84 <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001d84:	4770      	bx	lr
	...

08001d88 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001d88:	2800      	cmp	r0, #0
 8001d8a:	db08      	blt.n	8001d9e <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8c:	0109      	lsls	r1, r1, #4
 8001d8e:	b2c9      	uxtb	r1, r1
 8001d90:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001d94:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001d98:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001d9c:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d9e:	f000 000f 	and.w	r0, r0, #15
 8001da2:	0109      	lsls	r1, r1, #4
 8001da4:	b2c9      	uxtb	r1, r1
 8001da6:	4b01      	ldr	r3, [pc, #4]	@ (8001dac <__NVIC_SetPriority+0x24>)
 8001da8:	5419      	strb	r1, [r3, r0]
  }
}
 8001daa:	4770      	bx	lr
 8001dac:	e000ed14 	.word	0xe000ed14

08001db0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db0:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001db2:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001db6:	f1c0 0c07 	rsb	ip, r0, #7
 8001dba:	f1bc 0f04 	cmp.w	ip, #4
 8001dbe:	bf28      	it	cs
 8001dc0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dc4:	1d03      	adds	r3, r0, #4
 8001dc6:	2b06      	cmp	r3, #6
 8001dc8:	d90f      	bls.n	8001dea <NVIC_EncodePriority+0x3a>
 8001dca:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dcc:	f04f 3eff 	mov.w	lr, #4294967295
 8001dd0:	fa0e f00c 	lsl.w	r0, lr, ip
 8001dd4:	ea21 0100 	bic.w	r1, r1, r0
 8001dd8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dda:	fa0e fe03 	lsl.w	lr, lr, r3
 8001dde:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001de2:	ea41 0002 	orr.w	r0, r1, r2
 8001de6:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dea:	2300      	movs	r3, #0
 8001dec:	e7ee      	b.n	8001dcc <NVIC_EncodePriority+0x1c>
	...

08001df0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001df0:	4a07      	ldr	r2, [pc, #28]	@ (8001e10 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001df2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001df4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001df8:	041b      	lsls	r3, r3, #16
 8001dfa:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001dfc:	0200      	lsls	r0, r0, #8
 8001dfe:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e02:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001e04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001e0c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001e0e:	4770      	bx	lr
 8001e10:	e000ed00 	.word	0xe000ed00

08001e14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e14:	b510      	push	{r4, lr}
 8001e16:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e18:	4b05      	ldr	r3, [pc, #20]	@ (8001e30 <HAL_NVIC_SetPriority+0x1c>)
 8001e1a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e1c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001e20:	f7ff ffc6 	bl	8001db0 <NVIC_EncodePriority>
 8001e24:	4601      	mov	r1, r0
 8001e26:	4620      	mov	r0, r4
 8001e28:	f7ff ffae 	bl	8001d88 <__NVIC_SetPriority>
}
 8001e2c:	bd10      	pop	{r4, pc}
 8001e2e:	bf00      	nop
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001e34:	2800      	cmp	r0, #0
 8001e36:	db07      	blt.n	8001e48 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e38:	f000 021f 	and.w	r2, r0, #31
 8001e3c:	0940      	lsrs	r0, r0, #5
 8001e3e:	2301      	movs	r3, #1
 8001e40:	4093      	lsls	r3, r2
 8001e42:	4a02      	ldr	r2, [pc, #8]	@ (8001e4c <HAL_NVIC_EnableIRQ+0x18>)
 8001e44:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	e000e100 	.word	0xe000e100

08001e50 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e50:	3801      	subs	r0, #1
 8001e52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001e56:	d20b      	bcs.n	8001e70 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e58:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001e5c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e5e:	4a05      	ldr	r2, [pc, #20]	@ (8001e74 <HAL_SYSTICK_Config+0x24>)
 8001e60:	21f0      	movs	r1, #240	@ 0xf0
 8001e62:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e66:	2000      	movs	r0, #0
 8001e68:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e6a:	2207      	movs	r2, #7
 8001e6c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e6e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001e70:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001e72:	4770      	bx	lr
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e78:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e7a:	2401      	movs	r4, #1
 8001e7c:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8001e7e:	40ac      	lsls	r4, r5
 8001e80:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8001e82:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e84:	6804      	ldr	r4, [r0, #0]
 8001e86:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e88:	6843      	ldr	r3, [r0, #4]
 8001e8a:	2b10      	cmp	r3, #16
 8001e8c:	d005      	beq.n	8001e9a <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001e8e:	6803      	ldr	r3, [r0, #0]
 8001e90:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001e92:	6803      	ldr	r3, [r0, #0]
 8001e94:	60da      	str	r2, [r3, #12]
  }
}
 8001e96:	bc30      	pop	{r4, r5}
 8001e98:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001e9a:	6803      	ldr	r3, [r0, #0]
 8001e9c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001e9e:	6803      	ldr	r3, [r0, #0]
 8001ea0:	60d9      	str	r1, [r3, #12]
 8001ea2:	e7f8      	b.n	8001e96 <DMA_SetConfig+0x1e>

08001ea4 <HAL_DMA_Init>:
  if(hdma == NULL)
 8001ea4:	b350      	cbz	r0, 8001efc <HAL_DMA_Init+0x58>
{
 8001ea6:	b410      	push	{r4}
 8001ea8:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001eaa:	6801      	ldr	r1, [r0, #0]
 8001eac:	4b14      	ldr	r3, [pc, #80]	@ (8001f00 <HAL_DMA_Init+0x5c>)
 8001eae:	440b      	add	r3, r1
 8001eb0:	4814      	ldr	r0, [pc, #80]	@ (8001f04 <HAL_DMA_Init+0x60>)
 8001eb2:	fba0 0303 	umull	r0, r3, r0, r3
 8001eb6:	091b      	lsrs	r3, r3, #4
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	6413      	str	r3, [r2, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001ebc:	4b12      	ldr	r3, [pc, #72]	@ (8001f08 <HAL_DMA_Init+0x64>)
 8001ebe:	63d3      	str	r3, [r2, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  tmp = hdma->Instance->CCR;
 8001ec6:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ec8:	f36f 100d 	bfc	r0, #4, #10
  tmp |=  hdma->Init.Direction        |
 8001ecc:	6853      	ldr	r3, [r2, #4]
 8001ece:	6894      	ldr	r4, [r2, #8]
 8001ed0:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ed2:	68d4      	ldr	r4, [r2, #12]
 8001ed4:	4323      	orrs	r3, r4
 8001ed6:	6914      	ldr	r4, [r2, #16]
 8001ed8:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eda:	6954      	ldr	r4, [r2, #20]
 8001edc:	4323      	orrs	r3, r4
 8001ede:	6994      	ldr	r4, [r2, #24]
 8001ee0:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ee2:	69d4      	ldr	r4, [r2, #28]
 8001ee4:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001ee6:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 8001ee8:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eea:	2000      	movs	r0, #0
 8001eec:	6390      	str	r0, [r2, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001ef4:	f882 0020 	strb.w	r0, [r2, #32]
}
 8001ef8:	bc10      	pop	{r4}
 8001efa:	4770      	bx	lr
    return HAL_ERROR;
 8001efc:	2001      	movs	r0, #1
}
 8001efe:	4770      	bx	lr
 8001f00:	bffdfff8 	.word	0xbffdfff8
 8001f04:	cccccccd 	.word	0xcccccccd
 8001f08:	40020000 	.word	0x40020000

08001f0c <HAL_DMA_Start_IT>:
{
 8001f0c:	b538      	push	{r3, r4, r5, lr}
 8001f0e:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8001f10:	f890 0020 	ldrb.w	r0, [r0, #32]
 8001f14:	2801      	cmp	r0, #1
 8001f16:	d031      	beq.n	8001f7c <HAL_DMA_Start_IT+0x70>
 8001f18:	2001      	movs	r0, #1
 8001f1a:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f1e:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 8001f22:	2801      	cmp	r0, #1
 8001f24:	d004      	beq.n	8001f30 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8001f26:	2300      	movs	r3, #0
 8001f28:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 8001f2c:	2002      	movs	r0, #2
}
 8001f2e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f30:	2002      	movs	r0, #2
 8001f32:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f36:	2000      	movs	r0, #0
 8001f38:	63a0      	str	r0, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 8001f3a:	6825      	ldr	r5, [r4, #0]
 8001f3c:	6828      	ldr	r0, [r5, #0]
 8001f3e:	f020 0001 	bic.w	r0, r0, #1
 8001f42:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f44:	4620      	mov	r0, r4
 8001f46:	f7ff ff97 	bl	8001e78 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 8001f4a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001f4c:	b15b      	cbz	r3, 8001f66 <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f4e:	6822      	ldr	r2, [r4, #0]
 8001f50:	6813      	ldr	r3, [r2, #0]
 8001f52:	f043 030e 	orr.w	r3, r3, #14
 8001f56:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001f58:	6822      	ldr	r2, [r4, #0]
 8001f5a:	6813      	ldr	r3, [r2, #0]
 8001f5c:	f043 0301 	orr.w	r3, r3, #1
 8001f60:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f62:	2000      	movs	r0, #0
 8001f64:	e7e3      	b.n	8001f2e <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f66:	6822      	ldr	r2, [r4, #0]
 8001f68:	6813      	ldr	r3, [r2, #0]
 8001f6a:	f023 0304 	bic.w	r3, r3, #4
 8001f6e:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001f70:	6822      	ldr	r2, [r4, #0]
 8001f72:	6813      	ldr	r3, [r2, #0]
 8001f74:	f043 030a 	orr.w	r3, r3, #10
 8001f78:	6013      	str	r3, [r2, #0]
 8001f7a:	e7ed      	b.n	8001f58 <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 8001f7c:	2002      	movs	r0, #2
 8001f7e:	e7d6      	b.n	8001f2e <HAL_DMA_Start_IT+0x22>

08001f80 <HAL_DMA_IRQHandler>:
{
 8001f80:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f82:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8001f84:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001f86:	6804      	ldr	r4, [r0, #0]
 8001f88:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001f8a:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8001f8c:	2304      	movs	r3, #4
 8001f8e:	408b      	lsls	r3, r1
 8001f90:	4213      	tst	r3, r2
 8001f92:	d035      	beq.n	8002000 <HAL_DMA_IRQHandler+0x80>
 8001f94:	f015 0f04 	tst.w	r5, #4
 8001f98:	d032      	beq.n	8002000 <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f9a:	6823      	ldr	r3, [r4, #0]
 8001f9c:	f013 0f20 	tst.w	r3, #32
 8001fa0:	d103      	bne.n	8001faa <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fa2:	6823      	ldr	r3, [r4, #0]
 8001fa4:	f023 0304 	bic.w	r3, r3, #4
 8001fa8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001faa:	6803      	ldr	r3, [r0, #0]
 8001fac:	4a43      	ldr	r2, [pc, #268]	@ (80020bc <HAL_DMA_IRQHandler+0x13c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d014      	beq.n	8001fdc <HAL_DMA_IRQHandler+0x5c>
 8001fb2:	3214      	adds	r2, #20
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d018      	beq.n	8001fea <HAL_DMA_IRQHandler+0x6a>
 8001fb8:	3214      	adds	r2, #20
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d017      	beq.n	8001fee <HAL_DMA_IRQHandler+0x6e>
 8001fbe:	3214      	adds	r2, #20
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d017      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x74>
 8001fc4:	3214      	adds	r2, #20
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d017      	beq.n	8001ffa <HAL_DMA_IRQHandler+0x7a>
 8001fca:	3214      	adds	r2, #20
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d002      	beq.n	8001fd6 <HAL_DMA_IRQHandler+0x56>
 8001fd0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001fd4:	e003      	b.n	8001fde <HAL_DMA_IRQHandler+0x5e>
 8001fd6:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001fda:	e000      	b.n	8001fde <HAL_DMA_IRQHandler+0x5e>
 8001fdc:	2204      	movs	r2, #4
 8001fde:	4b38      	ldr	r3, [pc, #224]	@ (80020c0 <HAL_DMA_IRQHandler+0x140>)
 8001fe0:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001fe2:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001fe4:	b103      	cbz	r3, 8001fe8 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 8001fe6:	4798      	blx	r3
}
 8001fe8:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001fea:	2240      	movs	r2, #64	@ 0x40
 8001fec:	e7f7      	b.n	8001fde <HAL_DMA_IRQHandler+0x5e>
 8001fee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ff2:	e7f4      	b.n	8001fde <HAL_DMA_IRQHandler+0x5e>
 8001ff4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ff8:	e7f1      	b.n	8001fde <HAL_DMA_IRQHandler+0x5e>
 8001ffa:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001ffe:	e7ee      	b.n	8001fde <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002000:	2302      	movs	r3, #2
 8002002:	408b      	lsls	r3, r1
 8002004:	4213      	tst	r3, r2
 8002006:	d03c      	beq.n	8002082 <HAL_DMA_IRQHandler+0x102>
 8002008:	f015 0f02 	tst.w	r5, #2
 800200c:	d039      	beq.n	8002082 <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800200e:	6823      	ldr	r3, [r4, #0]
 8002010:	f013 0f20 	tst.w	r3, #32
 8002014:	d106      	bne.n	8002024 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002016:	6823      	ldr	r3, [r4, #0]
 8002018:	f023 030a 	bic.w	r3, r3, #10
 800201c:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800201e:	2301      	movs	r3, #1
 8002020:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002024:	6803      	ldr	r3, [r0, #0]
 8002026:	4a25      	ldr	r2, [pc, #148]	@ (80020bc <HAL_DMA_IRQHandler+0x13c>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d014      	beq.n	8002056 <HAL_DMA_IRQHandler+0xd6>
 800202c:	3214      	adds	r2, #20
 800202e:	4293      	cmp	r3, r2
 8002030:	d01c      	beq.n	800206c <HAL_DMA_IRQHandler+0xec>
 8002032:	3214      	adds	r2, #20
 8002034:	4293      	cmp	r3, r2
 8002036:	d01b      	beq.n	8002070 <HAL_DMA_IRQHandler+0xf0>
 8002038:	3214      	adds	r2, #20
 800203a:	4293      	cmp	r3, r2
 800203c:	d01b      	beq.n	8002076 <HAL_DMA_IRQHandler+0xf6>
 800203e:	3214      	adds	r2, #20
 8002040:	4293      	cmp	r3, r2
 8002042:	d01b      	beq.n	800207c <HAL_DMA_IRQHandler+0xfc>
 8002044:	3214      	adds	r2, #20
 8002046:	4293      	cmp	r3, r2
 8002048:	d002      	beq.n	8002050 <HAL_DMA_IRQHandler+0xd0>
 800204a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800204e:	e003      	b.n	8002058 <HAL_DMA_IRQHandler+0xd8>
 8002050:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002054:	e000      	b.n	8002058 <HAL_DMA_IRQHandler+0xd8>
 8002056:	2202      	movs	r2, #2
 8002058:	4b19      	ldr	r3, [pc, #100]	@ (80020c0 <HAL_DMA_IRQHandler+0x140>)
 800205a:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 800205c:	2300      	movs	r3, #0
 800205e:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8002062:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002064:	2b00      	cmp	r3, #0
 8002066:	d0bf      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 8002068:	4798      	blx	r3
 800206a:	e7bd      	b.n	8001fe8 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800206c:	2220      	movs	r2, #32
 800206e:	e7f3      	b.n	8002058 <HAL_DMA_IRQHandler+0xd8>
 8002070:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002074:	e7f0      	b.n	8002058 <HAL_DMA_IRQHandler+0xd8>
 8002076:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800207a:	e7ed      	b.n	8002058 <HAL_DMA_IRQHandler+0xd8>
 800207c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002080:	e7ea      	b.n	8002058 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002082:	2308      	movs	r3, #8
 8002084:	408b      	lsls	r3, r1
 8002086:	4213      	tst	r3, r2
 8002088:	d0ae      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0x68>
 800208a:	f015 0f08 	tst.w	r5, #8
 800208e:	d0ab      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002090:	6823      	ldr	r3, [r4, #0]
 8002092:	f023 030e 	bic.w	r3, r3, #14
 8002096:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002098:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800209a:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800209c:	2301      	movs	r3, #1
 800209e:	fa03 f202 	lsl.w	r2, r3, r2
 80020a2:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020a4:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80020a6:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 80020aa:	2300      	movs	r3, #0
 80020ac:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80020b0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d098      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 80020b6:	4798      	blx	r3
  return;
 80020b8:	e796      	b.n	8001fe8 <HAL_DMA_IRQHandler+0x68>
 80020ba:	bf00      	nop
 80020bc:	40020008 	.word	0x40020008
 80020c0:	40020000 	.word	0x40020000

080020c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020c4:	b570      	push	{r4, r5, r6, lr}
 80020c6:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80020c8:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80020ca:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020cc:	e09e      	b.n	800220c <HAL_GPIO_Init+0x148>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80020ce:	4d7c      	ldr	r5, [pc, #496]	@ (80022c0 <HAL_GPIO_Init+0x1fc>)
 80020d0:	42ab      	cmp	r3, r5
 80020d2:	d014      	beq.n	80020fe <HAL_GPIO_Init+0x3a>
 80020d4:	d80c      	bhi.n	80020f0 <HAL_GPIO_Init+0x2c>
 80020d6:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80020da:	42ab      	cmp	r3, r5
 80020dc:	d00f      	beq.n	80020fe <HAL_GPIO_Init+0x3a>
 80020de:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 80020e2:	42ab      	cmp	r3, r5
 80020e4:	d00b      	beq.n	80020fe <HAL_GPIO_Init+0x3a>
 80020e6:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80020ea:	42ab      	cmp	r3, r5
 80020ec:	d11f      	bne.n	800212e <HAL_GPIO_Init+0x6a>
 80020ee:	e006      	b.n	80020fe <HAL_GPIO_Init+0x3a>
 80020f0:	4d74      	ldr	r5, [pc, #464]	@ (80022c4 <HAL_GPIO_Init+0x200>)
 80020f2:	42ab      	cmp	r3, r5
 80020f4:	d003      	beq.n	80020fe <HAL_GPIO_Init+0x3a>
 80020f6:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 80020fa:	42ab      	cmp	r3, r5
 80020fc:	d117      	bne.n	800212e <HAL_GPIO_Init+0x6a>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020fe:	688b      	ldr	r3, [r1, #8]
 8002100:	b1a3      	cbz	r3, 800212c <HAL_GPIO_Init+0x68>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002102:	2b01      	cmp	r3, #1
 8002104:	d00d      	beq.n	8002122 <HAL_GPIO_Init+0x5e>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8002106:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002108:	2408      	movs	r4, #8
 800210a:	e010      	b.n	800212e <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800210c:	68cc      	ldr	r4, [r1, #12]
          break;
 800210e:	e00e      	b.n	800212e <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002110:	68cc      	ldr	r4, [r1, #12]
 8002112:	3404      	adds	r4, #4
          break;
 8002114:	e00b      	b.n	800212e <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002116:	68cc      	ldr	r4, [r1, #12]
 8002118:	3408      	adds	r4, #8
          break;
 800211a:	e008      	b.n	800212e <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800211c:	68cc      	ldr	r4, [r1, #12]
 800211e:	340c      	adds	r4, #12
          break;
 8002120:	e005      	b.n	800212e <HAL_GPIO_Init+0x6a>
            GPIOx->BSRR = ioposition;
 8002122:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002124:	2408      	movs	r4, #8
 8002126:	e002      	b.n	800212e <HAL_GPIO_Init+0x6a>
          }
          break;

        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002128:	2400      	movs	r4, #0
 800212a:	e000      	b.n	800212e <HAL_GPIO_Init+0x6a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800212c:	2404      	movs	r4, #4
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800212e:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 8002132:	d837      	bhi.n	80021a4 <HAL_GPIO_Init+0xe0>
 8002134:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002136:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800213a:	6833      	ldr	r3, [r6, #0]
 800213c:	250f      	movs	r5, #15
 800213e:	4095      	lsls	r5, r2
 8002140:	ea23 0305 	bic.w	r3, r3, r5
 8002144:	fa04 f202 	lsl.w	r2, r4, r2
 8002148:	4313      	orrs	r3, r2
 800214a:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800214c:	684b      	ldr	r3, [r1, #4]
 800214e:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002152:	d059      	beq.n	8002208 <HAL_GPIO_Init+0x144>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002154:	4b5c      	ldr	r3, [pc, #368]	@ (80022c8 <HAL_GPIO_Init+0x204>)
 8002156:	699a      	ldr	r2, [r3, #24]
 8002158:	f042 0201 	orr.w	r2, r2, #1
 800215c:	619a      	str	r2, [r3, #24]
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	9301      	str	r3, [sp, #4]
 8002166:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8002168:	ea4f 029c 	mov.w	r2, ip, lsr #2
 800216c:	1c95      	adds	r5, r2, #2
 800216e:	4b57      	ldr	r3, [pc, #348]	@ (80022cc <HAL_GPIO_Init+0x208>)
 8002170:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002174:	f00c 0503 	and.w	r5, ip, #3
 8002178:	00ad      	lsls	r5, r5, #2
 800217a:	230f      	movs	r3, #15
 800217c:	40ab      	lsls	r3, r5
 800217e:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002182:	4b53      	ldr	r3, [pc, #332]	@ (80022d0 <HAL_GPIO_Init+0x20c>)
 8002184:	4298      	cmp	r0, r3
 8002186:	d014      	beq.n	80021b2 <HAL_GPIO_Init+0xee>
 8002188:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800218c:	4298      	cmp	r0, r3
 800218e:	d079      	beq.n	8002284 <HAL_GPIO_Init+0x1c0>
 8002190:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002194:	4298      	cmp	r0, r3
 8002196:	d077      	beq.n	8002288 <HAL_GPIO_Init+0x1c4>
 8002198:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800219c:	4298      	cmp	r0, r3
 800219e:	d006      	beq.n	80021ae <HAL_GPIO_Init+0xea>
 80021a0:	2304      	movs	r3, #4
 80021a2:	e007      	b.n	80021b4 <HAL_GPIO_Init+0xf0>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021a4:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021a6:	f1ac 0208 	sub.w	r2, ip, #8
 80021aa:	0092      	lsls	r2, r2, #2
 80021ac:	e7c5      	b.n	800213a <HAL_GPIO_Init+0x76>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80021ae:	2303      	movs	r3, #3
 80021b0:	e000      	b.n	80021b4 <HAL_GPIO_Init+0xf0>
 80021b2:	2300      	movs	r3, #0
 80021b4:	40ab      	lsls	r3, r5
 80021b6:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 80021b8:	3202      	adds	r2, #2
 80021ba:	4d44      	ldr	r5, [pc, #272]	@ (80022cc <HAL_GPIO_Init+0x208>)
 80021bc:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021c0:	684b      	ldr	r3, [r1, #4]
 80021c2:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80021c6:	d061      	beq.n	800228c <HAL_GPIO_Init+0x1c8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021c8:	4a42      	ldr	r2, [pc, #264]	@ (80022d4 <HAL_GPIO_Init+0x210>)
 80021ca:	6893      	ldr	r3, [r2, #8]
 80021cc:	ea43 030e 	orr.w	r3, r3, lr
 80021d0:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021d2:	684b      	ldr	r3, [r1, #4]
 80021d4:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 80021d8:	d05e      	beq.n	8002298 <HAL_GPIO_Init+0x1d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021da:	4a3e      	ldr	r2, [pc, #248]	@ (80022d4 <HAL_GPIO_Init+0x210>)
 80021dc:	68d3      	ldr	r3, [r2, #12]
 80021de:	ea43 030e 	orr.w	r3, r3, lr
 80021e2:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021e4:	684b      	ldr	r3, [r1, #4]
 80021e6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80021ea:	d05b      	beq.n	80022a4 <HAL_GPIO_Init+0x1e0>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021ec:	4a39      	ldr	r2, [pc, #228]	@ (80022d4 <HAL_GPIO_Init+0x210>)
 80021ee:	6853      	ldr	r3, [r2, #4]
 80021f0:	ea43 030e 	orr.w	r3, r3, lr
 80021f4:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021f6:	684b      	ldr	r3, [r1, #4]
 80021f8:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80021fc:	d058      	beq.n	80022b0 <HAL_GPIO_Init+0x1ec>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021fe:	4a35      	ldr	r2, [pc, #212]	@ (80022d4 <HAL_GPIO_Init+0x210>)
 8002200:	6813      	ldr	r3, [r2, #0]
 8002202:	ea43 030e 	orr.w	r3, r3, lr
 8002206:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 8002208:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800220c:	680b      	ldr	r3, [r1, #0]
 800220e:	fa33 f20c 	lsrs.w	r2, r3, ip
 8002212:	d053      	beq.n	80022bc <HAL_GPIO_Init+0x1f8>
    ioposition = (0x01uL << position);
 8002214:	2201      	movs	r2, #1
 8002216:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800221a:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 800221e:	ea32 0303 	bics.w	r3, r2, r3
 8002222:	d1f1      	bne.n	8002208 <HAL_GPIO_Init+0x144>
      switch (GPIO_Init->Mode)
 8002224:	684b      	ldr	r3, [r1, #4]
 8002226:	2b12      	cmp	r3, #18
 8002228:	f63f af51 	bhi.w	80020ce <HAL_GPIO_Init+0xa>
 800222c:	2b12      	cmp	r3, #18
 800222e:	f63f af7e 	bhi.w	800212e <HAL_GPIO_Init+0x6a>
 8002232:	a501      	add	r5, pc, #4	@ (adr r5, 8002238 <HAL_GPIO_Init+0x174>)
 8002234:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 8002238:	080020ff 	.word	0x080020ff
 800223c:	0800210d 	.word	0x0800210d
 8002240:	08002117 	.word	0x08002117
 8002244:	08002129 	.word	0x08002129
 8002248:	0800212f 	.word	0x0800212f
 800224c:	0800212f 	.word	0x0800212f
 8002250:	0800212f 	.word	0x0800212f
 8002254:	0800212f 	.word	0x0800212f
 8002258:	0800212f 	.word	0x0800212f
 800225c:	0800212f 	.word	0x0800212f
 8002260:	0800212f 	.word	0x0800212f
 8002264:	0800212f 	.word	0x0800212f
 8002268:	0800212f 	.word	0x0800212f
 800226c:	0800212f 	.word	0x0800212f
 8002270:	0800212f 	.word	0x0800212f
 8002274:	0800212f 	.word	0x0800212f
 8002278:	0800212f 	.word	0x0800212f
 800227c:	08002111 	.word	0x08002111
 8002280:	0800211d 	.word	0x0800211d
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002284:	2301      	movs	r3, #1
 8002286:	e795      	b.n	80021b4 <HAL_GPIO_Init+0xf0>
 8002288:	2302      	movs	r3, #2
 800228a:	e793      	b.n	80021b4 <HAL_GPIO_Init+0xf0>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800228c:	4a11      	ldr	r2, [pc, #68]	@ (80022d4 <HAL_GPIO_Init+0x210>)
 800228e:	6893      	ldr	r3, [r2, #8]
 8002290:	ea23 030e 	bic.w	r3, r3, lr
 8002294:	6093      	str	r3, [r2, #8]
 8002296:	e79c      	b.n	80021d2 <HAL_GPIO_Init+0x10e>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002298:	4a0e      	ldr	r2, [pc, #56]	@ (80022d4 <HAL_GPIO_Init+0x210>)
 800229a:	68d3      	ldr	r3, [r2, #12]
 800229c:	ea23 030e 	bic.w	r3, r3, lr
 80022a0:	60d3      	str	r3, [r2, #12]
 80022a2:	e79f      	b.n	80021e4 <HAL_GPIO_Init+0x120>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022a4:	4a0b      	ldr	r2, [pc, #44]	@ (80022d4 <HAL_GPIO_Init+0x210>)
 80022a6:	6853      	ldr	r3, [r2, #4]
 80022a8:	ea23 030e 	bic.w	r3, r3, lr
 80022ac:	6053      	str	r3, [r2, #4]
 80022ae:	e7a2      	b.n	80021f6 <HAL_GPIO_Init+0x132>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80022b0:	4a08      	ldr	r2, [pc, #32]	@ (80022d4 <HAL_GPIO_Init+0x210>)
 80022b2:	6813      	ldr	r3, [r2, #0]
 80022b4:	ea23 030e 	bic.w	r3, r3, lr
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	e7a5      	b.n	8002208 <HAL_GPIO_Init+0x144>
  }
}
 80022bc:	b002      	add	sp, #8
 80022be:	bd70      	pop	{r4, r5, r6, pc}
 80022c0:	10220000 	.word	0x10220000
 80022c4:	10310000 	.word	0x10310000
 80022c8:	40021000 	.word	0x40021000
 80022cc:	40010000 	.word	0x40010000
 80022d0:	40010800 	.word	0x40010800
 80022d4:	40010400 	.word	0x40010400

080022d8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022d8:	6883      	ldr	r3, [r0, #8]
 80022da:	4219      	tst	r1, r3
 80022dc:	d001      	beq.n	80022e2 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 80022de:	2001      	movs	r0, #1
 80022e0:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022e2:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80022e4:	4770      	bx	lr

080022e6 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022e6:	b10a      	cbz	r2, 80022ec <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022e8:	6101      	str	r1, [r0, #16]
 80022ea:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022ec:	0409      	lsls	r1, r1, #16
 80022ee:	6101      	str	r1, [r0, #16]
  }
}
 80022f0:	4770      	bx	lr
	...

080022f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022f4:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002330 <HAL_MspInit+0x3c>)
 80022f8:	699a      	ldr	r2, [r3, #24]
 80022fa:	f042 0201 	orr.w	r2, r2, #1
 80022fe:	619a      	str	r2, [r3, #24]
 8002300:	699a      	ldr	r2, [r3, #24]
 8002302:	f002 0201 	and.w	r2, r2, #1
 8002306:	9200      	str	r2, [sp, #0]
 8002308:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800230a:	69da      	ldr	r2, [r3, #28]
 800230c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002310:	61da      	str	r2, [r3, #28]
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002318:	9301      	str	r3, [sp, #4]
 800231a:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800231c:	4a05      	ldr	r2, [pc, #20]	@ (8002334 <HAL_MspInit+0x40>)
 800231e:	6853      	ldr	r3, [r2, #4]
 8002320:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002324:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002328:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232a:	b002      	add	sp, #8
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	40021000 	.word	0x40021000
 8002334:	40010000 	.word	0x40010000

08002338 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002338:	b570      	push	{r4, r5, r6, lr}
 800233a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800233c:	2300      	movs	r3, #0
 800233e:	9304      	str	r3, [sp, #16]
 8002340:	9305      	str	r3, [sp, #20]
 8002342:	9306      	str	r3, [sp, #24]
 8002344:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8002346:	6802      	ldr	r2, [r0, #0]
 8002348:	4b2a      	ldr	r3, [pc, #168]	@ (80023f4 <HAL_ADC_MspInit+0xbc>)
 800234a:	429a      	cmp	r2, r3
 800234c:	d001      	beq.n	8002352 <HAL_ADC_MspInit+0x1a>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800234e:	b008      	add	sp, #32
 8002350:	bd70      	pop	{r4, r5, r6, pc}
 8002352:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002354:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
 8002358:	699a      	ldr	r2, [r3, #24]
 800235a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800235e:	619a      	str	r2, [r3, #24]
 8002360:	699a      	ldr	r2, [r3, #24]
 8002362:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8002366:	9201      	str	r2, [sp, #4]
 8002368:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800236a:	699a      	ldr	r2, [r3, #24]
 800236c:	f042 0204 	orr.w	r2, r2, #4
 8002370:	619a      	str	r2, [r3, #24]
 8002372:	699a      	ldr	r2, [r3, #24]
 8002374:	f002 0204 	and.w	r2, r2, #4
 8002378:	9202      	str	r2, [sp, #8]
 800237a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800237c:	699a      	ldr	r2, [r3, #24]
 800237e:	f042 0208 	orr.w	r2, r2, #8
 8002382:	619a      	str	r2, [r3, #24]
 8002384:	699b      	ldr	r3, [r3, #24]
 8002386:	f003 0308 	and.w	r3, r3, #8
 800238a:	9303      	str	r3, [sp, #12]
 800238c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800238e:	23fe      	movs	r3, #254	@ 0xfe
 8002390:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002392:	2503      	movs	r5, #3
 8002394:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002396:	ae04      	add	r6, sp, #16
 8002398:	4631      	mov	r1, r6
 800239a:	4817      	ldr	r0, [pc, #92]	@ (80023f8 <HAL_ADC_MspInit+0xc0>)
 800239c:	f7ff fe92 	bl	80020c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80023a0:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023a2:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a4:	4631      	mov	r1, r6
 80023a6:	4815      	ldr	r0, [pc, #84]	@ (80023fc <HAL_ADC_MspInit+0xc4>)
 80023a8:	f7ff fe8c 	bl	80020c4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80023ac:	4814      	ldr	r0, [pc, #80]	@ (8002400 <HAL_ADC_MspInit+0xc8>)
 80023ae:	4b15      	ldr	r3, [pc, #84]	@ (8002404 <HAL_ADC_MspInit+0xcc>)
 80023b0:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023b2:	2300      	movs	r3, #0
 80023b4:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80023b6:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80023b8:	2280      	movs	r2, #128	@ 0x80
 80023ba:	60c2      	str	r2, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80023bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023c0:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80023c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80023c6:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80023c8:	2220      	movs	r2, #32
 80023ca:	6182      	str	r2, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80023cc:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80023ce:	f7ff fd69 	bl	8001ea4 <HAL_DMA_Init>
 80023d2:	b958      	cbnz	r0, 80023ec <HAL_ADC_MspInit+0xb4>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80023d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002400 <HAL_ADC_MspInit+0xc8>)
 80023d6:	6223      	str	r3, [r4, #32]
 80023d8:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80023da:	2200      	movs	r2, #0
 80023dc:	4611      	mov	r1, r2
 80023de:	2012      	movs	r0, #18
 80023e0:	f7ff fd18 	bl	8001e14 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80023e4:	2012      	movs	r0, #18
 80023e6:	f7ff fd25 	bl	8001e34 <HAL_NVIC_EnableIRQ>
}
 80023ea:	e7b0      	b.n	800234e <HAL_ADC_MspInit+0x16>
      Error_Handler();
 80023ec:	f7fe ff76 	bl	80012dc <Error_Handler>
 80023f0:	e7f0      	b.n	80023d4 <HAL_ADC_MspInit+0x9c>
 80023f2:	bf00      	nop
 80023f4:	40012400 	.word	0x40012400
 80023f8:	40010800 	.word	0x40010800
 80023fc:	40010c00 	.word	0x40010c00
 8002400:	2000016c 	.word	0x2000016c
 8002404:	40020008 	.word	0x40020008

08002408 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002408:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 800240a:	6803      	ldr	r3, [r0, #0]
 800240c:	4a0f      	ldr	r2, [pc, #60]	@ (800244c <HAL_TIM_Base_MspInit+0x44>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d004      	beq.n	800241c <HAL_TIM_Base_MspInit+0x14>
    __HAL_RCC_TIM1_CLK_ENABLE();
    /* USER CODE BEGIN TIM1_MspInit 1 */

    /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8002412:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002416:	d00c      	beq.n	8002432 <HAL_TIM_Base_MspInit+0x2a>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002418:	b002      	add	sp, #8
 800241a:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 800241c:	4b0c      	ldr	r3, [pc, #48]	@ (8002450 <HAL_TIM_Base_MspInit+0x48>)
 800241e:	699a      	ldr	r2, [r3, #24]
 8002420:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002424:	619a      	str	r2, [r3, #24]
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	9b00      	ldr	r3, [sp, #0]
 8002430:	e7f2      	b.n	8002418 <HAL_TIM_Base_MspInit+0x10>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002432:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8002436:	69da      	ldr	r2, [r3, #28]
 8002438:	f042 0201 	orr.w	r2, r2, #1
 800243c:	61da      	str	r2, [r3, #28]
 800243e:	69db      	ldr	r3, [r3, #28]
 8002440:	f003 0301 	and.w	r3, r3, #1
 8002444:	9301      	str	r3, [sp, #4]
 8002446:	9b01      	ldr	r3, [sp, #4]
}
 8002448:	e7e6      	b.n	8002418 <HAL_TIM_Base_MspInit+0x10>
 800244a:	bf00      	nop
 800244c:	40012c00 	.word	0x40012c00
 8002450:	40021000 	.word	0x40021000

08002454 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002454:	b530      	push	{r4, r5, lr}
 8002456:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002458:	2300      	movs	r3, #0
 800245a:	9304      	str	r3, [sp, #16]
 800245c:	9305      	str	r3, [sp, #20]
 800245e:	9306      	str	r3, [sp, #24]
 8002460:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM1)
 8002462:	6803      	ldr	r3, [r0, #0]
 8002464:	4a26      	ldr	r2, [pc, #152]	@ (8002500 <HAL_TIM_MspPostInit+0xac>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d004      	beq.n	8002474 <HAL_TIM_MspPostInit+0x20>

    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM2)
 800246a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800246e:	d016      	beq.n	800249e <HAL_TIM_MspPostInit+0x4a>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002470:	b009      	add	sp, #36	@ 0x24
 8002472:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002474:	4b23      	ldr	r3, [pc, #140]	@ (8002504 <HAL_TIM_MspPostInit+0xb0>)
 8002476:	699a      	ldr	r2, [r3, #24]
 8002478:	f042 0204 	orr.w	r2, r2, #4
 800247c:	619a      	str	r2, [r3, #24]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	9301      	str	r3, [sp, #4]
 8002486:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002488:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800248c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248e:	2302      	movs	r3, #2
 8002490:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002492:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002494:	a904      	add	r1, sp, #16
 8002496:	481c      	ldr	r0, [pc, #112]	@ (8002508 <HAL_TIM_MspPostInit+0xb4>)
 8002498:	f7ff fe14 	bl	80020c4 <HAL_GPIO_Init>
 800249c:	e7e8      	b.n	8002470 <HAL_TIM_MspPostInit+0x1c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249e:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80024a2:	699a      	ldr	r2, [r3, #24]
 80024a4:	f042 0204 	orr.w	r2, r2, #4
 80024a8:	619a      	str	r2, [r3, #24]
 80024aa:	699a      	ldr	r2, [r3, #24]
 80024ac:	f002 0204 	and.w	r2, r2, #4
 80024b0:	9202      	str	r2, [sp, #8]
 80024b2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024b4:	699a      	ldr	r2, [r3, #24]
 80024b6:	f042 0208 	orr.w	r2, r2, #8
 80024ba:	619a      	str	r2, [r3, #24]
 80024bc:	699b      	ldr	r3, [r3, #24]
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	9303      	str	r3, [sp, #12]
 80024c4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80024c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024ca:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024cc:	2402      	movs	r4, #2
 80024ce:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024d0:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d2:	ad04      	add	r5, sp, #16
 80024d4:	4629      	mov	r1, r5
 80024d6:	480c      	ldr	r0, [pc, #48]	@ (8002508 <HAL_TIM_MspPostInit+0xb4>)
 80024d8:	f7ff fdf4 	bl	80020c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024dc:	2308      	movs	r3, #8
 80024de:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e0:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e2:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024e4:	4629      	mov	r1, r5
 80024e6:	4809      	ldr	r0, [pc, #36]	@ (800250c <HAL_TIM_MspPostInit+0xb8>)
 80024e8:	f7ff fdec 	bl	80020c4 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80024ec:	4a08      	ldr	r2, [pc, #32]	@ (8002510 <HAL_TIM_MspPostInit+0xbc>)
 80024ee:	6853      	ldr	r3, [r2, #4]
 80024f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024f4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80024f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024fc:	6053      	str	r3, [r2, #4]
}
 80024fe:	e7b7      	b.n	8002470 <HAL_TIM_MspPostInit+0x1c>
 8002500:	40012c00 	.word	0x40012c00
 8002504:	40021000 	.word	0x40021000
 8002508:	40010800 	.word	0x40010800
 800250c:	40010c00 	.word	0x40010c00
 8002510:	40010000 	.word	0x40010000

08002514 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002514:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002516:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <RCC_Delay+0x24>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a08      	ldr	r2, [pc, #32]	@ (800253c <RCC_Delay+0x28>)
 800251c:	fba2 2303 	umull	r2, r3, r2, r3
 8002520:	0a5b      	lsrs	r3, r3, #9
 8002522:	fb00 f303 	mul.w	r3, r0, r3
 8002526:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8002528:	bf00      	nop
  }
  while (Delay --);
 800252a:	9b01      	ldr	r3, [sp, #4]
 800252c:	1e5a      	subs	r2, r3, #1
 800252e:	9201      	str	r2, [sp, #4]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d1f9      	bne.n	8002528 <RCC_Delay+0x14>
}
 8002534:	b002      	add	sp, #8
 8002536:	4770      	bx	lr
 8002538:	2000000c 	.word	0x2000000c
 800253c:	10624dd3 	.word	0x10624dd3

08002540 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8002540:	2800      	cmp	r0, #0
 8002542:	f000 81f1 	beq.w	8002928 <HAL_RCC_OscConfig+0x3e8>
{
 8002546:	b570      	push	{r4, r5, r6, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800254c:	6803      	ldr	r3, [r0, #0]
 800254e:	f013 0f01 	tst.w	r3, #1
 8002552:	d02c      	beq.n	80025ae <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002554:	4b99      	ldr	r3, [pc, #612]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f003 030c 	and.w	r3, r3, #12
 800255c:	2b04      	cmp	r3, #4
 800255e:	d01d      	beq.n	800259c <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002560:	4b96      	ldr	r3, [pc, #600]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 030c 	and.w	r3, r3, #12
 8002568:	2b08      	cmp	r3, #8
 800256a:	d012      	beq.n	8002592 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800256c:	6863      	ldr	r3, [r4, #4]
 800256e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002572:	d041      	beq.n	80025f8 <HAL_RCC_OscConfig+0xb8>
 8002574:	2b00      	cmp	r3, #0
 8002576:	d155      	bne.n	8002624 <HAL_RCC_OscConfig+0xe4>
 8002578:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800257c:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800258e:	601a      	str	r2, [r3, #0]
 8002590:	e037      	b.n	8002602 <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002592:	4b8a      	ldr	r3, [pc, #552]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800259a:	d0e7      	beq.n	800256c <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800259c:	4b87      	ldr	r3, [pc, #540]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80025a4:	d003      	beq.n	80025ae <HAL_RCC_OscConfig+0x6e>
 80025a6:	6863      	ldr	r3, [r4, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 81bf 	beq.w	800292c <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ae:	6823      	ldr	r3, [r4, #0]
 80025b0:	f013 0f02 	tst.w	r3, #2
 80025b4:	d075      	beq.n	80026a2 <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025b6:	4b81      	ldr	r3, [pc, #516]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f013 0f0c 	tst.w	r3, #12
 80025be:	d05f      	beq.n	8002680 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025c0:	4b7e      	ldr	r3, [pc, #504]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f003 030c 	and.w	r3, r3, #12
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d054      	beq.n	8002676 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025cc:	6923      	ldr	r3, [r4, #16]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 808a 	beq.w	80026e8 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 80025d4:	4b7a      	ldr	r3, [pc, #488]	@ (80027c0 <HAL_RCC_OscConfig+0x280>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80025da:	f7ff f8f9 	bl	80017d0 <HAL_GetTick>
 80025de:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025e0:	4b76      	ldr	r3, [pc, #472]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f013 0f02 	tst.w	r3, #2
 80025e8:	d175      	bne.n	80026d6 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ea:	f7ff f8f1 	bl	80017d0 <HAL_GetTick>
 80025ee:	1b40      	subs	r0, r0, r5
 80025f0:	2802      	cmp	r0, #2
 80025f2:	d9f5      	bls.n	80025e0 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 80025f4:	2003      	movs	r0, #3
 80025f6:	e19e      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f8:	4a70      	ldr	r2, [pc, #448]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 80025fa:	6813      	ldr	r3, [r2, #0]
 80025fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002600:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002602:	6863      	ldr	r3, [r4, #4]
 8002604:	b343      	cbz	r3, 8002658 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8002606:	f7ff f8e3 	bl	80017d0 <HAL_GetTick>
 800260a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260c:	4b6b      	ldr	r3, [pc, #428]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002614:	d1cb      	bne.n	80025ae <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002616:	f7ff f8db 	bl	80017d0 <HAL_GetTick>
 800261a:	1b40      	subs	r0, r0, r5
 800261c:	2864      	cmp	r0, #100	@ 0x64
 800261e:	d9f5      	bls.n	800260c <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8002620:	2003      	movs	r0, #3
 8002622:	e188      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002624:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002628:	d009      	beq.n	800263e <HAL_RCC_OscConfig+0xfe>
 800262a:	4b64      	ldr	r3, [pc, #400]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	e7e1      	b.n	8002602 <HAL_RCC_OscConfig+0xc2>
 800263e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002642:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	e7d4      	b.n	8002602 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8002658:	f7ff f8ba 	bl	80017d0 <HAL_GetTick>
 800265c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800265e:	4b57      	ldr	r3, [pc, #348]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002666:	d0a2      	beq.n	80025ae <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002668:	f7ff f8b2 	bl	80017d0 <HAL_GetTick>
 800266c:	1b40      	subs	r0, r0, r5
 800266e:	2864      	cmp	r0, #100	@ 0x64
 8002670:	d9f5      	bls.n	800265e <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8002672:	2003      	movs	r0, #3
 8002674:	e15f      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002676:	4b51      	ldr	r3, [pc, #324]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800267e:	d1a5      	bne.n	80025cc <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002680:	4b4e      	ldr	r3, [pc, #312]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f013 0f02 	tst.w	r3, #2
 8002688:	d003      	beq.n	8002692 <HAL_RCC_OscConfig+0x152>
 800268a:	6923      	ldr	r3, [r4, #16]
 800268c:	2b01      	cmp	r3, #1
 800268e:	f040 814f 	bne.w	8002930 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002692:	4a4a      	ldr	r2, [pc, #296]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 8002694:	6813      	ldr	r3, [r2, #0]
 8002696:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800269a:	6961      	ldr	r1, [r4, #20]
 800269c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80026a0:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	f013 0f08 	tst.w	r3, #8
 80026a8:	d033      	beq.n	8002712 <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026aa:	69a3      	ldr	r3, [r4, #24]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d05c      	beq.n	800276a <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 80026b0:	4b43      	ldr	r3, [pc, #268]	@ (80027c0 <HAL_RCC_OscConfig+0x280>)
 80026b2:	2201      	movs	r2, #1
 80026b4:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80026b8:	f7ff f88a 	bl	80017d0 <HAL_GetTick>
 80026bc:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026be:	4b3f      	ldr	r3, [pc, #252]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 80026c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026c2:	f013 0f02 	tst.w	r3, #2
 80026c6:	d121      	bne.n	800270c <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c8:	f7ff f882 	bl	80017d0 <HAL_GetTick>
 80026cc:	1b40      	subs	r0, r0, r5
 80026ce:	2802      	cmp	r0, #2
 80026d0:	d9f5      	bls.n	80026be <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 80026d2:	2003      	movs	r0, #3
 80026d4:	e12f      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d6:	4a39      	ldr	r2, [pc, #228]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 80026d8:	6813      	ldr	r3, [r2, #0]
 80026da:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80026de:	6961      	ldr	r1, [r4, #20]
 80026e0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80026e4:	6013      	str	r3, [r2, #0]
 80026e6:	e7dc      	b.n	80026a2 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 80026e8:	4b35      	ldr	r3, [pc, #212]	@ (80027c0 <HAL_RCC_OscConfig+0x280>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80026ee:	f7ff f86f 	bl	80017d0 <HAL_GetTick>
 80026f2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026f4:	4b31      	ldr	r3, [pc, #196]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f013 0f02 	tst.w	r3, #2
 80026fc:	d0d1      	beq.n	80026a2 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026fe:	f7ff f867 	bl	80017d0 <HAL_GetTick>
 8002702:	1b40      	subs	r0, r0, r5
 8002704:	2802      	cmp	r0, #2
 8002706:	d9f5      	bls.n	80026f4 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8002708:	2003      	movs	r0, #3
 800270a:	e114      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 800270c:	2001      	movs	r0, #1
 800270e:	f7ff ff01 	bl	8002514 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	f013 0f04 	tst.w	r3, #4
 8002718:	f000 8096 	beq.w	8002848 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800271c:	4b27      	ldr	r3, [pc, #156]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 800271e:	69db      	ldr	r3, [r3, #28]
 8002720:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002724:	d134      	bne.n	8002790 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002726:	4b25      	ldr	r3, [pc, #148]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 8002728:	69da      	ldr	r2, [r3, #28]
 800272a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800272e:	61da      	str	r2, [r3, #28]
 8002730:	69db      	ldr	r3, [r3, #28]
 8002732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002736:	9301      	str	r3, [sp, #4]
 8002738:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800273a:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800273c:	4b21      	ldr	r3, [pc, #132]	@ (80027c4 <HAL_RCC_OscConfig+0x284>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002744:	d026      	beq.n	8002794 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002746:	68e3      	ldr	r3, [r4, #12]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d03d      	beq.n	80027c8 <HAL_RCC_OscConfig+0x288>
 800274c:	2b00      	cmp	r3, #0
 800274e:	d153      	bne.n	80027f8 <HAL_RCC_OscConfig+0x2b8>
 8002750:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002754:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8002758:	6a1a      	ldr	r2, [r3, #32]
 800275a:	f022 0201 	bic.w	r2, r2, #1
 800275e:	621a      	str	r2, [r3, #32]
 8002760:	6a1a      	ldr	r2, [r3, #32]
 8002762:	f022 0204 	bic.w	r2, r2, #4
 8002766:	621a      	str	r2, [r3, #32]
 8002768:	e033      	b.n	80027d2 <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 800276a:	4b15      	ldr	r3, [pc, #84]	@ (80027c0 <HAL_RCC_OscConfig+0x280>)
 800276c:	2200      	movs	r2, #0
 800276e:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8002772:	f7ff f82d 	bl	80017d0 <HAL_GetTick>
 8002776:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002778:	4b10      	ldr	r3, [pc, #64]	@ (80027bc <HAL_RCC_OscConfig+0x27c>)
 800277a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277c:	f013 0f02 	tst.w	r3, #2
 8002780:	d0c7      	beq.n	8002712 <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002782:	f7ff f825 	bl	80017d0 <HAL_GetTick>
 8002786:	1b40      	subs	r0, r0, r5
 8002788:	2802      	cmp	r0, #2
 800278a:	d9f5      	bls.n	8002778 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 800278c:	2003      	movs	r0, #3
 800278e:	e0d2      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8002790:	2500      	movs	r5, #0
 8002792:	e7d3      	b.n	800273c <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002794:	4a0b      	ldr	r2, [pc, #44]	@ (80027c4 <HAL_RCC_OscConfig+0x284>)
 8002796:	6813      	ldr	r3, [r2, #0]
 8002798:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800279c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800279e:	f7ff f817 	bl	80017d0 <HAL_GetTick>
 80027a2:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a4:	4b07      	ldr	r3, [pc, #28]	@ (80027c4 <HAL_RCC_OscConfig+0x284>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80027ac:	d1cb      	bne.n	8002746 <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ae:	f7ff f80f 	bl	80017d0 <HAL_GetTick>
 80027b2:	1b80      	subs	r0, r0, r6
 80027b4:	2864      	cmp	r0, #100	@ 0x64
 80027b6:	d9f5      	bls.n	80027a4 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 80027b8:	2003      	movs	r0, #3
 80027ba:	e0bc      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
 80027bc:	40021000 	.word	0x40021000
 80027c0:	42420000 	.word	0x42420000
 80027c4:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027c8:	4a5f      	ldr	r2, [pc, #380]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 80027ca:	6a13      	ldr	r3, [r2, #32]
 80027cc:	f043 0301 	orr.w	r3, r3, #1
 80027d0:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027d2:	68e3      	ldr	r3, [r4, #12]
 80027d4:	b333      	cbz	r3, 8002824 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 80027d6:	f7fe fffb 	bl	80017d0 <HAL_GetTick>
 80027da:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027dc:	4b5a      	ldr	r3, [pc, #360]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	f013 0f02 	tst.w	r3, #2
 80027e4:	d12f      	bne.n	8002846 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027e6:	f7fe fff3 	bl	80017d0 <HAL_GetTick>
 80027ea:	1b80      	subs	r0, r0, r6
 80027ec:	f241 3388 	movw	r3, #5000	@ 0x1388
 80027f0:	4298      	cmp	r0, r3
 80027f2:	d9f3      	bls.n	80027dc <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 80027f4:	2003      	movs	r0, #3
 80027f6:	e09e      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027f8:	2b05      	cmp	r3, #5
 80027fa:	d009      	beq.n	8002810 <HAL_RCC_OscConfig+0x2d0>
 80027fc:	4b52      	ldr	r3, [pc, #328]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 80027fe:	6a1a      	ldr	r2, [r3, #32]
 8002800:	f022 0201 	bic.w	r2, r2, #1
 8002804:	621a      	str	r2, [r3, #32]
 8002806:	6a1a      	ldr	r2, [r3, #32]
 8002808:	f022 0204 	bic.w	r2, r2, #4
 800280c:	621a      	str	r2, [r3, #32]
 800280e:	e7e0      	b.n	80027d2 <HAL_RCC_OscConfig+0x292>
 8002810:	4b4d      	ldr	r3, [pc, #308]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 8002812:	6a1a      	ldr	r2, [r3, #32]
 8002814:	f042 0204 	orr.w	r2, r2, #4
 8002818:	621a      	str	r2, [r3, #32]
 800281a:	6a1a      	ldr	r2, [r3, #32]
 800281c:	f042 0201 	orr.w	r2, r2, #1
 8002820:	621a      	str	r2, [r3, #32]
 8002822:	e7d6      	b.n	80027d2 <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8002824:	f7fe ffd4 	bl	80017d0 <HAL_GetTick>
 8002828:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800282a:	4b47      	ldr	r3, [pc, #284]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 800282c:	6a1b      	ldr	r3, [r3, #32]
 800282e:	f013 0f02 	tst.w	r3, #2
 8002832:	d008      	beq.n	8002846 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002834:	f7fe ffcc 	bl	80017d0 <HAL_GetTick>
 8002838:	1b80      	subs	r0, r0, r6
 800283a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800283e:	4298      	cmp	r0, r3
 8002840:	d9f3      	bls.n	800282a <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8002842:	2003      	movs	r0, #3
 8002844:	e077      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8002846:	b9e5      	cbnz	r5, 8002882 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002848:	69e3      	ldr	r3, [r4, #28]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d072      	beq.n	8002934 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800284e:	4a3e      	ldr	r2, [pc, #248]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 8002850:	6852      	ldr	r2, [r2, #4]
 8002852:	f002 020c 	and.w	r2, r2, #12
 8002856:	2a08      	cmp	r2, #8
 8002858:	d056      	beq.n	8002908 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800285a:	2b02      	cmp	r3, #2
 800285c:	d017      	beq.n	800288e <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 800285e:	4b3b      	ldr	r3, [pc, #236]	@ (800294c <HAL_RCC_OscConfig+0x40c>)
 8002860:	2200      	movs	r2, #0
 8002862:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002864:	f7fe ffb4 	bl	80017d0 <HAL_GetTick>
 8002868:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800286a:	4b37      	ldr	r3, [pc, #220]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002872:	d047      	beq.n	8002904 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002874:	f7fe ffac 	bl	80017d0 <HAL_GetTick>
 8002878:	1b00      	subs	r0, r0, r4
 800287a:	2802      	cmp	r0, #2
 800287c:	d9f5      	bls.n	800286a <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 800287e:	2003      	movs	r0, #3
 8002880:	e059      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002882:	4a31      	ldr	r2, [pc, #196]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 8002884:	69d3      	ldr	r3, [r2, #28]
 8002886:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800288a:	61d3      	str	r3, [r2, #28]
 800288c:	e7dc      	b.n	8002848 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 800288e:	4b2f      	ldr	r3, [pc, #188]	@ (800294c <HAL_RCC_OscConfig+0x40c>)
 8002890:	2200      	movs	r2, #0
 8002892:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002894:	f7fe ff9c 	bl	80017d0 <HAL_GetTick>
 8002898:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800289a:	4b2b      	ldr	r3, [pc, #172]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80028a2:	d006      	beq.n	80028b2 <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a4:	f7fe ff94 	bl	80017d0 <HAL_GetTick>
 80028a8:	1b40      	subs	r0, r0, r5
 80028aa:	2802      	cmp	r0, #2
 80028ac:	d9f5      	bls.n	800289a <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 80028ae:	2003      	movs	r0, #3
 80028b0:	e041      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80028b2:	6a23      	ldr	r3, [r4, #32]
 80028b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028b8:	d01a      	beq.n	80028f0 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028ba:	4923      	ldr	r1, [pc, #140]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 80028bc:	684b      	ldr	r3, [r1, #4]
 80028be:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 80028c2:	6a22      	ldr	r2, [r4, #32]
 80028c4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80028c6:	4302      	orrs	r2, r0
 80028c8:	4313      	orrs	r3, r2
 80028ca:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 80028cc:	4b1f      	ldr	r3, [pc, #124]	@ (800294c <HAL_RCC_OscConfig+0x40c>)
 80028ce:	2201      	movs	r2, #1
 80028d0:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80028d2:	f7fe ff7d 	bl	80017d0 <HAL_GetTick>
 80028d6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80028d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80028e0:	d10e      	bne.n	8002900 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e2:	f7fe ff75 	bl	80017d0 <HAL_GetTick>
 80028e6:	1b00      	subs	r0, r0, r4
 80028e8:	2802      	cmp	r0, #2
 80028ea:	d9f5      	bls.n	80028d8 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 80028ec:	2003      	movs	r0, #3
 80028ee:	e022      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028f0:	4a15      	ldr	r2, [pc, #84]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 80028f2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80028f4:	f023 030f 	bic.w	r3, r3, #15
 80028f8:	68a1      	ldr	r1, [r4, #8]
 80028fa:	430b      	orrs	r3, r1
 80028fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80028fe:	e7dc      	b.n	80028ba <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8002900:	2000      	movs	r0, #0
 8002902:	e018      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
 8002904:	2000      	movs	r0, #0
 8002906:	e016      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002908:	2b01      	cmp	r3, #1
 800290a:	d016      	beq.n	800293a <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 800290c:	4b0e      	ldr	r3, [pc, #56]	@ (8002948 <HAL_RCC_OscConfig+0x408>)
 800290e:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002910:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8002914:	6a22      	ldr	r2, [r4, #32]
 8002916:	4291      	cmp	r1, r2
 8002918:	d111      	bne.n	800293e <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800291a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800291e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002920:	4293      	cmp	r3, r2
 8002922:	d10e      	bne.n	8002942 <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8002924:	2000      	movs	r0, #0
 8002926:	e006      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8002928:	2001      	movs	r0, #1
}
 800292a:	4770      	bx	lr
        return HAL_ERROR;
 800292c:	2001      	movs	r0, #1
 800292e:	e002      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8002930:	2001      	movs	r0, #1
 8002932:	e000      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8002934:	2000      	movs	r0, #0
}
 8002936:	b002      	add	sp, #8
 8002938:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800293a:	2001      	movs	r0, #1
 800293c:	e7fb      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 800293e:	2001      	movs	r0, #1
 8002940:	e7f9      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
 8002942:	2001      	movs	r0, #1
 8002944:	e7f7      	b.n	8002936 <HAL_RCC_OscConfig+0x3f6>
 8002946:	bf00      	nop
 8002948:	40021000 	.word	0x40021000
 800294c:	42420000 	.word	0x42420000

08002950 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8002950:	4b0f      	ldr	r3, [pc, #60]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x40>)
 8002952:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002954:	f003 020c 	and.w	r2, r3, #12
 8002958:	2a08      	cmp	r2, #8
 800295a:	d001      	beq.n	8002960 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 800295c:	480d      	ldr	r0, [pc, #52]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x44>)
}
 800295e:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002960:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8002964:	490c      	ldr	r1, [pc, #48]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x48>)
 8002966:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002968:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800296c:	d00b      	beq.n	8002986 <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 800296e:	4b08      	ldr	r3, [pc, #32]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x40>)
 8002970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002972:	f003 030f 	and.w	r3, r3, #15
 8002976:	4a09      	ldr	r2, [pc, #36]	@ (800299c <HAL_RCC_GetSysClockFreq+0x4c>)
 8002978:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800297a:	4a06      	ldr	r2, [pc, #24]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x44>)
 800297c:	fb02 f000 	mul.w	r0, r2, r0
 8002980:	fbb0 f0f3 	udiv	r0, r0, r3
 8002984:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002986:	4b06      	ldr	r3, [pc, #24]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x50>)
 8002988:	fb03 f000 	mul.w	r0, r3, r0
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	40021000 	.word	0x40021000
 8002994:	007a1200 	.word	0x007a1200
 8002998:	08004440 	.word	0x08004440
 800299c:	08004430 	.word	0x08004430
 80029a0:	003d0900 	.word	0x003d0900

080029a4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80029a4:	2800      	cmp	r0, #0
 80029a6:	d07b      	beq.n	8002aa0 <HAL_RCC_ClockConfig+0xfc>
{
 80029a8:	b538      	push	{r3, r4, r5, lr}
 80029aa:	4604      	mov	r4, r0
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029ac:	6803      	ldr	r3, [r0, #0]
 80029ae:	f013 0f02 	tst.w	r3, #2
 80029b2:	d017      	beq.n	80029e4 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b4:	f013 0f04 	tst.w	r3, #4
 80029b8:	d004      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x20>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029ba:	4a3b      	ldr	r2, [pc, #236]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 80029bc:	6853      	ldr	r3, [r2, #4]
 80029be:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80029c2:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029c4:	6823      	ldr	r3, [r4, #0]
 80029c6:	f013 0f08 	tst.w	r3, #8
 80029ca:	d004      	beq.n	80029d6 <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029cc:	4a36      	ldr	r2, [pc, #216]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 80029ce:	6853      	ldr	r3, [r2, #4]
 80029d0:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80029d4:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029d6:	4a34      	ldr	r2, [pc, #208]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 80029d8:	6853      	ldr	r3, [r2, #4]
 80029da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029de:	68a1      	ldr	r1, [r4, #8]
 80029e0:	430b      	orrs	r3, r1
 80029e2:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029e4:	6823      	ldr	r3, [r4, #0]
 80029e6:	f013 0f01 	tst.w	r3, #1
 80029ea:	d031      	beq.n	8002a50 <HAL_RCC_ClockConfig+0xac>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ec:	6863      	ldr	r3, [r4, #4]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d020      	beq.n	8002a34 <HAL_RCC_ClockConfig+0x90>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d025      	beq.n	8002a42 <HAL_RCC_ClockConfig+0x9e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029f6:	4a2c      	ldr	r2, [pc, #176]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 80029f8:	6812      	ldr	r2, [r2, #0]
 80029fa:	f012 0f02 	tst.w	r2, #2
 80029fe:	d051      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x100>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a00:	4929      	ldr	r1, [pc, #164]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 8002a02:	684a      	ldr	r2, [r1, #4]
 8002a04:	f022 0203 	bic.w	r2, r2, #3
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002a0c:	f7fe fee0 	bl	80017d0 <HAL_GetTick>
 8002a10:	4605      	mov	r5, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a12:	4b25      	ldr	r3, [pc, #148]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f003 030c 	and.w	r3, r3, #12
 8002a1a:	6862      	ldr	r2, [r4, #4]
 8002a1c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002a20:	d016      	beq.n	8002a50 <HAL_RCC_ClockConfig+0xac>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a22:	f7fe fed5 	bl	80017d0 <HAL_GetTick>
 8002a26:	1b40      	subs	r0, r0, r5
 8002a28:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002a2c:	4298      	cmp	r0, r3
 8002a2e:	d9f0      	bls.n	8002a12 <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8002a30:	2003      	movs	r0, #3
 8002a32:	e034      	b.n	8002a9e <HAL_RCC_ClockConfig+0xfa>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a34:	4a1c      	ldr	r2, [pc, #112]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 8002a36:	6812      	ldr	r2, [r2, #0]
 8002a38:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8002a3c:	d1e0      	bne.n	8002a00 <HAL_RCC_ClockConfig+0x5c>
        return HAL_ERROR;
 8002a3e:	2001      	movs	r0, #1
 8002a40:	e02d      	b.n	8002a9e <HAL_RCC_ClockConfig+0xfa>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a42:	4a19      	ldr	r2, [pc, #100]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 8002a44:	6812      	ldr	r2, [r2, #0]
 8002a46:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8002a4a:	d1d9      	bne.n	8002a00 <HAL_RCC_ClockConfig+0x5c>
        return HAL_ERROR;
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	e026      	b.n	8002a9e <HAL_RCC_ClockConfig+0xfa>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a50:	6823      	ldr	r3, [r4, #0]
 8002a52:	f013 0f04 	tst.w	r3, #4
 8002a56:	d006      	beq.n	8002a66 <HAL_RCC_ClockConfig+0xc2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a58:	4a13      	ldr	r2, [pc, #76]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 8002a5a:	6853      	ldr	r3, [r2, #4]
 8002a5c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a60:	68e1      	ldr	r1, [r4, #12]
 8002a62:	430b      	orrs	r3, r1
 8002a64:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a66:	6823      	ldr	r3, [r4, #0]
 8002a68:	f013 0f08 	tst.w	r3, #8
 8002a6c:	d007      	beq.n	8002a7e <HAL_RCC_ClockConfig+0xda>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 8002a70:	6853      	ldr	r3, [r2, #4]
 8002a72:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8002a76:	6921      	ldr	r1, [r4, #16]
 8002a78:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a7c:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a7e:	f7ff ff67 	bl	8002950 <HAL_RCC_GetSysClockFreq>
 8002a82:	4b09      	ldr	r3, [pc, #36]	@ (8002aa8 <HAL_RCC_ClockConfig+0x104>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002a8a:	4a08      	ldr	r2, [pc, #32]	@ (8002aac <HAL_RCC_ClockConfig+0x108>)
 8002a8c:	5cd3      	ldrb	r3, [r2, r3]
 8002a8e:	40d8      	lsrs	r0, r3
 8002a90:	4b07      	ldr	r3, [pc, #28]	@ (8002ab0 <HAL_RCC_ClockConfig+0x10c>)
 8002a92:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002a94:	4b07      	ldr	r3, [pc, #28]	@ (8002ab4 <HAL_RCC_ClockConfig+0x110>)
 8002a96:	6818      	ldr	r0, [r3, #0]
 8002a98:	f7fe fe5c 	bl	8001754 <HAL_InitTick>
  return HAL_OK;
 8002a9c:	2000      	movs	r0, #0
}
 8002a9e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002aa0:	2001      	movs	r0, #1
}
 8002aa2:	4770      	bx	lr
        return HAL_ERROR;
 8002aa4:	2001      	movs	r0, #1
 8002aa6:	e7fa      	b.n	8002a9e <HAL_RCC_ClockConfig+0xfa>
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	08004450 	.word	0x08004450
 8002ab0:	2000000c 	.word	0x2000000c
 8002ab4:	20000008 	.word	0x20000008

08002ab8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ab8:	b570      	push	{r4, r5, r6, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002abe:	6803      	ldr	r3, [r0, #0]
 8002ac0:	f013 0f01 	tst.w	r3, #1
 8002ac4:	d036      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac6:	4b39      	ldr	r3, [pc, #228]	@ (8002bac <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002ace:	d13f      	bne.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad0:	4b36      	ldr	r3, [pc, #216]	@ (8002bac <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8002ad2:	69da      	ldr	r2, [r3, #28]
 8002ad4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002ad8:	61da      	str	r2, [r3, #28]
 8002ada:	69db      	ldr	r3, [r3, #28]
 8002adc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ae0:	9301      	str	r3, [sp, #4]
 8002ae2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002ae4:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ae6:	4b32      	ldr	r3, [pc, #200]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002aee:	d031      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002af0:	4b2e      	ldr	r3, [pc, #184]	@ (8002bac <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8002af2:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002af4:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8002af8:	d013      	beq.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002afa:	6862      	ldr	r2, [r4, #4]
 8002afc:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d00e      	beq.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b04:	4a29      	ldr	r2, [pc, #164]	@ (8002bac <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8002b06:	6a13      	ldr	r3, [r2, #32]
 8002b08:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b0c:	4929      	ldr	r1, [pc, #164]	@ (8002bb4 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8002b0e:	2601      	movs	r6, #1
 8002b10:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b14:	2600      	movs	r6, #0
 8002b16:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b1a:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b1c:	f013 0f01 	tst.w	r3, #1
 8002b20:	d12c      	bne.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0xc4>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b22:	4a22      	ldr	r2, [pc, #136]	@ (8002bac <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8002b24:	6a13      	ldr	r3, [r2, #32]
 8002b26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b2a:	6861      	ldr	r1, [r4, #4]
 8002b2c:	430b      	orrs	r3, r1
 8002b2e:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b30:	2d00      	cmp	r5, #0
 8002b32:	d134      	bne.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0xe6>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b34:	6823      	ldr	r3, [r4, #0]
 8002b36:	f013 0f02 	tst.w	r3, #2
 8002b3a:	d035      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b3c:	4a1b      	ldr	r2, [pc, #108]	@ (8002bac <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8002b3e:	6853      	ldr	r3, [r2, #4]
 8002b40:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002b44:	68a1      	ldr	r1, [r4, #8]
 8002b46:	430b      	orrs	r3, r1
 8002b48:	6053      	str	r3, [r2, #4]
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002b4a:	2000      	movs	r0, #0
}
 8002b4c:	b002      	add	sp, #8
 8002b4e:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus pwrclkchanged = RESET;
 8002b50:	2500      	movs	r5, #0
 8002b52:	e7c8      	b.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b54:	4a16      	ldr	r2, [pc, #88]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002b56:	6813      	ldr	r3, [r2, #0]
 8002b58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b5c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002b5e:	f7fe fe37 	bl	80017d0 <HAL_GetTick>
 8002b62:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b64:	4b12      	ldr	r3, [pc, #72]	@ (8002bb0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002b6c:	d1c0      	bne.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b6e:	f7fe fe2f 	bl	80017d0 <HAL_GetTick>
 8002b72:	1b80      	subs	r0, r0, r6
 8002b74:	2864      	cmp	r0, #100	@ 0x64
 8002b76:	d9f5      	bls.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0xac>
          return HAL_TIMEOUT;
 8002b78:	2003      	movs	r0, #3
 8002b7a:	e7e7      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x94>
        tickstart = HAL_GetTick();
 8002b7c:	f7fe fe28 	bl	80017d0 <HAL_GetTick>
 8002b80:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b82:	4b0a      	ldr	r3, [pc, #40]	@ (8002bac <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	f013 0f02 	tst.w	r3, #2
 8002b8a:	d1ca      	bne.n	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b8c:	f7fe fe20 	bl	80017d0 <HAL_GetTick>
 8002b90:	1b80      	subs	r0, r0, r6
 8002b92:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002b96:	4298      	cmp	r0, r3
 8002b98:	d9f3      	bls.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0xca>
            return HAL_TIMEOUT;
 8002b9a:	2003      	movs	r0, #3
 8002b9c:	e7d6      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x94>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b9e:	69d3      	ldr	r3, [r2, #28]
 8002ba0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ba4:	61d3      	str	r3, [r2, #28]
 8002ba6:	e7c5      	b.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8002ba8:	2000      	movs	r0, #0
 8002baa:	e7cf      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x94>
 8002bac:	40021000 	.word	0x40021000
 8002bb0:	40007000 	.word	0x40007000
 8002bb4:	42420000 	.word	0x42420000

08002bb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002bb8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bba:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bbc:	6a03      	ldr	r3, [r0, #32]
 8002bbe:	f023 0301 	bic.w	r3, r3, #1
 8002bc2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bc4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002bc6:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002bc8:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bcc:	680d      	ldr	r5, [r1, #0]
 8002bce:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002bd0:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002bd4:	688b      	ldr	r3, [r1, #8]
 8002bd6:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002bd8:	4a18      	ldr	r2, [pc, #96]	@ (8002c3c <TIM_OC1_SetConfig+0x84>)
 8002bda:	4290      	cmp	r0, r2
 8002bdc:	d00b      	beq.n	8002bf6 <TIM_OC1_SetConfig+0x3e>
 8002bde:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 8002be2:	4290      	cmp	r0, r2
 8002be4:	d007      	beq.n	8002bf6 <TIM_OC1_SetConfig+0x3e>
 8002be6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bea:	4290      	cmp	r0, r2
 8002bec:	d003      	beq.n	8002bf6 <TIM_OC1_SetConfig+0x3e>
 8002bee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002bf2:	4290      	cmp	r0, r2
 8002bf4:	d105      	bne.n	8002c02 <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002bf6:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002bfa:	68ca      	ldr	r2, [r1, #12]
 8002bfc:	431a      	orrs	r2, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002bfe:	f022 0304 	bic.w	r3, r2, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c02:	4a0e      	ldr	r2, [pc, #56]	@ (8002c3c <TIM_OC1_SetConfig+0x84>)
 8002c04:	4290      	cmp	r0, r2
 8002c06:	d00b      	beq.n	8002c20 <TIM_OC1_SetConfig+0x68>
 8002c08:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 8002c0c:	4290      	cmp	r0, r2
 8002c0e:	d007      	beq.n	8002c20 <TIM_OC1_SetConfig+0x68>
 8002c10:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002c14:	4290      	cmp	r0, r2
 8002c16:	d003      	beq.n	8002c20 <TIM_OC1_SetConfig+0x68>
 8002c18:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002c1c:	4290      	cmp	r0, r2
 8002c1e:	d105      	bne.n	8002c2c <TIM_OC1_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002c20:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002c24:	694a      	ldr	r2, [r1, #20]
 8002c26:	4322      	orrs	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002c28:	698c      	ldr	r4, [r1, #24]
 8002c2a:	4314      	orrs	r4, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c2c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c2e:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002c30:	684a      	ldr	r2, [r1, #4]
 8002c32:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c34:	6203      	str	r3, [r0, #32]
}
 8002c36:	bc30      	pop	{r4, r5}
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	40012c00 	.word	0x40012c00

08002c40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c40:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c42:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c44:	6a02      	ldr	r2, [r0, #32]
 8002c46:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c4a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c4c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c4e:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c50:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c54:	680c      	ldr	r4, [r1, #0]
 8002c56:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c5a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c5e:	688c      	ldr	r4, [r1, #8]
 8002c60:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c64:	4c12      	ldr	r4, [pc, #72]	@ (8002cb0 <TIM_OC3_SetConfig+0x70>)
 8002c66:	42a0      	cmp	r0, r4
 8002c68:	d00b      	beq.n	8002c82 <TIM_OC3_SetConfig+0x42>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c6a:	4c12      	ldr	r4, [pc, #72]	@ (8002cb4 <TIM_OC3_SetConfig+0x74>)
 8002c6c:	42a0      	cmp	r0, r4
 8002c6e:	d00f      	beq.n	8002c90 <TIM_OC3_SetConfig+0x50>
 8002c70:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8002c74:	42a0      	cmp	r0, r4
 8002c76:	d00b      	beq.n	8002c90 <TIM_OC3_SetConfig+0x50>
 8002c78:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8002c7c:	42a0      	cmp	r0, r4
 8002c7e:	d10f      	bne.n	8002ca0 <TIM_OC3_SetConfig+0x60>
 8002c80:	e006      	b.n	8002c90 <TIM_OC3_SetConfig+0x50>
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c82:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c86:	68cc      	ldr	r4, [r1, #12]
 8002c88:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c8c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c90:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c94:	694c      	ldr	r4, [r1, #20]
 8002c96:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c9a:	698c      	ldr	r4, [r1, #24]
 8002c9c:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ca0:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ca2:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002ca4:	684a      	ldr	r2, [r1, #4]
 8002ca6:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ca8:	6203      	str	r3, [r0, #32]
}
 8002caa:	bc30      	pop	{r4, r5}
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40012c00 	.word	0x40012c00
 8002cb4:	40014000 	.word	0x40014000

08002cb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002cb8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cba:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002cbc:	6a02      	ldr	r2, [r0, #32]
 8002cbe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002cc2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cc4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cc6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002cc8:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ccc:	680d      	ldr	r5, [r1, #0]
 8002cce:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002cd2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002cd6:	688d      	ldr	r5, [r1, #8]
 8002cd8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cdc:	4d0d      	ldr	r5, [pc, #52]	@ (8002d14 <TIM_OC4_SetConfig+0x5c>)
 8002cde:	42a8      	cmp	r0, r5
 8002ce0:	d00b      	beq.n	8002cfa <TIM_OC4_SetConfig+0x42>
 8002ce2:	f505 55a0 	add.w	r5, r5, #5120	@ 0x1400
 8002ce6:	42a8      	cmp	r0, r5
 8002ce8:	d007      	beq.n	8002cfa <TIM_OC4_SetConfig+0x42>
 8002cea:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002cee:	42a8      	cmp	r0, r5
 8002cf0:	d003      	beq.n	8002cfa <TIM_OC4_SetConfig+0x42>
 8002cf2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002cf6:	42a8      	cmp	r0, r5
 8002cf8:	d104      	bne.n	8002d04 <TIM_OC4_SetConfig+0x4c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002cfa:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002cfe:	694d      	ldr	r5, [r1, #20]
 8002d00:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d04:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d06:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d08:	684a      	ldr	r2, [r1, #4]
 8002d0a:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d0c:	6203      	str	r3, [r0, #32]
}
 8002d0e:	bc30      	pop	{r4, r5}
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	40012c00 	.word	0x40012c00

08002d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d18:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d1a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d1c:	6a04      	ldr	r4, [r0, #32]
 8002d1e:	f024 0401 	bic.w	r4, r4, #1
 8002d22:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d24:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d26:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d2a:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d2e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002d32:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d34:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002d36:	6203      	str	r3, [r0, #32]
}
 8002d38:	bc10      	pop	{r4}
 8002d3a:	4770      	bx	lr

08002d3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d3c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002d3e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d40:	6a04      	ldr	r4, [r0, #32]
 8002d42:	f024 0410 	bic.w	r4, r4, #16
 8002d46:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d48:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d4a:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d4e:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d56:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d5a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002d5c:	6203      	str	r3, [r0, #32]
}
 8002d5e:	bc10      	pop	{r4}
 8002d60:	4770      	bx	lr

08002d62 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d62:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d68:	430b      	orrs	r3, r1
 8002d6a:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d6e:	6083      	str	r3, [r0, #8]
}
 8002d70:	4770      	bx	lr

08002d72 <HAL_TIM_PWM_MspInit>:
}
 8002d72:	4770      	bx	lr

08002d74 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002d74:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d76:	4a2a      	ldr	r2, [pc, #168]	@ (8002e20 <TIM_Base_SetConfig+0xac>)
 8002d78:	4290      	cmp	r0, r2
 8002d7a:	d00a      	beq.n	8002d92 <TIM_Base_SetConfig+0x1e>
 8002d7c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002d80:	d007      	beq.n	8002d92 <TIM_Base_SetConfig+0x1e>
 8002d82:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002d86:	4290      	cmp	r0, r2
 8002d88:	d003      	beq.n	8002d92 <TIM_Base_SetConfig+0x1e>
 8002d8a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d8e:	4290      	cmp	r0, r2
 8002d90:	d103      	bne.n	8002d9a <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002d96:	684a      	ldr	r2, [r1, #4]
 8002d98:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d9a:	4a21      	ldr	r2, [pc, #132]	@ (8002e20 <TIM_Base_SetConfig+0xac>)
 8002d9c:	4290      	cmp	r0, r2
 8002d9e:	d016      	beq.n	8002dce <TIM_Base_SetConfig+0x5a>
 8002da0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002da4:	d013      	beq.n	8002dce <TIM_Base_SetConfig+0x5a>
 8002da6:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002daa:	4290      	cmp	r0, r2
 8002dac:	d00f      	beq.n	8002dce <TIM_Base_SetConfig+0x5a>
 8002dae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002db2:	4290      	cmp	r0, r2
 8002db4:	d00b      	beq.n	8002dce <TIM_Base_SetConfig+0x5a>
 8002db6:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8002dba:	4290      	cmp	r0, r2
 8002dbc:	d007      	beq.n	8002dce <TIM_Base_SetConfig+0x5a>
 8002dbe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dc2:	4290      	cmp	r0, r2
 8002dc4:	d003      	beq.n	8002dce <TIM_Base_SetConfig+0x5a>
 8002dc6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dca:	4290      	cmp	r0, r2
 8002dcc:	d103      	bne.n	8002dd6 <TIM_Base_SetConfig+0x62>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dd2:	68ca      	ldr	r2, [r1, #12]
 8002dd4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002dda:	694a      	ldr	r2, [r1, #20]
 8002ddc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002dde:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002de0:	688b      	ldr	r3, [r1, #8]
 8002de2:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002de4:	680b      	ldr	r3, [r1, #0]
 8002de6:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002de8:	4b0d      	ldr	r3, [pc, #52]	@ (8002e20 <TIM_Base_SetConfig+0xac>)
 8002dea:	4298      	cmp	r0, r3
 8002dec:	d00b      	beq.n	8002e06 <TIM_Base_SetConfig+0x92>
 8002dee:	f503 53a0 	add.w	r3, r3, #5120	@ 0x1400
 8002df2:	4298      	cmp	r0, r3
 8002df4:	d007      	beq.n	8002e06 <TIM_Base_SetConfig+0x92>
 8002df6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002dfa:	4298      	cmp	r0, r3
 8002dfc:	d003      	beq.n	8002e06 <TIM_Base_SetConfig+0x92>
 8002dfe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002e02:	4298      	cmp	r0, r3
 8002e04:	d101      	bne.n	8002e0a <TIM_Base_SetConfig+0x96>
    TIMx->RCR = Structure->RepetitionCounter;
 8002e06:	690b      	ldr	r3, [r1, #16]
 8002e08:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e0e:	6903      	ldr	r3, [r0, #16]
 8002e10:	f013 0f01 	tst.w	r3, #1
 8002e14:	d003      	beq.n	8002e1e <TIM_Base_SetConfig+0xaa>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e16:	6903      	ldr	r3, [r0, #16]
 8002e18:	f023 0301 	bic.w	r3, r3, #1
 8002e1c:	6103      	str	r3, [r0, #16]
}
 8002e1e:	4770      	bx	lr
 8002e20:	40012c00 	.word	0x40012c00

08002e24 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002e24:	b340      	cbz	r0, 8002e78 <HAL_TIM_Base_Init+0x54>
{
 8002e26:	b510      	push	{r4, lr}
 8002e28:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002e2a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002e2e:	b1f3      	cbz	r3, 8002e6e <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e30:	2302      	movs	r3, #2
 8002e32:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e36:	4621      	mov	r1, r4
 8002e38:	f851 0b04 	ldr.w	r0, [r1], #4
 8002e3c:	f7ff ff9a 	bl	8002d74 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e40:	2301      	movs	r3, #1
 8002e42:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e46:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002e4a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002e4e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002e52:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e56:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e5e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002e62:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002e66:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002e6a:	2000      	movs	r0, #0
}
 8002e6c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002e6e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002e72:	f7ff fac9 	bl	8002408 <HAL_TIM_Base_MspInit>
 8002e76:	e7db      	b.n	8002e30 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002e78:	2001      	movs	r0, #1
}
 8002e7a:	4770      	bx	lr

08002e7c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8002e7c:	b340      	cbz	r0, 8002ed0 <HAL_TIM_PWM_Init+0x54>
{
 8002e7e:	b510      	push	{r4, lr}
 8002e80:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002e82:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002e86:	b1f3      	cbz	r3, 8002ec6 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e88:	2302      	movs	r3, #2
 8002e8a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e8e:	4621      	mov	r1, r4
 8002e90:	f851 0b04 	ldr.w	r0, [r1], #4
 8002e94:	f7ff ff6e 	bl	8002d74 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e9e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002ea2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002ea6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002eaa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eae:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002eb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002eb6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002eba:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002ebe:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002ec2:	2000      	movs	r0, #0
}
 8002ec4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002ec6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002eca:	f7ff ff52 	bl	8002d72 <HAL_TIM_PWM_MspInit>
 8002ece:	e7db      	b.n	8002e88 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8002ed0:	2001      	movs	r0, #1
}
 8002ed2:	4770      	bx	lr

08002ed4 <TIM_OC2_SetConfig>:
{
 8002ed4:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8002ed6:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ed8:	6a02      	ldr	r2, [r0, #32]
 8002eda:	f022 0210 	bic.w	r2, r2, #16
 8002ede:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002ee0:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002ee2:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ee4:	f424 4ce6 	bic.w	ip, r4, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ee8:	680c      	ldr	r4, [r1, #0]
 8002eea:	ea4c 2404 	orr.w	r4, ip, r4, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8002eee:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ef2:	688d      	ldr	r5, [r1, #8]
 8002ef4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ef8:	4d12      	ldr	r5, [pc, #72]	@ (8002f44 <TIM_OC2_SetConfig+0x70>)
 8002efa:	42a8      	cmp	r0, r5
 8002efc:	d00b      	beq.n	8002f16 <TIM_OC2_SetConfig+0x42>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002efe:	4d12      	ldr	r5, [pc, #72]	@ (8002f48 <TIM_OC2_SetConfig+0x74>)
 8002f00:	42a8      	cmp	r0, r5
 8002f02:	d00f      	beq.n	8002f24 <TIM_OC2_SetConfig+0x50>
 8002f04:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002f08:	42a8      	cmp	r0, r5
 8002f0a:	d00b      	beq.n	8002f24 <TIM_OC2_SetConfig+0x50>
 8002f0c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002f10:	42a8      	cmp	r0, r5
 8002f12:	d10f      	bne.n	8002f34 <TIM_OC2_SetConfig+0x60>
 8002f14:	e006      	b.n	8002f24 <TIM_OC2_SetConfig+0x50>
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002f1a:	68cd      	ldr	r5, [r1, #12]
 8002f1c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f24:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002f28:	694d      	ldr	r5, [r1, #20]
 8002f2a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f2e:	698d      	ldr	r5, [r1, #24]
 8002f30:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002f34:	6042      	str	r2, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002f36:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002f38:	684a      	ldr	r2, [r1, #4]
 8002f3a:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8002f3c:	6203      	str	r3, [r0, #32]
}
 8002f3e:	bc30      	pop	{r4, r5}
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40012c00 	.word	0x40012c00
 8002f48:	40014000 	.word	0x40014000

08002f4c <HAL_TIM_PWM_ConfigChannel>:
{
 8002f4c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002f4e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d066      	beq.n	8003024 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8002f56:	4604      	mov	r4, r0
 8002f58:	460d      	mov	r5, r1
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8002f60:	2a0c      	cmp	r2, #12
 8002f62:	d85a      	bhi.n	800301a <HAL_TIM_PWM_ConfigChannel+0xce>
 8002f64:	e8df f002 	tbb	[pc, r2]
 8002f68:	59595907 	.word	0x59595907
 8002f6c:	5959591b 	.word	0x5959591b
 8002f70:	59595930 	.word	0x59595930
 8002f74:	44          	.byte	0x44
 8002f75:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f76:	6800      	ldr	r0, [r0, #0]
 8002f78:	f7ff fe1e 	bl	8002bb8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f7c:	6822      	ldr	r2, [r4, #0]
 8002f7e:	6993      	ldr	r3, [r2, #24]
 8002f80:	f043 0308 	orr.w	r3, r3, #8
 8002f84:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f86:	6822      	ldr	r2, [r4, #0]
 8002f88:	6993      	ldr	r3, [r2, #24]
 8002f8a:	f023 0304 	bic.w	r3, r3, #4
 8002f8e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f90:	6822      	ldr	r2, [r4, #0]
 8002f92:	6993      	ldr	r3, [r2, #24]
 8002f94:	6929      	ldr	r1, [r5, #16]
 8002f96:	430b      	orrs	r3, r1
 8002f98:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002f9a:	2000      	movs	r0, #0
      break;
 8002f9c:	e03e      	b.n	800301c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f9e:	6800      	ldr	r0, [r0, #0]
 8002fa0:	f7ff ff98 	bl	8002ed4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002fa4:	6822      	ldr	r2, [r4, #0]
 8002fa6:	6993      	ldr	r3, [r2, #24]
 8002fa8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002fac:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002fae:	6822      	ldr	r2, [r4, #0]
 8002fb0:	6993      	ldr	r3, [r2, #24]
 8002fb2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002fb6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fb8:	6822      	ldr	r2, [r4, #0]
 8002fba:	6993      	ldr	r3, [r2, #24]
 8002fbc:	6929      	ldr	r1, [r5, #16]
 8002fbe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002fc2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002fc4:	2000      	movs	r0, #0
      break;
 8002fc6:	e029      	b.n	800301c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fc8:	6800      	ldr	r0, [r0, #0]
 8002fca:	f7ff fe39 	bl	8002c40 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fce:	6822      	ldr	r2, [r4, #0]
 8002fd0:	69d3      	ldr	r3, [r2, #28]
 8002fd2:	f043 0308 	orr.w	r3, r3, #8
 8002fd6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002fd8:	6822      	ldr	r2, [r4, #0]
 8002fda:	69d3      	ldr	r3, [r2, #28]
 8002fdc:	f023 0304 	bic.w	r3, r3, #4
 8002fe0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fe2:	6822      	ldr	r2, [r4, #0]
 8002fe4:	69d3      	ldr	r3, [r2, #28]
 8002fe6:	6929      	ldr	r1, [r5, #16]
 8002fe8:	430b      	orrs	r3, r1
 8002fea:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8002fec:	2000      	movs	r0, #0
      break;
 8002fee:	e015      	b.n	800301c <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ff0:	6800      	ldr	r0, [r0, #0]
 8002ff2:	f7ff fe61 	bl	8002cb8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ff6:	6822      	ldr	r2, [r4, #0]
 8002ff8:	69d3      	ldr	r3, [r2, #28]
 8002ffa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ffe:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003000:	6822      	ldr	r2, [r4, #0]
 8003002:	69d3      	ldr	r3, [r2, #28]
 8003004:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003008:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800300a:	6822      	ldr	r2, [r4, #0]
 800300c:	69d3      	ldr	r3, [r2, #28]
 800300e:	6929      	ldr	r1, [r5, #16]
 8003010:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003014:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003016:	2000      	movs	r0, #0
      break;
 8003018:	e000      	b.n	800301c <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 800301a:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800301c:	2300      	movs	r3, #0
 800301e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8003022:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8003024:	2002      	movs	r0, #2
 8003026:	e7fc      	b.n	8003022 <HAL_TIM_PWM_ConfigChannel+0xd6>

08003028 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003028:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800302a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800302c:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003030:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003034:	430a      	orrs	r2, r1
 8003036:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800303a:	6082      	str	r2, [r0, #8]
}
 800303c:	bc10      	pop	{r4}
 800303e:	4770      	bx	lr

08003040 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003040:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003044:	2b01      	cmp	r3, #1
 8003046:	d078      	beq.n	800313a <HAL_TIM_ConfigClockSource+0xfa>
{
 8003048:	b510      	push	{r4, lr}
 800304a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800304c:	2301      	movs	r3, #1
 800304e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003052:	2302      	movs	r3, #2
 8003054:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003058:	6802      	ldr	r2, [r0, #0]
 800305a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800305c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003060:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003064:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003066:	680b      	ldr	r3, [r1, #0]
 8003068:	2b60      	cmp	r3, #96	@ 0x60
 800306a:	d04c      	beq.n	8003106 <HAL_TIM_ConfigClockSource+0xc6>
 800306c:	d823      	bhi.n	80030b6 <HAL_TIM_ConfigClockSource+0x76>
 800306e:	2b40      	cmp	r3, #64	@ 0x40
 8003070:	d054      	beq.n	800311c <HAL_TIM_ConfigClockSource+0xdc>
 8003072:	d811      	bhi.n	8003098 <HAL_TIM_ConfigClockSource+0x58>
 8003074:	2b20      	cmp	r3, #32
 8003076:	d003      	beq.n	8003080 <HAL_TIM_ConfigClockSource+0x40>
 8003078:	d80a      	bhi.n	8003090 <HAL_TIM_ConfigClockSource+0x50>
 800307a:	b10b      	cbz	r3, 8003080 <HAL_TIM_ConfigClockSource+0x40>
 800307c:	2b10      	cmp	r3, #16
 800307e:	d105      	bne.n	800308c <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003080:	4619      	mov	r1, r3
 8003082:	6820      	ldr	r0, [r4, #0]
 8003084:	f7ff fe6d 	bl	8002d62 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003088:	2000      	movs	r0, #0
      break;
 800308a:	e028      	b.n	80030de <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800308c:	2001      	movs	r0, #1
 800308e:	e026      	b.n	80030de <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8003090:	2b30      	cmp	r3, #48	@ 0x30
 8003092:	d0f5      	beq.n	8003080 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 8003094:	2001      	movs	r0, #1
 8003096:	e022      	b.n	80030de <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8003098:	2b50      	cmp	r3, #80	@ 0x50
 800309a:	d10a      	bne.n	80030b2 <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800309c:	68ca      	ldr	r2, [r1, #12]
 800309e:	6849      	ldr	r1, [r1, #4]
 80030a0:	6800      	ldr	r0, [r0, #0]
 80030a2:	f7ff fe39 	bl	8002d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030a6:	2150      	movs	r1, #80	@ 0x50
 80030a8:	6820      	ldr	r0, [r4, #0]
 80030aa:	f7ff fe5a 	bl	8002d62 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80030ae:	2000      	movs	r0, #0
      break;
 80030b0:	e015      	b.n	80030de <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80030b2:	2001      	movs	r0, #1
 80030b4:	e013      	b.n	80030de <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80030b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030ba:	d03a      	beq.n	8003132 <HAL_TIM_ConfigClockSource+0xf2>
 80030bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030c0:	d014      	beq.n	80030ec <HAL_TIM_ConfigClockSource+0xac>
 80030c2:	2b70      	cmp	r3, #112	@ 0x70
 80030c4:	d137      	bne.n	8003136 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 80030c6:	68cb      	ldr	r3, [r1, #12]
 80030c8:	684a      	ldr	r2, [r1, #4]
 80030ca:	6889      	ldr	r1, [r1, #8]
 80030cc:	6800      	ldr	r0, [r0, #0]
 80030ce:	f7ff ffab 	bl	8003028 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80030d2:	6822      	ldr	r2, [r4, #0]
 80030d4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030d6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80030da:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80030dc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80030de:	2301      	movs	r3, #1
 80030e0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80030e4:	2300      	movs	r3, #0
 80030e6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80030ea:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 80030ec:	68cb      	ldr	r3, [r1, #12]
 80030ee:	684a      	ldr	r2, [r1, #4]
 80030f0:	6889      	ldr	r1, [r1, #8]
 80030f2:	6800      	ldr	r0, [r0, #0]
 80030f4:	f7ff ff98 	bl	8003028 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030f8:	6822      	ldr	r2, [r4, #0]
 80030fa:	6893      	ldr	r3, [r2, #8]
 80030fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003100:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003102:	2000      	movs	r0, #0
      break;
 8003104:	e7eb      	b.n	80030de <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003106:	68ca      	ldr	r2, [r1, #12]
 8003108:	6849      	ldr	r1, [r1, #4]
 800310a:	6800      	ldr	r0, [r0, #0]
 800310c:	f7ff fe16 	bl	8002d3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003110:	2160      	movs	r1, #96	@ 0x60
 8003112:	6820      	ldr	r0, [r4, #0]
 8003114:	f7ff fe25 	bl	8002d62 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003118:	2000      	movs	r0, #0
      break;
 800311a:	e7e0      	b.n	80030de <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800311c:	68ca      	ldr	r2, [r1, #12]
 800311e:	6849      	ldr	r1, [r1, #4]
 8003120:	6800      	ldr	r0, [r0, #0]
 8003122:	f7ff fdf9 	bl	8002d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003126:	2140      	movs	r1, #64	@ 0x40
 8003128:	6820      	ldr	r0, [r4, #0]
 800312a:	f7ff fe1a 	bl	8002d62 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800312e:	2000      	movs	r0, #0
      break;
 8003130:	e7d5      	b.n	80030de <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8003132:	2000      	movs	r0, #0
 8003134:	e7d3      	b.n	80030de <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 8003136:	2001      	movs	r0, #1
 8003138:	e7d1      	b.n	80030de <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 800313a:	2002      	movs	r0, #2
}
 800313c:	4770      	bx	lr

0800313e <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800313e:	f001 011f 	and.w	r1, r1, #31
 8003142:	f04f 0c01 	mov.w	ip, #1
 8003146:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800314a:	6a03      	ldr	r3, [r0, #32]
 800314c:	ea23 030c 	bic.w	r3, r3, ip
 8003150:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003152:	6a03      	ldr	r3, [r0, #32]
 8003154:	408a      	lsls	r2, r1
 8003156:	4313      	orrs	r3, r2
 8003158:	6203      	str	r3, [r0, #32]
}
 800315a:	4770      	bx	lr

0800315c <HAL_TIM_PWM_Start>:
{
 800315c:	b510      	push	{r4, lr}
 800315e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003160:	4608      	mov	r0, r1
 8003162:	2900      	cmp	r1, #0
 8003164:	d13d      	bne.n	80031e2 <HAL_TIM_PWM_Start+0x86>
 8003166:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 800316a:	3b01      	subs	r3, #1
 800316c:	bf18      	it	ne
 800316e:	2301      	movne	r3, #1
 8003170:	2b00      	cmp	r3, #0
 8003172:	d167      	bne.n	8003244 <HAL_TIM_PWM_Start+0xe8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003174:	2800      	cmp	r0, #0
 8003176:	d14a      	bne.n	800320e <HAL_TIM_PWM_Start+0xb2>
 8003178:	2302      	movs	r3, #2
 800317a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800317e:	2201      	movs	r2, #1
 8003180:	4601      	mov	r1, r0
 8003182:	6820      	ldr	r0, [r4, #0]
 8003184:	f7ff ffdb 	bl	800313e <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003188:	6823      	ldr	r3, [r4, #0]
 800318a:	4a30      	ldr	r2, [pc, #192]	@ (800324c <HAL_TIM_PWM_Start+0xf0>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d00b      	beq.n	80031a8 <HAL_TIM_PWM_Start+0x4c>
 8003190:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 8003194:	4293      	cmp	r3, r2
 8003196:	d007      	beq.n	80031a8 <HAL_TIM_PWM_Start+0x4c>
 8003198:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800319c:	4293      	cmp	r3, r2
 800319e:	d003      	beq.n	80031a8 <HAL_TIM_PWM_Start+0x4c>
 80031a0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d103      	bne.n	80031b0 <HAL_TIM_PWM_Start+0x54>
    __HAL_TIM_MOE_ENABLE(htim);
 80031a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031ae:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031b0:	6823      	ldr	r3, [r4, #0]
 80031b2:	4a26      	ldr	r2, [pc, #152]	@ (800324c <HAL_TIM_PWM_Start+0xf0>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d03a      	beq.n	800322e <HAL_TIM_PWM_Start+0xd2>
 80031b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031bc:	d037      	beq.n	800322e <HAL_TIM_PWM_Start+0xd2>
 80031be:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d033      	beq.n	800322e <HAL_TIM_PWM_Start+0xd2>
 80031c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d02f      	beq.n	800322e <HAL_TIM_PWM_Start+0xd2>
 80031ce:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d02b      	beq.n	800322e <HAL_TIM_PWM_Start+0xd2>
    __HAL_TIM_ENABLE(htim);
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	f042 0201 	orr.w	r2, r2, #1
 80031dc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80031de:	2000      	movs	r0, #0
 80031e0:	e02f      	b.n	8003242 <HAL_TIM_PWM_Start+0xe6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031e2:	2904      	cmp	r1, #4
 80031e4:	d007      	beq.n	80031f6 <HAL_TIM_PWM_Start+0x9a>
 80031e6:	2908      	cmp	r1, #8
 80031e8:	d00b      	beq.n	8003202 <HAL_TIM_PWM_Start+0xa6>
 80031ea:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80031ee:	3b01      	subs	r3, #1
 80031f0:	bf18      	it	ne
 80031f2:	2301      	movne	r3, #1
 80031f4:	e7bc      	b.n	8003170 <HAL_TIM_PWM_Start+0x14>
 80031f6:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 80031fa:	3b01      	subs	r3, #1
 80031fc:	bf18      	it	ne
 80031fe:	2301      	movne	r3, #1
 8003200:	e7b6      	b.n	8003170 <HAL_TIM_PWM_Start+0x14>
 8003202:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8003206:	3b01      	subs	r3, #1
 8003208:	bf18      	it	ne
 800320a:	2301      	movne	r3, #1
 800320c:	e7b0      	b.n	8003170 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800320e:	2804      	cmp	r0, #4
 8003210:	d005      	beq.n	800321e <HAL_TIM_PWM_Start+0xc2>
 8003212:	2808      	cmp	r0, #8
 8003214:	d007      	beq.n	8003226 <HAL_TIM_PWM_Start+0xca>
 8003216:	2302      	movs	r3, #2
 8003218:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800321c:	e7af      	b.n	800317e <HAL_TIM_PWM_Start+0x22>
 800321e:	2302      	movs	r3, #2
 8003220:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003224:	e7ab      	b.n	800317e <HAL_TIM_PWM_Start+0x22>
 8003226:	2302      	movs	r3, #2
 8003228:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800322c:	e7a7      	b.n	800317e <HAL_TIM_PWM_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003234:	2a06      	cmp	r2, #6
 8003236:	d007      	beq.n	8003248 <HAL_TIM_PWM_Start+0xec>
      __HAL_TIM_ENABLE(htim);
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	f042 0201 	orr.w	r2, r2, #1
 800323e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003240:	2000      	movs	r0, #0
}
 8003242:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003244:	2001      	movs	r0, #1
 8003246:	e7fc      	b.n	8003242 <HAL_TIM_PWM_Start+0xe6>
  return HAL_OK;
 8003248:	2000      	movs	r0, #0
 800324a:	e7fa      	b.n	8003242 <HAL_TIM_PWM_Start+0xe6>
 800324c:	40012c00 	.word	0x40012c00

08003250 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003250:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8003254:	2a01      	cmp	r2, #1
 8003256:	d030      	beq.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0x6a>
{
 8003258:	b410      	push	{r4}
 800325a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800325c:	2201      	movs	r2, #1
 800325e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003262:	2202      	movs	r2, #2
 8003264:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003268:	6802      	ldr	r2, [r0, #0]
 800326a:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800326c:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800326e:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003272:	6808      	ldr	r0, [r1, #0]
 8003274:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003278:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	4810      	ldr	r0, [pc, #64]	@ (80032c0 <HAL_TIMEx_MasterConfigSynchronization+0x70>)
 800327e:	4282      	cmp	r2, r0
 8003280:	d00e      	beq.n	80032a0 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8003282:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003286:	d00b      	beq.n	80032a0 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8003288:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 800328c:	4282      	cmp	r2, r0
 800328e:	d007      	beq.n	80032a0 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8003290:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8003294:	4282      	cmp	r2, r0
 8003296:	d003      	beq.n	80032a0 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8003298:	f500 309c 	add.w	r0, r0, #79872	@ 0x13800
 800329c:	4282      	cmp	r2, r0
 800329e:	d104      	bne.n	80032aa <HAL_TIMEx_MasterConfigSynchronization+0x5a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032a0:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032a4:	6849      	ldr	r1, [r1, #4]
 80032a6:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032a8:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032b0:	2000      	movs	r0, #0
 80032b2:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80032b6:	bc10      	pop	{r4}
 80032b8:	4770      	bx	lr
  __HAL_LOCK(htim);
 80032ba:	2002      	movs	r0, #2
}
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	40012c00 	.word	0x40012c00

080032c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80032c4:	4602      	mov	r2, r0
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80032c6:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d021      	beq.n	8003312 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 80032ce:	2301      	movs	r3, #1
 80032d0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80032d4:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80032d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032da:	6888      	ldr	r0, [r1, #8]
 80032dc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80032de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032e2:	6848      	ldr	r0, [r1, #4]
 80032e4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80032e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032ea:	6808      	ldr	r0, [r1, #0]
 80032ec:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80032ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032f2:	6908      	ldr	r0, [r1, #16]
 80032f4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80032f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80032fa:	6948      	ldr	r0, [r1, #20]
 80032fc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80032fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003302:	69c9      	ldr	r1, [r1, #28]
 8003304:	430b      	orrs	r3, r1


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003306:	6811      	ldr	r1, [r2, #0]
 8003308:	644b      	str	r3, [r1, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800330a:	2000      	movs	r0, #0
 800330c:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
 8003310:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003312:	2002      	movs	r0, #2
}
 8003314:	4770      	bx	lr

08003316 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003316:	e7fe      	b.n	8003316 <NMI_Handler>

08003318 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003318:	e7fe      	b.n	8003318 <HardFault_Handler>

0800331a <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800331a:	e7fe      	b.n	800331a <MemManage_Handler>

0800331c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800331c:	e7fe      	b.n	800331c <BusFault_Handler>

0800331e <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800331e:	e7fe      	b.n	800331e <UsageFault_Handler>

08003320 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003320:	4770      	bx	lr

08003322 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003322:	4770      	bx	lr

08003324 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003324:	4770      	bx	lr

08003326 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003326:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003328:	f7fe fa46 	bl	80017b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800332c:	bd08      	pop	{r3, pc}
	...

08003330 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003330:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003332:	4802      	ldr	r0, [pc, #8]	@ (800333c <DMA1_Channel1_IRQHandler+0xc>)
 8003334:	f7fe fe24 	bl	8001f80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003338:	bd08      	pop	{r3, pc}
 800333a:	bf00      	nop
 800333c:	2000016c 	.word	0x2000016c

08003340 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8003340:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003342:	4802      	ldr	r0, [pc, #8]	@ (800334c <ADC1_IRQHandler+0xc>)
 8003344:	f7fe fa8e 	bl	8001864 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8003348:	bd08      	pop	{r3, pc}
 800334a:	bf00      	nop
 800334c:	200001b0 	.word	0x200001b0

08003350 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003350:	4770      	bx	lr
	...

08003354 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003354:	f7ff fffc 	bl	8003350 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003358:	480b      	ldr	r0, [pc, #44]	@ (8003388 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800335a:	490c      	ldr	r1, [pc, #48]	@ (800338c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800335c:	4a0c      	ldr	r2, [pc, #48]	@ (8003390 <LoopFillZerobss+0x16>)
  movs r3, #0
 800335e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003360:	e002      	b.n	8003368 <LoopCopyDataInit>

08003362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003366:	3304      	adds	r3, #4

08003368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800336a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800336c:	d3f9      	bcc.n	8003362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800336e:	4a09      	ldr	r2, [pc, #36]	@ (8003394 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003370:	4c09      	ldr	r4, [pc, #36]	@ (8003398 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003374:	e001      	b.n	800337a <LoopFillZerobss>

08003376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003378:	3204      	adds	r2, #4

0800337a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800337a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800337c:	d3fb      	bcc.n	8003376 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800337e:	f000 f81d 	bl	80033bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003382:	f7fe f939 	bl	80015f8 <main>
  bx lr
 8003386:	4770      	bx	lr
  ldr r0, =_sdata
 8003388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800338c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8003390:	08004478 	.word	0x08004478
  ldr r2, =_sbss
 8003394:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8003398:	2000031c 	.word	0x2000031c

0800339c <CEC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800339c:	e7fe      	b.n	800339c <CEC_IRQHandler>

0800339e <memset>:
 800339e:	4603      	mov	r3, r0
 80033a0:	4402      	add	r2, r0
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d100      	bne.n	80033a8 <memset+0xa>
 80033a6:	4770      	bx	lr
 80033a8:	f803 1b01 	strb.w	r1, [r3], #1
 80033ac:	e7f9      	b.n	80033a2 <memset+0x4>
	...

080033b0 <__errno>:
 80033b0:	4b01      	ldr	r3, [pc, #4]	@ (80033b8 <__errno+0x8>)
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	20000010 	.word	0x20000010

080033bc <__libc_init_array>:
 80033bc:	b570      	push	{r4, r5, r6, lr}
 80033be:	2600      	movs	r6, #0
 80033c0:	4d0c      	ldr	r5, [pc, #48]	@ (80033f4 <__libc_init_array+0x38>)
 80033c2:	4b0d      	ldr	r3, [pc, #52]	@ (80033f8 <__libc_init_array+0x3c>)
 80033c4:	1b5b      	subs	r3, r3, r5
 80033c6:	109c      	asrs	r4, r3, #2
 80033c8:	42a6      	cmp	r6, r4
 80033ca:	d109      	bne.n	80033e0 <__libc_init_array+0x24>
 80033cc:	2600      	movs	r6, #0
 80033ce:	f001 f813 	bl	80043f8 <_init>
 80033d2:	4d0a      	ldr	r5, [pc, #40]	@ (80033fc <__libc_init_array+0x40>)
 80033d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003400 <__libc_init_array+0x44>)
 80033d6:	1b5b      	subs	r3, r3, r5
 80033d8:	109c      	asrs	r4, r3, #2
 80033da:	42a6      	cmp	r6, r4
 80033dc:	d105      	bne.n	80033ea <__libc_init_array+0x2e>
 80033de:	bd70      	pop	{r4, r5, r6, pc}
 80033e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80033e4:	4798      	blx	r3
 80033e6:	3601      	adds	r6, #1
 80033e8:	e7ee      	b.n	80033c8 <__libc_init_array+0xc>
 80033ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80033ee:	4798      	blx	r3
 80033f0:	3601      	adds	r6, #1
 80033f2:	e7f2      	b.n	80033da <__libc_init_array+0x1e>
 80033f4:	08004470 	.word	0x08004470
 80033f8:	08004470 	.word	0x08004470
 80033fc:	08004470 	.word	0x08004470
 8003400:	08004474 	.word	0x08004474

08003404 <pow>:
 8003404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003408:	4614      	mov	r4, r2
 800340a:	461d      	mov	r5, r3
 800340c:	4680      	mov	r8, r0
 800340e:	4689      	mov	r9, r1
 8003410:	f000 f86e 	bl	80034f0 <__ieee754_pow>
 8003414:	4622      	mov	r2, r4
 8003416:	4606      	mov	r6, r0
 8003418:	460f      	mov	r7, r1
 800341a:	462b      	mov	r3, r5
 800341c:	4620      	mov	r0, r4
 800341e:	4629      	mov	r1, r5
 8003420:	f7fd fb2c 	bl	8000a7c <__aeabi_dcmpun>
 8003424:	b978      	cbnz	r0, 8003446 <pow+0x42>
 8003426:	2200      	movs	r2, #0
 8003428:	2300      	movs	r3, #0
 800342a:	4640      	mov	r0, r8
 800342c:	4649      	mov	r1, r9
 800342e:	f7fd faf3 	bl	8000a18 <__aeabi_dcmpeq>
 8003432:	b1d8      	cbz	r0, 800346c <pow+0x68>
 8003434:	2200      	movs	r2, #0
 8003436:	2300      	movs	r3, #0
 8003438:	4620      	mov	r0, r4
 800343a:	4629      	mov	r1, r5
 800343c:	f7fd faec 	bl	8000a18 <__aeabi_dcmpeq>
 8003440:	b128      	cbz	r0, 800344e <pow+0x4a>
 8003442:	2600      	movs	r6, #0
 8003444:	4f25      	ldr	r7, [pc, #148]	@ (80034dc <pow+0xd8>)
 8003446:	4630      	mov	r0, r6
 8003448:	4639      	mov	r1, r7
 800344a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800344e:	4620      	mov	r0, r4
 8003450:	4629      	mov	r1, r5
 8003452:	f000 f845 	bl	80034e0 <finite>
 8003456:	2800      	cmp	r0, #0
 8003458:	d0f5      	beq.n	8003446 <pow+0x42>
 800345a:	4620      	mov	r0, r4
 800345c:	4629      	mov	r1, r5
 800345e:	2200      	movs	r2, #0
 8003460:	2300      	movs	r3, #0
 8003462:	f7fd fae3 	bl	8000a2c <__aeabi_dcmplt>
 8003466:	2800      	cmp	r0, #0
 8003468:	d0ed      	beq.n	8003446 <pow+0x42>
 800346a:	e02c      	b.n	80034c6 <pow+0xc2>
 800346c:	4630      	mov	r0, r6
 800346e:	4639      	mov	r1, r7
 8003470:	f000 f836 	bl	80034e0 <finite>
 8003474:	b1a0      	cbz	r0, 80034a0 <pow+0x9c>
 8003476:	2200      	movs	r2, #0
 8003478:	2300      	movs	r3, #0
 800347a:	4630      	mov	r0, r6
 800347c:	4639      	mov	r1, r7
 800347e:	f7fd facb 	bl	8000a18 <__aeabi_dcmpeq>
 8003482:	2800      	cmp	r0, #0
 8003484:	d0df      	beq.n	8003446 <pow+0x42>
 8003486:	4640      	mov	r0, r8
 8003488:	4649      	mov	r1, r9
 800348a:	f000 f829 	bl	80034e0 <finite>
 800348e:	2800      	cmp	r0, #0
 8003490:	d0d9      	beq.n	8003446 <pow+0x42>
 8003492:	4620      	mov	r0, r4
 8003494:	4629      	mov	r1, r5
 8003496:	f000 f823 	bl	80034e0 <finite>
 800349a:	2800      	cmp	r0, #0
 800349c:	d0d3      	beq.n	8003446 <pow+0x42>
 800349e:	e012      	b.n	80034c6 <pow+0xc2>
 80034a0:	4640      	mov	r0, r8
 80034a2:	4649      	mov	r1, r9
 80034a4:	f000 f81c 	bl	80034e0 <finite>
 80034a8:	2800      	cmp	r0, #0
 80034aa:	d0e4      	beq.n	8003476 <pow+0x72>
 80034ac:	4620      	mov	r0, r4
 80034ae:	4629      	mov	r1, r5
 80034b0:	f000 f816 	bl	80034e0 <finite>
 80034b4:	2800      	cmp	r0, #0
 80034b6:	d0de      	beq.n	8003476 <pow+0x72>
 80034b8:	4632      	mov	r2, r6
 80034ba:	463b      	mov	r3, r7
 80034bc:	4630      	mov	r0, r6
 80034be:	4639      	mov	r1, r7
 80034c0:	f7fd fadc 	bl	8000a7c <__aeabi_dcmpun>
 80034c4:	b920      	cbnz	r0, 80034d0 <pow+0xcc>
 80034c6:	f7ff ff73 	bl	80033b0 <__errno>
 80034ca:	2322      	movs	r3, #34	@ 0x22
 80034cc:	6003      	str	r3, [r0, #0]
 80034ce:	e7ba      	b.n	8003446 <pow+0x42>
 80034d0:	f7ff ff6e 	bl	80033b0 <__errno>
 80034d4:	2321      	movs	r3, #33	@ 0x21
 80034d6:	6003      	str	r3, [r0, #0]
 80034d8:	e7b5      	b.n	8003446 <pow+0x42>
 80034da:	bf00      	nop
 80034dc:	3ff00000 	.word	0x3ff00000

080034e0 <finite>:
 80034e0:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 80034e4:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80034e8:	0fc0      	lsrs	r0, r0, #31
 80034ea:	4770      	bx	lr
 80034ec:	0000      	movs	r0, r0
	...

080034f0 <__ieee754_pow>:
 80034f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034f4:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 80034f8:	460d      	mov	r5, r1
 80034fa:	ea52 010b 	orrs.w	r1, r2, fp
 80034fe:	4691      	mov	r9, r2
 8003500:	469a      	mov	sl, r3
 8003502:	4604      	mov	r4, r0
 8003504:	b093      	sub	sp, #76	@ 0x4c
 8003506:	d110      	bne.n	800352a <__ieee754_pow+0x3a>
 8003508:	1923      	adds	r3, r4, r4
 800350a:	4868      	ldr	r0, [pc, #416]	@ (80036ac <__ieee754_pow+0x1bc>)
 800350c:	f485 2200 	eor.w	r2, r5, #524288	@ 0x80000
 8003510:	4152      	adcs	r2, r2
 8003512:	4299      	cmp	r1, r3
 8003514:	4190      	sbcs	r0, r2
 8003516:	d222      	bcs.n	800355e <__ieee754_pow+0x6e>
 8003518:	464a      	mov	r2, r9
 800351a:	4653      	mov	r3, sl
 800351c:	4620      	mov	r0, r4
 800351e:	4629      	mov	r1, r5
 8003520:	f7fc fe5c 	bl	80001dc <__adddf3>
 8003524:	b013      	add	sp, #76	@ 0x4c
 8003526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800352a:	4698      	mov	r8, r3
 800352c:	4b60      	ldr	r3, [pc, #384]	@ (80036b0 <__ieee754_pow+0x1c0>)
 800352e:	4617      	mov	r7, r2
 8003530:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8003534:	429a      	cmp	r2, r3
 8003536:	462e      	mov	r6, r5
 8003538:	9000      	str	r0, [sp, #0]
 800353a:	9202      	str	r2, [sp, #8]
 800353c:	d914      	bls.n	8003568 <__ieee754_pow+0x78>
 800353e:	9b00      	ldr	r3, [sp, #0]
 8003540:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8003544:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8003548:	431e      	orrs	r6, r3
 800354a:	d1e5      	bne.n	8003518 <__ieee754_pow+0x28>
 800354c:	464b      	mov	r3, r9
 800354e:	4957      	ldr	r1, [pc, #348]	@ (80036ac <__ieee754_pow+0x1bc>)
 8003550:	18db      	adds	r3, r3, r3
 8003552:	f48a 2200 	eor.w	r2, sl, #524288	@ 0x80000
 8003556:	4152      	adcs	r2, r2
 8003558:	429e      	cmp	r6, r3
 800355a:	4191      	sbcs	r1, r2
 800355c:	d3dc      	bcc.n	8003518 <__ieee754_pow+0x28>
 800355e:	2000      	movs	r0, #0
 8003560:	4954      	ldr	r1, [pc, #336]	@ (80036b4 <__ieee754_pow+0x1c4>)
 8003562:	b013      	add	sp, #76	@ 0x4c
 8003564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003568:	d013      	beq.n	8003592 <__ieee754_pow+0xa2>
 800356a:	459b      	cmp	fp, r3
 800356c:	d8e7      	bhi.n	800353e <__ieee754_pow+0x4e>
 800356e:	9b02      	ldr	r3, [sp, #8]
 8003570:	d052      	beq.n	8003618 <__ieee754_pow+0x128>
 8003572:	2e00      	cmp	r6, #0
 8003574:	db15      	blt.n	80035a2 <__ieee754_pow+0xb2>
 8003576:	2f00      	cmp	r7, #0
 8003578:	f040 8087 	bne.w	800368a <__ieee754_pow+0x19a>
 800357c:	4a4d      	ldr	r2, [pc, #308]	@ (80036b4 <__ieee754_pow+0x1c4>)
 800357e:	4593      	cmp	fp, r2
 8003580:	f040 8407 	bne.w	8003d92 <__ieee754_pow+0x8a2>
 8003584:	f1b8 0f00 	cmp.w	r8, #0
 8003588:	f2c0 84da 	blt.w	8003f40 <__ieee754_pow+0xa50>
 800358c:	4620      	mov	r0, r4
 800358e:	4629      	mov	r1, r5
 8003590:	e7c8      	b.n	8003524 <__ieee754_pow+0x34>
 8003592:	2800      	cmp	r0, #0
 8003594:	d1c0      	bne.n	8003518 <__ieee754_pow+0x28>
 8003596:	4593      	cmp	fp, r2
 8003598:	d8be      	bhi.n	8003518 <__ieee754_pow+0x28>
 800359a:	f000 840a 	beq.w	8003db2 <__ieee754_pow+0x8c2>
 800359e:	9b02      	ldr	r3, [sp, #8]
 80035a0:	e7e7      	b.n	8003572 <__ieee754_pow+0x82>
 80035a2:	4a45      	ldr	r2, [pc, #276]	@ (80036b8 <__ieee754_pow+0x1c8>)
 80035a4:	4593      	cmp	fp, r2
 80035a6:	f200 8390 	bhi.w	8003cca <__ieee754_pow+0x7da>
 80035aa:	4a44      	ldr	r2, [pc, #272]	@ (80036bc <__ieee754_pow+0x1cc>)
 80035ac:	4593      	cmp	fp, r2
 80035ae:	f200 8391 	bhi.w	8003cd4 <__ieee754_pow+0x7e4>
 80035b2:	2f00      	cmp	r7, #0
 80035b4:	f040 83b9 	bne.w	8003d2a <__ieee754_pow+0x83a>
 80035b8:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 80035bc:	f000 84cb 	beq.w	8003f56 <__ieee754_pow+0xa66>
 80035c0:	4620      	mov	r0, r4
 80035c2:	4629      	mov	r1, r5
 80035c4:	9304      	str	r3, [sp, #16]
 80035c6:	f000 fd77 	bl	80040b8 <fabs>
 80035ca:	9a00      	ldr	r2, [sp, #0]
 80035cc:	9b04      	ldr	r3, [sp, #16]
 80035ce:	2a00      	cmp	r2, #0
 80035d0:	d038      	beq.n	8003644 <__ieee754_pow+0x154>
 80035d2:	0ff2      	lsrs	r2, r6, #31
 80035d4:	3a01      	subs	r2, #1
 80035d6:	ea52 0c07 	orrs.w	ip, r2, r7
 80035da:	d063      	beq.n	80036a4 <__ieee754_pow+0x1b4>
 80035dc:	2400      	movs	r4, #0
 80035de:	3f01      	subs	r7, #1
 80035e0:	4317      	orrs	r7, r2
 80035e2:	bf14      	ite	ne
 80035e4:	4d33      	ldrne	r5, [pc, #204]	@ (80036b4 <__ieee754_pow+0x1c4>)
 80035e6:	4d36      	ldreq	r5, [pc, #216]	@ (80036c0 <__ieee754_pow+0x1d0>)
 80035e8:	f1bb 4f84 	cmp.w	fp, #1107296256	@ 0x42000000
 80035ec:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80035f0:	d96a      	bls.n	80036c8 <__ieee754_pow+0x1d8>
 80035f2:	4b34      	ldr	r3, [pc, #208]	@ (80036c4 <__ieee754_pow+0x1d4>)
 80035f4:	9a02      	ldr	r2, [sp, #8]
 80035f6:	459b      	cmp	fp, r3
 80035f8:	4b30      	ldr	r3, [pc, #192]	@ (80036bc <__ieee754_pow+0x1cc>)
 80035fa:	f240 840f 	bls.w	8003e1c <__ieee754_pow+0x92c>
 80035fe:	429a      	cmp	r2, r3
 8003600:	f200 84b9 	bhi.w	8003f76 <__ieee754_pow+0xa86>
 8003604:	f1b8 0f00 	cmp.w	r8, #0
 8003608:	f2c0 84b9 	blt.w	8003f7e <__ieee754_pow+0xa8e>
 800360c:	2000      	movs	r0, #0
 800360e:	b013      	add	sp, #76	@ 0x4c
 8003610:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003614:	f000 bdf6 	b.w	8004204 <__math_uflow>
 8003618:	2f00      	cmp	r7, #0
 800361a:	d190      	bne.n	800353e <__ieee754_pow+0x4e>
 800361c:	9b02      	ldr	r3, [sp, #8]
 800361e:	9a00      	ldr	r2, [sp, #0]
 8003620:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8003624:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 8003628:	4313      	orrs	r3, r2
 800362a:	d098      	beq.n	800355e <__ieee754_pow+0x6e>
 800362c:	4b23      	ldr	r3, [pc, #140]	@ (80036bc <__ieee754_pow+0x1cc>)
 800362e:	9a02      	ldr	r2, [sp, #8]
 8003630:	429a      	cmp	r2, r3
 8003632:	f240 845f 	bls.w	8003ef4 <__ieee754_pow+0xa04>
 8003636:	f1b8 0f00 	cmp.w	r8, #0
 800363a:	f2c0 84d7 	blt.w	8003fec <__ieee754_pow+0xafc>
 800363e:	4648      	mov	r0, r9
 8003640:	4651      	mov	r1, sl
 8003642:	e76f      	b.n	8003524 <__ieee754_pow+0x34>
 8003644:	4a1b      	ldr	r2, [pc, #108]	@ (80036b4 <__ieee754_pow+0x1c4>)
 8003646:	f026 4c40 	bic.w	ip, r6, #3221225472	@ 0xc0000000
 800364a:	4594      	cmp	ip, r2
 800364c:	d002      	beq.n	8003654 <__ieee754_pow+0x164>
 800364e:	9a02      	ldr	r2, [sp, #8]
 8003650:	2a00      	cmp	r2, #0
 8003652:	d1be      	bne.n	80035d2 <__ieee754_pow+0xe2>
 8003654:	f1b8 0f00 	cmp.w	r8, #0
 8003658:	f2c0 8444 	blt.w	8003ee4 <__ieee754_pow+0x9f4>
 800365c:	2e00      	cmp	r6, #0
 800365e:	f6bf af61 	bge.w	8003524 <__ieee754_pow+0x34>
 8003662:	9b02      	ldr	r3, [sp, #8]
 8003664:	f103 4a40 	add.w	sl, r3, #3221225472	@ 0xc0000000
 8003668:	f50a 1a80 	add.w	sl, sl, #1048576	@ 0x100000
 800366c:	ea5a 0a07 	orrs.w	sl, sl, r7
 8003670:	f040 8479 	bne.w	8003f66 <__ieee754_pow+0xa76>
 8003674:	4602      	mov	r2, r0
 8003676:	460b      	mov	r3, r1
 8003678:	4610      	mov	r0, r2
 800367a:	4619      	mov	r1, r3
 800367c:	f7fc fdac 	bl	80001d8 <__aeabi_dsub>
 8003680:	4602      	mov	r2, r0
 8003682:	460b      	mov	r3, r1
 8003684:	f7fd f88a 	bl	800079c <__aeabi_ddiv>
 8003688:	e74c      	b.n	8003524 <__ieee754_pow+0x34>
 800368a:	2700      	movs	r7, #0
 800368c:	4620      	mov	r0, r4
 800368e:	4629      	mov	r1, r5
 8003690:	9304      	str	r3, [sp, #16]
 8003692:	f000 fd11 	bl	80040b8 <fabs>
 8003696:	9a00      	ldr	r2, [sp, #0]
 8003698:	9b04      	ldr	r3, [sp, #16]
 800369a:	2a00      	cmp	r2, #0
 800369c:	d0d2      	beq.n	8003644 <__ieee754_pow+0x154>
 800369e:	0ff2      	lsrs	r2, r6, #31
 80036a0:	3a01      	subs	r2, #1
 80036a2:	e79b      	b.n	80035dc <__ieee754_pow+0xec>
 80036a4:	4622      	mov	r2, r4
 80036a6:	462b      	mov	r3, r5
 80036a8:	e7e6      	b.n	8003678 <__ieee754_pow+0x188>
 80036aa:	bf00      	nop
 80036ac:	fff00000 	.word	0xfff00000
 80036b0:	7ff00000 	.word	0x7ff00000
 80036b4:	3ff00000 	.word	0x3ff00000
 80036b8:	433fffff 	.word	0x433fffff
 80036bc:	3fefffff 	.word	0x3fefffff
 80036c0:	bff00000 	.word	0xbff00000
 80036c4:	43f00000 	.word	0x43f00000
 80036c8:	4acd      	ldr	r2, [pc, #820]	@ (8003a00 <__ieee754_pow+0x510>)
 80036ca:	4032      	ands	r2, r6
 80036cc:	2a00      	cmp	r2, #0
 80036ce:	f040 8402 	bne.w	8003ed6 <__ieee754_pow+0x9e6>
 80036d2:	4bcc      	ldr	r3, [pc, #816]	@ (8003a04 <__ieee754_pow+0x514>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	f7fc ff37 	bl	8000548 <__aeabi_dmul>
 80036da:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 80036de:	460b      	mov	r3, r1
 80036e0:	151a      	asrs	r2, r3, #20
 80036e2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80036e6:	eb02 0804 	add.w	r8, r2, r4
 80036ea:	4ac7      	ldr	r2, [pc, #796]	@ (8003a08 <__ieee754_pow+0x518>)
 80036ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036f0:	f043 547f 	orr.w	r4, r3, #1069547520	@ 0x3fc00000
 80036f4:	4293      	cmp	r3, r2
 80036f6:	f444 1440 	orr.w	r4, r4, #3145728	@ 0x300000
 80036fa:	dd07      	ble.n	800370c <__ieee754_pow+0x21c>
 80036fc:	4ac3      	ldr	r2, [pc, #780]	@ (8003a0c <__ieee754_pow+0x51c>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	f340 8443 	ble.w	8003f8a <__ieee754_pow+0xa9a>
 8003704:	f108 0801 	add.w	r8, r8, #1
 8003708:	f5a4 1480 	sub.w	r4, r4, #1048576	@ 0x100000
 800370c:	2200      	movs	r2, #0
 800370e:	2300      	movs	r3, #0
 8003710:	2600      	movs	r6, #0
 8003712:	2500      	movs	r5, #0
 8003714:	4fbe      	ldr	r7, [pc, #760]	@ (8003a10 <__ieee754_pow+0x520>)
 8003716:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800371a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800371e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8003722:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003726:	4621      	mov	r1, r4
 8003728:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800372c:	f7fc fd54 	bl	80001d8 <__aeabi_dsub>
 8003730:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003734:	4606      	mov	r6, r0
 8003736:	460f      	mov	r7, r1
 8003738:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800373c:	f7fc fd4e 	bl	80001dc <__adddf3>
 8003740:	4602      	mov	r2, r0
 8003742:	460b      	mov	r3, r1
 8003744:	2000      	movs	r0, #0
 8003746:	49b2      	ldr	r1, [pc, #712]	@ (8003a10 <__ieee754_pow+0x520>)
 8003748:	f7fd f828 	bl	800079c <__aeabi_ddiv>
 800374c:	468c      	mov	ip, r1
 800374e:	4683      	mov	fp, r0
 8003750:	4663      	mov	r3, ip
 8003752:	465a      	mov	r2, fp
 8003754:	4630      	mov	r0, r6
 8003756:	4639      	mov	r1, r7
 8003758:	e9cd bc0a 	strd	fp, ip, [sp, #40]	@ 0x28
 800375c:	f7fc fef4 	bl	8000548 <__aeabi_dmul>
 8003760:	4683      	mov	fp, r0
 8003762:	468c      	mov	ip, r1
 8003764:	e9cd bc02 	strd	fp, ip, [sp, #8]
 8003768:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800376c:	2000      	movs	r0, #0
 800376e:	f04f 0b00 	mov.w	fp, #0
 8003772:	1064      	asrs	r4, r4, #1
 8003774:	f044 5400 	orr.w	r4, r4, #536870912	@ 0x20000000
 8003778:	f504 2300 	add.w	r3, r4, #524288	@ 0x80000
 800377c:	1959      	adds	r1, r3, r5
 800377e:	4604      	mov	r4, r0
 8003780:	460d      	mov	r5, r1
 8003782:	4602      	mov	r2, r0
 8003784:	460b      	mov	r3, r1
 8003786:	4658      	mov	r0, fp
 8003788:	4661      	mov	r1, ip
 800378a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800378e:	e9cd 0100 	strd	r0, r1, [sp]
 8003792:	f7fc fed9 	bl	8000548 <__aeabi_dmul>
 8003796:	4602      	mov	r2, r0
 8003798:	460b      	mov	r3, r1
 800379a:	4630      	mov	r0, r6
 800379c:	4639      	mov	r1, r7
 800379e:	f7fc fd1b 	bl	80001d8 <__aeabi_dsub>
 80037a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80037a6:	4606      	mov	r6, r0
 80037a8:	460f      	mov	r7, r1
 80037aa:	4620      	mov	r0, r4
 80037ac:	4629      	mov	r1, r5
 80037ae:	f7fc fd13 	bl	80001d8 <__aeabi_dsub>
 80037b2:	4602      	mov	r2, r0
 80037b4:	460b      	mov	r3, r1
 80037b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80037ba:	f7fc fd0d 	bl	80001d8 <__aeabi_dsub>
 80037be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80037c2:	f7fc fec1 	bl	8000548 <__aeabi_dmul>
 80037c6:	4602      	mov	r2, r0
 80037c8:	460b      	mov	r3, r1
 80037ca:	4630      	mov	r0, r6
 80037cc:	4639      	mov	r1, r7
 80037ce:	f7fc fd03 	bl	80001d8 <__aeabi_dsub>
 80037d2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80037d6:	f7fc feb7 	bl	8000548 <__aeabi_dmul>
 80037da:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 80037de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80037e2:	4663      	mov	r3, ip
 80037e4:	4661      	mov	r1, ip
 80037e6:	465a      	mov	r2, fp
 80037e8:	4658      	mov	r0, fp
 80037ea:	f7fc fead 	bl	8000548 <__aeabi_dmul>
 80037ee:	a372      	add	r3, pc, #456	@ (adr r3, 80039b8 <__ieee754_pow+0x4c8>)
 80037f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f4:	4604      	mov	r4, r0
 80037f6:	460d      	mov	r5, r1
 80037f8:	f7fc fea6 	bl	8000548 <__aeabi_dmul>
 80037fc:	a370      	add	r3, pc, #448	@ (adr r3, 80039c0 <__ieee754_pow+0x4d0>)
 80037fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003802:	f7fc fceb 	bl	80001dc <__adddf3>
 8003806:	4622      	mov	r2, r4
 8003808:	462b      	mov	r3, r5
 800380a:	f7fc fe9d 	bl	8000548 <__aeabi_dmul>
 800380e:	a36e      	add	r3, pc, #440	@ (adr r3, 80039c8 <__ieee754_pow+0x4d8>)
 8003810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003814:	f7fc fce2 	bl	80001dc <__adddf3>
 8003818:	4622      	mov	r2, r4
 800381a:	462b      	mov	r3, r5
 800381c:	f7fc fe94 	bl	8000548 <__aeabi_dmul>
 8003820:	a36b      	add	r3, pc, #428	@ (adr r3, 80039d0 <__ieee754_pow+0x4e0>)
 8003822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003826:	f7fc fcd9 	bl	80001dc <__adddf3>
 800382a:	4622      	mov	r2, r4
 800382c:	462b      	mov	r3, r5
 800382e:	f7fc fe8b 	bl	8000548 <__aeabi_dmul>
 8003832:	a369      	add	r3, pc, #420	@ (adr r3, 80039d8 <__ieee754_pow+0x4e8>)
 8003834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003838:	f7fc fcd0 	bl	80001dc <__adddf3>
 800383c:	4622      	mov	r2, r4
 800383e:	462b      	mov	r3, r5
 8003840:	f7fc fe82 	bl	8000548 <__aeabi_dmul>
 8003844:	a366      	add	r3, pc, #408	@ (adr r3, 80039e0 <__ieee754_pow+0x4f0>)
 8003846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800384a:	f7fc fcc7 	bl	80001dc <__adddf3>
 800384e:	4622      	mov	r2, r4
 8003850:	4606      	mov	r6, r0
 8003852:	460f      	mov	r7, r1
 8003854:	462b      	mov	r3, r5
 8003856:	4620      	mov	r0, r4
 8003858:	4629      	mov	r1, r5
 800385a:	f7fc fe75 	bl	8000548 <__aeabi_dmul>
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4630      	mov	r0, r6
 8003864:	4639      	mov	r1, r7
 8003866:	f7fc fe6f 	bl	8000548 <__aeabi_dmul>
 800386a:	e9dd 6700 	ldrd	r6, r7, [sp]
 800386e:	4604      	mov	r4, r0
 8003870:	460d      	mov	r5, r1
 8003872:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003876:	4632      	mov	r2, r6
 8003878:	463b      	mov	r3, r7
 800387a:	f7fc fcaf 	bl	80001dc <__adddf3>
 800387e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003882:	f7fc fe61 	bl	8000548 <__aeabi_dmul>
 8003886:	4622      	mov	r2, r4
 8003888:	462b      	mov	r3, r5
 800388a:	f7fc fca7 	bl	80001dc <__adddf3>
 800388e:	4632      	mov	r2, r6
 8003890:	463b      	mov	r3, r7
 8003892:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003896:	4630      	mov	r0, r6
 8003898:	4639      	mov	r1, r7
 800389a:	f7fc fe55 	bl	8000548 <__aeabi_dmul>
 800389e:	2200      	movs	r2, #0
 80038a0:	4b5c      	ldr	r3, [pc, #368]	@ (8003a14 <__ieee754_pow+0x524>)
 80038a2:	4604      	mov	r4, r0
 80038a4:	460d      	mov	r5, r1
 80038a6:	f7fc fc99 	bl	80001dc <__adddf3>
 80038aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80038ae:	f7fc fc95 	bl	80001dc <__adddf3>
 80038b2:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80038b6:	460f      	mov	r7, r1
 80038b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038bc:	465a      	mov	r2, fp
 80038be:	463b      	mov	r3, r7
 80038c0:	e9cd bc0a 	strd	fp, ip, [sp, #40]	@ 0x28
 80038c4:	465e      	mov	r6, fp
 80038c6:	f7fc fe3f 	bl	8000548 <__aeabi_dmul>
 80038ca:	2200      	movs	r2, #0
 80038cc:	e9cd 0100 	strd	r0, r1, [sp]
 80038d0:	4b50      	ldr	r3, [pc, #320]	@ (8003a14 <__ieee754_pow+0x524>)
 80038d2:	4630      	mov	r0, r6
 80038d4:	4639      	mov	r1, r7
 80038d6:	f7fc fc7f 	bl	80001d8 <__aeabi_dsub>
 80038da:	4622      	mov	r2, r4
 80038dc:	462b      	mov	r3, r5
 80038de:	f7fc fc7b 	bl	80001d8 <__aeabi_dsub>
 80038e2:	4602      	mov	r2, r0
 80038e4:	460b      	mov	r3, r1
 80038e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80038ea:	f7fc fc75 	bl	80001d8 <__aeabi_dsub>
 80038ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80038f2:	f7fc fe29 	bl	8000548 <__aeabi_dmul>
 80038f6:	4632      	mov	r2, r6
 80038f8:	4604      	mov	r4, r0
 80038fa:	460d      	mov	r5, r1
 80038fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003900:	463b      	mov	r3, r7
 8003902:	f7fc fe21 	bl	8000548 <__aeabi_dmul>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4620      	mov	r0, r4
 800390c:	4629      	mov	r1, r5
 800390e:	f7fc fc65 	bl	80001dc <__adddf3>
 8003912:	4606      	mov	r6, r0
 8003914:	460f      	mov	r7, r1
 8003916:	e9dd 0100 	ldrd	r0, r1, [sp]
 800391a:	4632      	mov	r2, r6
 800391c:	463b      	mov	r3, r7
 800391e:	f7fc fc5d 	bl	80001dc <__adddf3>
 8003922:	e9dd bc0a 	ldrd	fp, ip, [sp, #40]	@ 0x28
 8003926:	a330      	add	r3, pc, #192	@ (adr r3, 80039e8 <__ieee754_pow+0x4f8>)
 8003928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392c:	4658      	mov	r0, fp
 800392e:	e9cd bc02 	strd	fp, ip, [sp, #8]
 8003932:	460d      	mov	r5, r1
 8003934:	465c      	mov	r4, fp
 8003936:	f7fc fe07 	bl	8000548 <__aeabi_dmul>
 800393a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800393e:	e9cd 0100 	strd	r0, r1, [sp]
 8003942:	4620      	mov	r0, r4
 8003944:	4629      	mov	r1, r5
 8003946:	f7fc fc47 	bl	80001d8 <__aeabi_dsub>
 800394a:	4602      	mov	r2, r0
 800394c:	460b      	mov	r3, r1
 800394e:	4630      	mov	r0, r6
 8003950:	4639      	mov	r1, r7
 8003952:	f7fc fc41 	bl	80001d8 <__aeabi_dsub>
 8003956:	a326      	add	r3, pc, #152	@ (adr r3, 80039f0 <__ieee754_pow+0x500>)
 8003958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395c:	f7fc fdf4 	bl	8000548 <__aeabi_dmul>
 8003960:	4602      	mov	r2, r0
 8003962:	460b      	mov	r3, r1
 8003964:	4620      	mov	r0, r4
 8003966:	4629      	mov	r1, r5
 8003968:	4614      	mov	r4, r2
 800396a:	461d      	mov	r5, r3
 800396c:	a322      	add	r3, pc, #136	@ (adr r3, 80039f8 <__ieee754_pow+0x508>)
 800396e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003972:	f7fc fde9 	bl	8000548 <__aeabi_dmul>
 8003976:	4602      	mov	r2, r0
 8003978:	460b      	mov	r3, r1
 800397a:	4620      	mov	r0, r4
 800397c:	4629      	mov	r1, r5
 800397e:	f7fc fc2d 	bl	80001dc <__adddf3>
 8003982:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003986:	f7fc fc29 	bl	80001dc <__adddf3>
 800398a:	4604      	mov	r4, r0
 800398c:	4640      	mov	r0, r8
 800398e:	460d      	mov	r5, r1
 8003990:	f7fc fd70 	bl	8000474 <__aeabi_i2d>
 8003994:	4606      	mov	r6, r0
 8003996:	460f      	mov	r7, r1
 8003998:	e9dd 0100 	ldrd	r0, r1, [sp]
 800399c:	4622      	mov	r2, r4
 800399e:	462b      	mov	r3, r5
 80039a0:	f7fc fc1c 	bl	80001dc <__adddf3>
 80039a4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80039a8:	f7fc fc18 	bl	80001dc <__adddf3>
 80039ac:	4632      	mov	r2, r6
 80039ae:	463b      	mov	r3, r7
 80039b0:	e032      	b.n	8003a18 <__ieee754_pow+0x528>
 80039b2:	bf00      	nop
 80039b4:	f3af 8000 	nop.w
 80039b8:	4a454eef 	.word	0x4a454eef
 80039bc:	3fca7e28 	.word	0x3fca7e28
 80039c0:	93c9db65 	.word	0x93c9db65
 80039c4:	3fcd864a 	.word	0x3fcd864a
 80039c8:	a91d4101 	.word	0xa91d4101
 80039cc:	3fd17460 	.word	0x3fd17460
 80039d0:	518f264d 	.word	0x518f264d
 80039d4:	3fd55555 	.word	0x3fd55555
 80039d8:	db6fabff 	.word	0xdb6fabff
 80039dc:	3fdb6db6 	.word	0x3fdb6db6
 80039e0:	33333303 	.word	0x33333303
 80039e4:	3fe33333 	.word	0x3fe33333
 80039e8:	e0000000 	.word	0xe0000000
 80039ec:	3feec709 	.word	0x3feec709
 80039f0:	dc3a03fd 	.word	0xdc3a03fd
 80039f4:	3feec709 	.word	0x3feec709
 80039f8:	145b01f5 	.word	0x145b01f5
 80039fc:	be3e2fe0 	.word	0xbe3e2fe0
 8003a00:	7ff00000 	.word	0x7ff00000
 8003a04:	43400000 	.word	0x43400000
 8003a08:	0003988e 	.word	0x0003988e
 8003a0c:	000bb679 	.word	0x000bb679
 8003a10:	3ff00000 	.word	0x3ff00000
 8003a14:	40080000 	.word	0x40080000
 8003a18:	f7fc fbe0 	bl	80001dc <__adddf3>
 8003a1c:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8003a20:	4632      	mov	r2, r6
 8003a22:	465e      	mov	r6, fp
 8003a24:	463b      	mov	r3, r7
 8003a26:	4658      	mov	r0, fp
 8003a28:	460f      	mov	r7, r1
 8003a2a:	f7fc fbd5 	bl	80001d8 <__aeabi_dsub>
 8003a2e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003a32:	f7fc fbd1 	bl	80001d8 <__aeabi_dsub>
 8003a36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a3a:	f7fc fbcd 	bl	80001d8 <__aeabi_dsub>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	460b      	mov	r3, r1
 8003a42:	4620      	mov	r0, r4
 8003a44:	4629      	mov	r1, r5
 8003a46:	f7fc fbc7 	bl	80001d8 <__aeabi_dsub>
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	e9cd 9a00 	strd	r9, sl, [sp]
 8003a50:	9300      	str	r3, [sp, #0]
 8003a52:	e9dd 3400 	ldrd	r3, r4, [sp]
 8003a56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003a60:	4648      	mov	r0, r9
 8003a62:	4623      	mov	r3, r4
 8003a64:	4651      	mov	r1, sl
 8003a66:	f7fc fbb7 	bl	80001d8 <__aeabi_dsub>
 8003a6a:	4632      	mov	r2, r6
 8003a6c:	463b      	mov	r3, r7
 8003a6e:	f7fc fd6b 	bl	8000548 <__aeabi_dmul>
 8003a72:	464a      	mov	r2, r9
 8003a74:	4604      	mov	r4, r0
 8003a76:	460d      	mov	r5, r1
 8003a78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003a7c:	4653      	mov	r3, sl
 8003a7e:	f7fc fd63 	bl	8000548 <__aeabi_dmul>
 8003a82:	4602      	mov	r2, r0
 8003a84:	460b      	mov	r3, r1
 8003a86:	4620      	mov	r0, r4
 8003a88:	4629      	mov	r1, r5
 8003a8a:	f7fc fba7 	bl	80001dc <__adddf3>
 8003a8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a92:	4604      	mov	r4, r0
 8003a94:	460d      	mov	r5, r1
 8003a96:	4630      	mov	r0, r6
 8003a98:	4639      	mov	r1, r7
 8003a9a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003a9e:	f7fc fd53 	bl	8000548 <__aeabi_dmul>
 8003aa2:	4606      	mov	r6, r0
 8003aa4:	460f      	mov	r7, r1
 8003aa6:	4620      	mov	r0, r4
 8003aa8:	4629      	mov	r1, r5
 8003aaa:	463b      	mov	r3, r7
 8003aac:	4632      	mov	r2, r6
 8003aae:	f7fc fb95 	bl	80001dc <__adddf3>
 8003ab2:	4bd5      	ldr	r3, [pc, #852]	@ (8003e08 <__ieee754_pow+0x918>)
 8003ab4:	4604      	mov	r4, r0
 8003ab6:	4299      	cmp	r1, r3
 8003ab8:	460d      	mov	r5, r1
 8003aba:	4688      	mov	r8, r1
 8003abc:	f340 8149 	ble.w	8003d52 <__ieee754_pow+0x862>
 8003ac0:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8003ac4:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8003ac8:	4303      	orrs	r3, r0
 8003aca:	f040 8274 	bne.w	8003fb6 <__ieee754_pow+0xac6>
 8003ace:	a3bc      	add	r3, pc, #752	@ (adr r3, 8003dc0 <__ieee754_pow+0x8d0>)
 8003ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ad8:	f7fc fb80 	bl	80001dc <__adddf3>
 8003adc:	4602      	mov	r2, r0
 8003ade:	460b      	mov	r3, r1
 8003ae0:	4620      	mov	r0, r4
 8003ae2:	4629      	mov	r1, r5
 8003ae4:	4614      	mov	r4, r2
 8003ae6:	461d      	mov	r5, r3
 8003ae8:	4632      	mov	r2, r6
 8003aea:	463b      	mov	r3, r7
 8003aec:	f7fc fb74 	bl	80001d8 <__aeabi_dsub>
 8003af0:	4602      	mov	r2, r0
 8003af2:	460b      	mov	r3, r1
 8003af4:	4620      	mov	r0, r4
 8003af6:	4629      	mov	r1, r5
 8003af8:	f7fc ffb6 	bl	8000a68 <__aeabi_dcmpgt>
 8003afc:	2800      	cmp	r0, #0
 8003afe:	f040 825a 	bne.w	8003fb6 <__ieee754_pow+0xac6>
 8003b02:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b06:	2000      	movs	r0, #0
 8003b08:	4443      	add	r3, r8
 8003b0a:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8003b0e:	4cbf      	ldr	r4, [pc, #764]	@ (8003e0c <__ieee754_pow+0x91c>)
 8003b10:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8003b14:	4114      	asrs	r4, r2
 8003b16:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8003b1a:	f1c2 0214 	rsb	r2, r2, #20
 8003b1e:	ea04 0103 	and.w	r1, r4, r3
 8003b22:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8003b26:	460b      	mov	r3, r1
 8003b28:	fa4a fa02 	asr.w	sl, sl, r2
 8003b2c:	f1b8 0f00 	cmp.w	r8, #0
 8003b30:	4602      	mov	r2, r0
 8003b32:	4639      	mov	r1, r7
 8003b34:	4630      	mov	r0, r6
 8003b36:	bfb8      	it	lt
 8003b38:	f1ca 0a00 	rsblt	sl, sl, #0
 8003b3c:	f7fc fb4c 	bl	80001d8 <__aeabi_dsub>
 8003b40:	4606      	mov	r6, r0
 8003b42:	460f      	mov	r7, r1
 8003b44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b48:	4632      	mov	r2, r6
 8003b4a:	463b      	mov	r3, r7
 8003b4c:	f7fc fb46 	bl	80001dc <__adddf3>
 8003b50:	460d      	mov	r5, r1
 8003b52:	ea4f 5b0a 	mov.w	fp, sl, lsl #20
 8003b56:	2400      	movs	r4, #0
 8003b58:	a39b      	add	r3, pc, #620	@ (adr r3, 8003dc8 <__ieee754_pow+0x8d8>)
 8003b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5e:	4620      	mov	r0, r4
 8003b60:	4629      	mov	r1, r5
 8003b62:	f7fc fcf1 	bl	8000548 <__aeabi_dmul>
 8003b66:	4632      	mov	r2, r6
 8003b68:	4680      	mov	r8, r0
 8003b6a:	4689      	mov	r9, r1
 8003b6c:	463b      	mov	r3, r7
 8003b6e:	4620      	mov	r0, r4
 8003b70:	4629      	mov	r1, r5
 8003b72:	f7fc fb31 	bl	80001d8 <__aeabi_dsub>
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b7e:	f7fc fb2b 	bl	80001d8 <__aeabi_dsub>
 8003b82:	a393      	add	r3, pc, #588	@ (adr r3, 8003dd0 <__ieee754_pow+0x8e0>)
 8003b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b88:	f7fc fcde 	bl	8000548 <__aeabi_dmul>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	460b      	mov	r3, r1
 8003b90:	4620      	mov	r0, r4
 8003b92:	4629      	mov	r1, r5
 8003b94:	4614      	mov	r4, r2
 8003b96:	461d      	mov	r5, r3
 8003b98:	a38f      	add	r3, pc, #572	@ (adr r3, 8003dd8 <__ieee754_pow+0x8e8>)
 8003b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9e:	f7fc fcd3 	bl	8000548 <__aeabi_dmul>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	4620      	mov	r0, r4
 8003ba8:	4629      	mov	r1, r5
 8003baa:	f7fc fb17 	bl	80001dc <__adddf3>
 8003bae:	4606      	mov	r6, r0
 8003bb0:	460f      	mov	r7, r1
 8003bb2:	4632      	mov	r2, r6
 8003bb4:	463b      	mov	r3, r7
 8003bb6:	4640      	mov	r0, r8
 8003bb8:	4649      	mov	r1, r9
 8003bba:	f7fc fb0f 	bl	80001dc <__adddf3>
 8003bbe:	4642      	mov	r2, r8
 8003bc0:	464b      	mov	r3, r9
 8003bc2:	4604      	mov	r4, r0
 8003bc4:	460d      	mov	r5, r1
 8003bc6:	f7fc fb07 	bl	80001d8 <__aeabi_dsub>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	460b      	mov	r3, r1
 8003bce:	4630      	mov	r0, r6
 8003bd0:	4639      	mov	r1, r7
 8003bd2:	f7fc fb01 	bl	80001d8 <__aeabi_dsub>
 8003bd6:	4622      	mov	r2, r4
 8003bd8:	4680      	mov	r8, r0
 8003bda:	4689      	mov	r9, r1
 8003bdc:	462b      	mov	r3, r5
 8003bde:	4620      	mov	r0, r4
 8003be0:	4629      	mov	r1, r5
 8003be2:	f7fc fcb1 	bl	8000548 <__aeabi_dmul>
 8003be6:	a37e      	add	r3, pc, #504	@ (adr r3, 8003de0 <__ieee754_pow+0x8f0>)
 8003be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bec:	4606      	mov	r6, r0
 8003bee:	460f      	mov	r7, r1
 8003bf0:	f7fc fcaa 	bl	8000548 <__aeabi_dmul>
 8003bf4:	a37c      	add	r3, pc, #496	@ (adr r3, 8003de8 <__ieee754_pow+0x8f8>)
 8003bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bfa:	f7fc faed 	bl	80001d8 <__aeabi_dsub>
 8003bfe:	4632      	mov	r2, r6
 8003c00:	463b      	mov	r3, r7
 8003c02:	f7fc fca1 	bl	8000548 <__aeabi_dmul>
 8003c06:	a37a      	add	r3, pc, #488	@ (adr r3, 8003df0 <__ieee754_pow+0x900>)
 8003c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0c:	f7fc fae6 	bl	80001dc <__adddf3>
 8003c10:	4632      	mov	r2, r6
 8003c12:	463b      	mov	r3, r7
 8003c14:	f7fc fc98 	bl	8000548 <__aeabi_dmul>
 8003c18:	a377      	add	r3, pc, #476	@ (adr r3, 8003df8 <__ieee754_pow+0x908>)
 8003c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c1e:	f7fc fadb 	bl	80001d8 <__aeabi_dsub>
 8003c22:	4632      	mov	r2, r6
 8003c24:	463b      	mov	r3, r7
 8003c26:	f7fc fc8f 	bl	8000548 <__aeabi_dmul>
 8003c2a:	a375      	add	r3, pc, #468	@ (adr r3, 8003e00 <__ieee754_pow+0x910>)
 8003c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c30:	f7fc fad4 	bl	80001dc <__adddf3>
 8003c34:	4632      	mov	r2, r6
 8003c36:	463b      	mov	r3, r7
 8003c38:	f7fc fc86 	bl	8000548 <__aeabi_dmul>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4620      	mov	r0, r4
 8003c42:	4629      	mov	r1, r5
 8003c44:	f7fc fac8 	bl	80001d8 <__aeabi_dsub>
 8003c48:	4606      	mov	r6, r0
 8003c4a:	460f      	mov	r7, r1
 8003c4c:	4632      	mov	r2, r6
 8003c4e:	463b      	mov	r3, r7
 8003c50:	4620      	mov	r0, r4
 8003c52:	4629      	mov	r1, r5
 8003c54:	f7fc fc78 	bl	8000548 <__aeabi_dmul>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4630      	mov	r0, r6
 8003c5e:	4639      	mov	r1, r7
 8003c60:	4616      	mov	r6, r2
 8003c62:	461f      	mov	r7, r3
 8003c64:	2200      	movs	r2, #0
 8003c66:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003c6a:	f7fc fab5 	bl	80001d8 <__aeabi_dsub>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
 8003c72:	4630      	mov	r0, r6
 8003c74:	4639      	mov	r1, r7
 8003c76:	f7fc fd91 	bl	800079c <__aeabi_ddiv>
 8003c7a:	4642      	mov	r2, r8
 8003c7c:	4606      	mov	r6, r0
 8003c7e:	460f      	mov	r7, r1
 8003c80:	464b      	mov	r3, r9
 8003c82:	4620      	mov	r0, r4
 8003c84:	4629      	mov	r1, r5
 8003c86:	f7fc fc5f 	bl	8000548 <__aeabi_dmul>
 8003c8a:	4642      	mov	r2, r8
 8003c8c:	464b      	mov	r3, r9
 8003c8e:	f7fc faa5 	bl	80001dc <__adddf3>
 8003c92:	4602      	mov	r2, r0
 8003c94:	460b      	mov	r3, r1
 8003c96:	4630      	mov	r0, r6
 8003c98:	4639      	mov	r1, r7
 8003c9a:	f7fc fa9d 	bl	80001d8 <__aeabi_dsub>
 8003c9e:	4622      	mov	r2, r4
 8003ca0:	462b      	mov	r3, r5
 8003ca2:	f7fc fa99 	bl	80001d8 <__aeabi_dsub>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	460b      	mov	r3, r1
 8003caa:	2000      	movs	r0, #0
 8003cac:	4958      	ldr	r1, [pc, #352]	@ (8003e10 <__ieee754_pow+0x920>)
 8003cae:	f7fc fa93 	bl	80001d8 <__aeabi_dsub>
 8003cb2:	460c      	mov	r4, r1
 8003cb4:	445c      	add	r4, fp
 8003cb6:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 8003cba:	f2c0 8178 	blt.w	8003fae <__ieee754_pow+0xabe>
 8003cbe:	4621      	mov	r1, r4
 8003cc0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003cc4:	f7fc fc40 	bl	8000548 <__aeabi_dmul>
 8003cc8:	e42c      	b.n	8003524 <__ieee754_pow+0x34>
 8003cca:	2f00      	cmp	r7, #0
 8003ccc:	f000 818b 	beq.w	8003fe6 <__ieee754_pow+0xaf6>
 8003cd0:	2702      	movs	r7, #2
 8003cd2:	e4db      	b.n	800368c <__ieee754_pow+0x19c>
 8003cd4:	ea4f 522b 	mov.w	r2, fp, asr #20
 8003cd8:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8003cdc:	2a14      	cmp	r2, #20
 8003cde:	f340 8116 	ble.w	8003f0e <__ieee754_pow+0xa1e>
 8003ce2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8003ce6:	fa27 f102 	lsr.w	r1, r7, r2
 8003cea:	fa01 f202 	lsl.w	r2, r1, r2
 8003cee:	42ba      	cmp	r2, r7
 8003cf0:	f000 818d 	beq.w	800400e <__ieee754_pow+0xb1e>
 8003cf4:	b9cf      	cbnz	r7, 8003d2a <__ieee754_pow+0x83a>
 8003cf6:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8003cfa:	9304      	str	r3, [sp, #16]
 8003cfc:	f000 812b 	beq.w	8003f56 <__ieee754_pow+0xa66>
 8003d00:	4620      	mov	r0, r4
 8003d02:	4629      	mov	r1, r5
 8003d04:	f000 f9d8 	bl	80040b8 <fabs>
 8003d08:	9b00      	ldr	r3, [sp, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f47f acca 	bne.w	80036a4 <__ieee754_pow+0x1b4>
 8003d10:	4a3f      	ldr	r2, [pc, #252]	@ (8003e10 <__ieee754_pow+0x920>)
 8003d12:	f026 4740 	bic.w	r7, r6, #3221225472	@ 0xc0000000
 8003d16:	4297      	cmp	r7, r2
 8003d18:	f000 819e 	beq.w	8004058 <__ieee754_pow+0xb68>
 8003d1c:	9a02      	ldr	r2, [sp, #8]
 8003d1e:	9b04      	ldr	r3, [sp, #16]
 8003d20:	2a00      	cmp	r2, #0
 8003d22:	f000 80da 	beq.w	8003eda <__ieee754_pow+0x9ea>
 8003d26:	2700      	movs	r7, #0
 8003d28:	e453      	b.n	80035d2 <__ieee754_pow+0xe2>
 8003d2a:	4620      	mov	r0, r4
 8003d2c:	4629      	mov	r1, r5
 8003d2e:	9304      	str	r3, [sp, #16]
 8003d30:	f000 f9c2 	bl	80040b8 <fabs>
 8003d34:	9b00      	ldr	r3, [sp, #0]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f47f acb4 	bne.w	80036a4 <__ieee754_pow+0x1b4>
 8003d3c:	4a34      	ldr	r2, [pc, #208]	@ (8003e10 <__ieee754_pow+0x920>)
 8003d3e:	f026 4740 	bic.w	r7, r6, #3221225472	@ 0xc0000000
 8003d42:	4297      	cmp	r7, r2
 8003d44:	d1ea      	bne.n	8003d1c <__ieee754_pow+0x82c>
 8003d46:	f1b8 0f00 	cmp.w	r8, #0
 8003d4a:	f2c0 817c 	blt.w	8004046 <__ieee754_pow+0xb56>
 8003d4e:	2700      	movs	r7, #0
 8003d50:	e487      	b.n	8003662 <__ieee754_pow+0x172>
 8003d52:	f8df c0c0 	ldr.w	ip, [pc, #192]	@ 8003e14 <__ieee754_pow+0x924>
 8003d56:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003d5a:	4563      	cmp	r3, ip
 8003d5c:	f240 80e8 	bls.w	8003f30 <__ieee754_pow+0xa40>
 8003d60:	4b2d      	ldr	r3, [pc, #180]	@ (8003e18 <__ieee754_pow+0x928>)
 8003d62:	440b      	add	r3, r1
 8003d64:	4303      	orrs	r3, r0
 8003d66:	d10a      	bne.n	8003d7e <__ieee754_pow+0x88e>
 8003d68:	4632      	mov	r2, r6
 8003d6a:	463b      	mov	r3, r7
 8003d6c:	f7fc fa34 	bl	80001d8 <__aeabi_dsub>
 8003d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003d74:	f7fc fe6e 	bl	8000a54 <__aeabi_dcmpge>
 8003d78:	2800      	cmp	r0, #0
 8003d7a:	f43f aec2 	beq.w	8003b02 <__ieee754_pow+0x612>
 8003d7e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003d82:	2200      	movs	r2, #0
 8003d84:	2300      	movs	r3, #0
 8003d86:	f7fc fe51 	bl	8000a2c <__aeabi_dcmplt>
 8003d8a:	3800      	subs	r0, #0
 8003d8c:	bf18      	it	ne
 8003d8e:	2001      	movne	r0, #1
 8003d90:	e43d      	b.n	800360e <__ieee754_pow+0x11e>
 8003d92:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8003d96:	f000 80de 	beq.w	8003f56 <__ieee754_pow+0xa66>
 8003d9a:	f5a2 1280 	sub.w	r2, r2, #1048576	@ 0x100000
 8003d9e:	4590      	cmp	r8, r2
 8003da0:	f47f ac0e 	bne.w	80035c0 <__ieee754_pow+0xd0>
 8003da4:	4620      	mov	r0, r4
 8003da6:	4629      	mov	r1, r5
 8003da8:	b013      	add	sp, #76	@ 0x4c
 8003daa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dae:	f000 ba35 	b.w	800421c <__ieee754_sqrt>
 8003db2:	2f00      	cmp	r7, #0
 8003db4:	f47f abb0 	bne.w	8003518 <__ieee754_pow+0x28>
 8003db8:	e438      	b.n	800362c <__ieee754_pow+0x13c>
 8003dba:	bf00      	nop
 8003dbc:	f3af 8000 	nop.w
 8003dc0:	652b82fe 	.word	0x652b82fe
 8003dc4:	3c971547 	.word	0x3c971547
 8003dc8:	00000000 	.word	0x00000000
 8003dcc:	3fe62e43 	.word	0x3fe62e43
 8003dd0:	fefa39ef 	.word	0xfefa39ef
 8003dd4:	3fe62e42 	.word	0x3fe62e42
 8003dd8:	0ca86c39 	.word	0x0ca86c39
 8003ddc:	be205c61 	.word	0xbe205c61
 8003de0:	72bea4d0 	.word	0x72bea4d0
 8003de4:	3e663769 	.word	0x3e663769
 8003de8:	c5d26bf1 	.word	0xc5d26bf1
 8003dec:	3ebbbd41 	.word	0x3ebbbd41
 8003df0:	af25de2c 	.word	0xaf25de2c
 8003df4:	3f11566a 	.word	0x3f11566a
 8003df8:	16bebd93 	.word	0x16bebd93
 8003dfc:	3f66c16c 	.word	0x3f66c16c
 8003e00:	5555553e 	.word	0x5555553e
 8003e04:	3fc55555 	.word	0x3fc55555
 8003e08:	408fffff 	.word	0x408fffff
 8003e0c:	fff00000 	.word	0xfff00000
 8003e10:	3ff00000 	.word	0x3ff00000
 8003e14:	4090cbff 	.word	0x4090cbff
 8003e18:	3f6f3400 	.word	0x3f6f3400
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	f0c0 80d4 	bcc.w	8003fca <__ieee754_pow+0xada>
 8003e22:	9a02      	ldr	r2, [sp, #8]
 8003e24:	4ba0      	ldr	r3, [pc, #640]	@ (80040a8 <__ieee754_pow+0xbb8>)
 8003e26:	429a      	cmp	r2, r3
 8003e28:	f04f 0200 	mov.w	r2, #0
 8003e2c:	f200 80e2 	bhi.w	8003ff4 <__ieee754_pow+0xb04>
 8003e30:	4b9d      	ldr	r3, [pc, #628]	@ (80040a8 <__ieee754_pow+0xbb8>)
 8003e32:	f7fc f9d1 	bl	80001d8 <__aeabi_dsub>
 8003e36:	a390      	add	r3, pc, #576	@ (adr r3, 8004078 <__ieee754_pow+0xb88>)
 8003e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3c:	4604      	mov	r4, r0
 8003e3e:	460d      	mov	r5, r1
 8003e40:	f7fc fb82 	bl	8000548 <__aeabi_dmul>
 8003e44:	a38e      	add	r3, pc, #568	@ (adr r3, 8004080 <__ieee754_pow+0xb90>)
 8003e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e4a:	4606      	mov	r6, r0
 8003e4c:	460f      	mov	r7, r1
 8003e4e:	4620      	mov	r0, r4
 8003e50:	4629      	mov	r1, r5
 8003e52:	f7fc fb79 	bl	8000548 <__aeabi_dmul>
 8003e56:	2200      	movs	r2, #0
 8003e58:	e9cd 0100 	strd	r0, r1, [sp]
 8003e5c:	4b93      	ldr	r3, [pc, #588]	@ (80040ac <__ieee754_pow+0xbbc>)
 8003e5e:	4620      	mov	r0, r4
 8003e60:	4629      	mov	r1, r5
 8003e62:	f7fc fb71 	bl	8000548 <__aeabi_dmul>
 8003e66:	4602      	mov	r2, r0
 8003e68:	460b      	mov	r3, r1
 8003e6a:	a187      	add	r1, pc, #540	@ (adr r1, 8004088 <__ieee754_pow+0xb98>)
 8003e6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003e70:	f7fc f9b2 	bl	80001d8 <__aeabi_dsub>
 8003e74:	4622      	mov	r2, r4
 8003e76:	462b      	mov	r3, r5
 8003e78:	f7fc fb66 	bl	8000548 <__aeabi_dmul>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	460b      	mov	r3, r1
 8003e80:	2000      	movs	r0, #0
 8003e82:	498b      	ldr	r1, [pc, #556]	@ (80040b0 <__ieee754_pow+0xbc0>)
 8003e84:	f7fc f9a8 	bl	80001d8 <__aeabi_dsub>
 8003e88:	4622      	mov	r2, r4
 8003e8a:	462b      	mov	r3, r5
 8003e8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003e90:	4620      	mov	r0, r4
 8003e92:	4629      	mov	r1, r5
 8003e94:	f7fc fb58 	bl	8000548 <__aeabi_dmul>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	460b      	mov	r3, r1
 8003e9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ea0:	f7fc fb52 	bl	8000548 <__aeabi_dmul>
 8003ea4:	a37a      	add	r3, pc, #488	@ (adr r3, 8004090 <__ieee754_pow+0xba0>)
 8003ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eaa:	f7fc fb4d 	bl	8000548 <__aeabi_dmul>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003eb6:	f7fc f98f 	bl	80001d8 <__aeabi_dsub>
 8003eba:	4604      	mov	r4, r0
 8003ebc:	460d      	mov	r5, r1
 8003ebe:	4630      	mov	r0, r6
 8003ec0:	4639      	mov	r1, r7
 8003ec2:	4622      	mov	r2, r4
 8003ec4:	462b      	mov	r3, r5
 8003ec6:	f7fc f989 	bl	80001dc <__adddf3>
 8003eca:	2000      	movs	r0, #0
 8003ecc:	4632      	mov	r2, r6
 8003ece:	463b      	mov	r3, r7
 8003ed0:	4606      	mov	r6, r0
 8003ed2:	460f      	mov	r7, r1
 8003ed4:	e5b1      	b.n	8003a3a <__ieee754_pow+0x54a>
 8003ed6:	2400      	movs	r4, #0
 8003ed8:	e402      	b.n	80036e0 <__ieee754_pow+0x1f0>
 8003eda:	f1b8 0f00 	cmp.w	r8, #0
 8003ede:	f6bf af36 	bge.w	8003d4e <__ieee754_pow+0x85e>
 8003ee2:	2700      	movs	r7, #0
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	2000      	movs	r0, #0
 8003eea:	496f      	ldr	r1, [pc, #444]	@ (80040a8 <__ieee754_pow+0xbb8>)
 8003eec:	f7fc fc56 	bl	800079c <__aeabi_ddiv>
 8003ef0:	f7ff bbb4 	b.w	800365c <__ieee754_pow+0x16c>
 8003ef4:	f1b8 0f00 	cmp.w	r8, #0
 8003ef8:	f04f 0000 	mov.w	r0, #0
 8003efc:	f04f 0100 	mov.w	r1, #0
 8003f00:	f6bf ab10 	bge.w	8003524 <__ieee754_pow+0x34>
 8003f04:	4648      	mov	r0, r9
 8003f06:	f10a 4100 	add.w	r1, sl, #2147483648	@ 0x80000000
 8003f0a:	f7ff bb0b 	b.w	8003524 <__ieee754_pow+0x34>
 8003f0e:	2f00      	cmp	r7, #0
 8003f10:	f47f af0b 	bne.w	8003d2a <__ieee754_pow+0x83a>
 8003f14:	f1c2 0214 	rsb	r2, r2, #20
 8003f18:	fa4b f102 	asr.w	r1, fp, r2
 8003f1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003f20:	455a      	cmp	r2, fp
 8003f22:	4a61      	ldr	r2, [pc, #388]	@ (80040a8 <__ieee754_pow+0xbb8>)
 8003f24:	d07b      	beq.n	800401e <__ieee754_pow+0xb2e>
 8003f26:	4593      	cmp	fp, r2
 8003f28:	f43f ab2c 	beq.w	8003584 <__ieee754_pow+0x94>
 8003f2c:	f7ff bb44 	b.w	80035b8 <__ieee754_pow+0xc8>
 8003f30:	4a5f      	ldr	r2, [pc, #380]	@ (80040b0 <__ieee754_pow+0xbc0>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d87f      	bhi.n	8004036 <__ieee754_pow+0xb46>
 8003f36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003f3a:	4693      	mov	fp, r2
 8003f3c:	4692      	mov	sl, r2
 8003f3e:	e60a      	b.n	8003b56 <__ieee754_pow+0x666>
 8003f40:	4622      	mov	r2, r4
 8003f42:	462b      	mov	r3, r5
 8003f44:	2000      	movs	r0, #0
 8003f46:	4958      	ldr	r1, [pc, #352]	@ (80040a8 <__ieee754_pow+0xbb8>)
 8003f48:	f7fc fc28 	bl	800079c <__aeabi_ddiv>
 8003f4c:	f7ff baea 	b.w	8003524 <__ieee754_pow+0x34>
 8003f50:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8003f54:	d147      	bne.n	8003fe6 <__ieee754_pow+0xaf6>
 8003f56:	4622      	mov	r2, r4
 8003f58:	462b      	mov	r3, r5
 8003f5a:	4620      	mov	r0, r4
 8003f5c:	4629      	mov	r1, r5
 8003f5e:	f7fc faf3 	bl	8000548 <__aeabi_dmul>
 8003f62:	f7ff badf 	b.w	8003524 <__ieee754_pow+0x34>
 8003f66:	2f01      	cmp	r7, #1
 8003f68:	f47f aadc 	bne.w	8003524 <__ieee754_pow+0x34>
 8003f6c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003f70:	4619      	mov	r1, r3
 8003f72:	f7ff bad7 	b.w	8003524 <__ieee754_pow+0x34>
 8003f76:	f1b8 0f00 	cmp.w	r8, #0
 8003f7a:	f77f ab47 	ble.w	800360c <__ieee754_pow+0x11c>
 8003f7e:	2000      	movs	r0, #0
 8003f80:	b013      	add	sp, #76	@ 0x4c
 8003f82:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f86:	f000 b943 	b.w	8004210 <__math_oflow>
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	4b49      	ldr	r3, [pc, #292]	@ (80040b4 <__ieee754_pow+0xbc4>)
 8003f8e:	f44f 2580 	mov.w	r5, #262144	@ 0x40000
 8003f92:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003f96:	a340      	add	r3, pc, #256	@ (adr r3, 8004098 <__ieee754_pow+0xba8>)
 8003f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f9c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8003fa0:	a33f      	add	r3, pc, #252	@ (adr r3, 80040a0 <__ieee754_pow+0xbb0>)
 8003fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8003faa:	f7ff bbba 	b.w	8003722 <__ieee754_pow+0x232>
 8003fae:	4652      	mov	r2, sl
 8003fb0:	f000 f886 	bl	80040c0 <scalbn>
 8003fb4:	e684      	b.n	8003cc0 <__ieee754_pow+0x7d0>
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	f7fc fd35 	bl	8000a2c <__aeabi_dcmplt>
 8003fc2:	3800      	subs	r0, #0
 8003fc4:	bf18      	it	ne
 8003fc6:	2001      	movne	r0, #1
 8003fc8:	e7da      	b.n	8003f80 <__ieee754_pow+0xa90>
 8003fca:	2200      	movs	r2, #0
 8003fcc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	f7fc fd2b 	bl	8000a2c <__aeabi_dcmplt>
 8003fd6:	3800      	subs	r0, #0
 8003fd8:	bf18      	it	ne
 8003fda:	2001      	movne	r0, #1
 8003fdc:	f1b8 0f00 	cmp.w	r8, #0
 8003fe0:	f6bf ab15 	bge.w	800360e <__ieee754_pow+0x11e>
 8003fe4:	e7cc      	b.n	8003f80 <__ieee754_pow+0xa90>
 8003fe6:	2702      	movs	r7, #2
 8003fe8:	f7ff baea 	b.w	80035c0 <__ieee754_pow+0xd0>
 8003fec:	2000      	movs	r0, #0
 8003fee:	2100      	movs	r1, #0
 8003ff0:	f7ff ba98 	b.w	8003524 <__ieee754_pow+0x34>
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003ffa:	f7fc fd17 	bl	8000a2c <__aeabi_dcmplt>
 8003ffe:	3800      	subs	r0, #0
 8004000:	bf18      	it	ne
 8004002:	2001      	movne	r0, #1
 8004004:	f1b8 0f00 	cmp.w	r8, #0
 8004008:	dcba      	bgt.n	8003f80 <__ieee754_pow+0xa90>
 800400a:	f7ff bb00 	b.w	800360e <__ieee754_pow+0x11e>
 800400e:	2f00      	cmp	r7, #0
 8004010:	d09e      	beq.n	8003f50 <__ieee754_pow+0xa60>
 8004012:	f001 0101 	and.w	r1, r1, #1
 8004016:	f1c1 0702 	rsb	r7, r1, #2
 800401a:	f7ff bb37 	b.w	800368c <__ieee754_pow+0x19c>
 800401e:	4593      	cmp	fp, r2
 8004020:	f43f aab0 	beq.w	8003584 <__ieee754_pow+0x94>
 8004024:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 8004028:	d095      	beq.n	8003f56 <__ieee754_pow+0xa66>
 800402a:	f001 0101 	and.w	r1, r1, #1
 800402e:	f1c1 0702 	rsb	r7, r1, #2
 8004032:	f7ff bac5 	b.w	80035c0 <__ieee754_pow+0xd0>
 8004036:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800403a:	151b      	asrs	r3, r3, #20
 800403c:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8004040:	fa42 f303 	asr.w	r3, r2, r3
 8004044:	e55f      	b.n	8003b06 <__ieee754_pow+0x616>
 8004046:	4602      	mov	r2, r0
 8004048:	460b      	mov	r3, r1
 800404a:	2000      	movs	r0, #0
 800404c:	4916      	ldr	r1, [pc, #88]	@ (80040a8 <__ieee754_pow+0xbb8>)
 800404e:	f7fc fba5 	bl	800079c <__aeabi_ddiv>
 8004052:	9f00      	ldr	r7, [sp, #0]
 8004054:	f7ff bb05 	b.w	8003662 <__ieee754_pow+0x172>
 8004058:	f1b8 0f00 	cmp.w	r8, #0
 800405c:	f6bf ae77 	bge.w	8003d4e <__ieee754_pow+0x85e>
 8004060:	4602      	mov	r2, r0
 8004062:	460b      	mov	r3, r1
 8004064:	2000      	movs	r0, #0
 8004066:	4910      	ldr	r1, [pc, #64]	@ (80040a8 <__ieee754_pow+0xbb8>)
 8004068:	f7fc fb98 	bl	800079c <__aeabi_ddiv>
 800406c:	2700      	movs	r7, #0
 800406e:	f7ff baf8 	b.w	8003662 <__ieee754_pow+0x172>
 8004072:	bf00      	nop
 8004074:	f3af 8000 	nop.w
 8004078:	60000000 	.word	0x60000000
 800407c:	3ff71547 	.word	0x3ff71547
 8004080:	f85ddf44 	.word	0xf85ddf44
 8004084:	3e54ae0b 	.word	0x3e54ae0b
 8004088:	55555555 	.word	0x55555555
 800408c:	3fd55555 	.word	0x3fd55555
 8004090:	652b82fe 	.word	0x652b82fe
 8004094:	3ff71547 	.word	0x3ff71547
 8004098:	40000000 	.word	0x40000000
 800409c:	3fe2b803 	.word	0x3fe2b803
 80040a0:	43cfd006 	.word	0x43cfd006
 80040a4:	3e4cfdeb 	.word	0x3e4cfdeb
 80040a8:	3ff00000 	.word	0x3ff00000
 80040ac:	3fd00000 	.word	0x3fd00000
 80040b0:	3fe00000 	.word	0x3fe00000
 80040b4:	3ff80000 	.word	0x3ff80000

080040b8 <fabs>:
 80040b8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80040bc:	4619      	mov	r1, r3
 80040be:	4770      	bx	lr

080040c0 <scalbn>:
 80040c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040c4:	4616      	mov	r6, r2
 80040c6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80040ca:	4607      	mov	r7, r0
 80040cc:	4688      	mov	r8, r1
 80040ce:	460b      	mov	r3, r1
 80040d0:	bb6a      	cbnz	r2, 800412e <scalbn+0x6e>
 80040d2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80040d6:	4303      	orrs	r3, r0
 80040d8:	d027      	beq.n	800412a <scalbn+0x6a>
 80040da:	4b33      	ldr	r3, [pc, #204]	@ (80041a8 <scalbn+0xe8>)
 80040dc:	2200      	movs	r2, #0
 80040de:	f7fc fa33 	bl	8000548 <__aeabi_dmul>
 80040e2:	4b32      	ldr	r3, [pc, #200]	@ (80041ac <scalbn+0xec>)
 80040e4:	4607      	mov	r7, r0
 80040e6:	429e      	cmp	r6, r3
 80040e8:	4688      	mov	r8, r1
 80040ea:	db3c      	blt.n	8004166 <scalbn+0xa6>
 80040ec:	460b      	mov	r3, r1
 80040ee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80040f2:	3a36      	subs	r2, #54	@ 0x36
 80040f4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80040f8:	428e      	cmp	r6, r1
 80040fa:	dc21      	bgt.n	8004140 <scalbn+0x80>
 80040fc:	4416      	add	r6, r2
 80040fe:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8004102:	4296      	cmp	r6, r2
 8004104:	dc1c      	bgt.n	8004140 <scalbn+0x80>
 8004106:	2e00      	cmp	r6, #0
 8004108:	dc26      	bgt.n	8004158 <scalbn+0x98>
 800410a:	f116 0f35 	cmn.w	r6, #53	@ 0x35
 800410e:	db31      	blt.n	8004174 <scalbn+0xb4>
 8004110:	f023 41ff 	bic.w	r1, r3, #2139095040	@ 0x7f800000
 8004114:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 8004118:	3636      	adds	r6, #54	@ 0x36
 800411a:	ea41 5506 	orr.w	r5, r1, r6, lsl #20
 800411e:	2200      	movs	r2, #0
 8004120:	4638      	mov	r0, r7
 8004122:	4629      	mov	r1, r5
 8004124:	4b22      	ldr	r3, [pc, #136]	@ (80041b0 <scalbn+0xf0>)
 8004126:	f7fc fa0f 	bl	8000548 <__aeabi_dmul>
 800412a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800412e:	f240 7cff 	movw	ip, #2047	@ 0x7ff
 8004132:	4562      	cmp	r2, ip
 8004134:	d1de      	bne.n	80040f4 <scalbn+0x34>
 8004136:	4602      	mov	r2, r0
 8004138:	f7fc f850 	bl	80001dc <__adddf3>
 800413c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004140:	4645      	mov	r5, r8
 8004142:	a315      	add	r3, pc, #84	@ (adr r3, 8004198 <scalbn+0xd8>)
 8004144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004148:	f363 051e 	bfi	r5, r3, #0, #31
 800414c:	4629      	mov	r1, r5
 800414e:	4819      	ldr	r0, [pc, #100]	@ (80041b4 <scalbn+0xf4>)
 8004150:	f7fc f9fa 	bl	8000548 <__aeabi_dmul>
 8004154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004158:	f36f 531e 	bfc	r3, #20, #11
 800415c:	4638      	mov	r0, r7
 800415e:	ea43 5106 	orr.w	r1, r3, r6, lsl #20
 8004162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004166:	a30e      	add	r3, pc, #56	@ (adr r3, 80041a0 <scalbn+0xe0>)
 8004168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416c:	f7fc f9ec 	bl	8000548 <__aeabi_dmul>
 8004170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004174:	f008 4400 	and.w	r4, r8, #2147483648	@ 0x80000000
 8004178:	f044 71d2 	orr.w	r1, r4, #27525120	@ 0x1a40000
 800417c:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8004180:	a307      	add	r3, pc, #28	@ (adr r3, 80041a0 <scalbn+0xe0>)
 8004182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004186:	480c      	ldr	r0, [pc, #48]	@ (80041b8 <scalbn+0xf8>)
 8004188:	f041 011f 	orr.w	r1, r1, #31
 800418c:	f7fc f9dc 	bl	8000548 <__aeabi_dmul>
 8004190:	e7cb      	b.n	800412a <scalbn+0x6a>
 8004192:	bf00      	nop
 8004194:	f3af 8000 	nop.w
 8004198:	8800759c 	.word	0x8800759c
 800419c:	7e37e43c 	.word	0x7e37e43c
 80041a0:	c2f8f359 	.word	0xc2f8f359
 80041a4:	01a56e1f 	.word	0x01a56e1f
 80041a8:	43500000 	.word	0x43500000
 80041ac:	ffff3cb0 	.word	0xffff3cb0
 80041b0:	3c900000 	.word	0x3c900000
 80041b4:	8800759c 	.word	0x8800759c
 80041b8:	c2f8f359 	.word	0xc2f8f359

080041bc <with_errno>:
 80041bc:	b5d0      	push	{r4, r6, r7, lr}
 80041be:	4606      	mov	r6, r0
 80041c0:	460f      	mov	r7, r1
 80041c2:	4614      	mov	r4, r2
 80041c4:	f7ff f8f4 	bl	80033b0 <__errno>
 80041c8:	4603      	mov	r3, r0
 80041ca:	4639      	mov	r1, r7
 80041cc:	4630      	mov	r0, r6
 80041ce:	601c      	str	r4, [r3, #0]
 80041d0:	bdd0      	pop	{r4, r6, r7, pc}
 80041d2:	bf00      	nop

080041d4 <xflow>:
 80041d4:	b500      	push	{lr}
 80041d6:	b083      	sub	sp, #12
 80041d8:	b180      	cbz	r0, 80041fc <xflow+0x28>
 80041da:	4610      	mov	r0, r2
 80041dc:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80041e0:	e9cd 0100 	strd	r0, r1, [sp]
 80041e4:	4610      	mov	r0, r2
 80041e6:	4619      	mov	r1, r3
 80041e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80041ec:	f7fc f9ac 	bl	8000548 <__aeabi_dmul>
 80041f0:	2222      	movs	r2, #34	@ 0x22
 80041f2:	b003      	add	sp, #12
 80041f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80041f8:	f7ff bfe0 	b.w	80041bc <with_errno>
 80041fc:	4610      	mov	r0, r2
 80041fe:	4619      	mov	r1, r3
 8004200:	e7ee      	b.n	80041e0 <xflow+0xc>
 8004202:	bf00      	nop

08004204 <__math_uflow>:
 8004204:	2200      	movs	r2, #0
 8004206:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800420a:	f7ff bfe3 	b.w	80041d4 <xflow>
 800420e:	bf00      	nop

08004210 <__math_oflow>:
 8004210:	2200      	movs	r2, #0
 8004212:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8004216:	f7ff bfdd 	b.w	80041d4 <xflow>
 800421a:	bf00      	nop

0800421c <__ieee754_sqrt>:
 800421c:	4a73      	ldr	r2, [pc, #460]	@ (80043ec <__ieee754_sqrt+0x1d0>)
 800421e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004222:	438a      	bics	r2, r1
 8004224:	4606      	mov	r6, r0
 8004226:	460f      	mov	r7, r1
 8004228:	f000 80ac 	beq.w	8004384 <__ieee754_sqrt+0x168>
 800422c:	2900      	cmp	r1, #0
 800422e:	460c      	mov	r4, r1
 8004230:	4603      	mov	r3, r0
 8004232:	dd55      	ble.n	80042e0 <__ieee754_sqrt+0xc4>
 8004234:	1508      	asrs	r0, r1, #20
 8004236:	d062      	beq.n	80042fe <__ieee754_sqrt+0xe2>
 8004238:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800423c:	07c1      	lsls	r1, r0, #31
 800423e:	f2a0 37ff 	subw	r7, r0, #1023	@ 0x3ff
 8004242:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8004246:	d403      	bmi.n	8004250 <__ieee754_sqrt+0x34>
 8004248:	0052      	lsls	r2, r2, #1
 800424a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	2600      	movs	r6, #0
 8004252:	2416      	movs	r4, #22
 8004254:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004258:	46b4      	mov	ip, r6
 800425a:	0052      	lsls	r2, r2, #1
 800425c:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8004260:	107f      	asrs	r7, r7, #1
 8004262:	005b      	lsls	r3, r3, #1
 8004264:	eb0c 0001 	add.w	r0, ip, r1
 8004268:	4290      	cmp	r0, r2
 800426a:	ea4f 75d3 	mov.w	r5, r3, lsr #31
 800426e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004272:	dc03      	bgt.n	800427c <__ieee754_sqrt+0x60>
 8004274:	eb00 0c01 	add.w	ip, r0, r1
 8004278:	1a12      	subs	r2, r2, r0
 800427a:	440e      	add	r6, r1
 800427c:	3c01      	subs	r4, #1
 800427e:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 8004282:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8004286:	d1ed      	bne.n	8004264 <__ieee754_sqrt+0x48>
 8004288:	2520      	movs	r5, #32
 800428a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800428e:	46a0      	mov	r8, r4
 8004290:	e00a      	b.n	80042a8 <__ieee754_sqrt+0x8c>
 8004292:	d043      	beq.n	800431c <__ieee754_sqrt+0x100>
 8004294:	0051      	lsls	r1, r2, #1
 8004296:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800429a:	3d01      	subs	r5, #1
 800429c:	460a      	mov	r2, r1
 800429e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80042a2:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80042a6:	d045      	beq.n	8004334 <__ieee754_sqrt+0x118>
 80042a8:	4562      	cmp	r2, ip
 80042aa:	eb00 0e08 	add.w	lr, r0, r8
 80042ae:	ddf0      	ble.n	8004292 <__ieee754_sqrt+0x76>
 80042b0:	f1be 0f00 	cmp.w	lr, #0
 80042b4:	eb0e 0800 	add.w	r8, lr, r0
 80042b8:	db0c      	blt.n	80042d4 <__ieee754_sqrt+0xb8>
 80042ba:	46e1      	mov	r9, ip
 80042bc:	eba2 010c 	sub.w	r1, r2, ip
 80042c0:	46cc      	mov	ip, r9
 80042c2:	459e      	cmp	lr, r3
 80042c4:	bf88      	it	hi
 80042c6:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80042ca:	0049      	lsls	r1, r1, #1
 80042cc:	eba3 030e 	sub.w	r3, r3, lr
 80042d0:	4404      	add	r4, r0
 80042d2:	e7e0      	b.n	8004296 <__ieee754_sqrt+0x7a>
 80042d4:	f1b8 0f00 	cmp.w	r8, #0
 80042d8:	dbef      	blt.n	80042ba <__ieee754_sqrt+0x9e>
 80042da:	f10c 0901 	add.w	r9, ip, #1
 80042de:	e7ed      	b.n	80042bc <__ieee754_sqrt+0xa0>
 80042e0:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 80042e4:	4302      	orrs	r2, r0
 80042e6:	d044      	beq.n	8004372 <__ieee754_sqrt+0x156>
 80042e8:	2900      	cmp	r1, #0
 80042ea:	d16e      	bne.n	80043ca <__ieee754_sqrt+0x1ae>
 80042ec:	0ada      	lsrs	r2, r3, #11
 80042ee:	3c15      	subs	r4, #21
 80042f0:	055b      	lsls	r3, r3, #21
 80042f2:	2a00      	cmp	r2, #0
 80042f4:	d0fa      	beq.n	80042ec <__ieee754_sqrt+0xd0>
 80042f6:	02d6      	lsls	r6, r2, #11
 80042f8:	4620      	mov	r0, r4
 80042fa:	d473      	bmi.n	80043e4 <__ieee754_sqrt+0x1c8>
 80042fc:	4614      	mov	r4, r2
 80042fe:	2200      	movs	r2, #0
 8004300:	0064      	lsls	r4, r4, #1
 8004302:	02e5      	lsls	r5, r4, #11
 8004304:	4611      	mov	r1, r2
 8004306:	f102 0201 	add.w	r2, r2, #1
 800430a:	d5f9      	bpl.n	8004300 <__ieee754_sqrt+0xe4>
 800430c:	f1c2 0520 	rsb	r5, r2, #32
 8004310:	fa23 f505 	lsr.w	r5, r3, r5
 8004314:	432c      	orrs	r4, r5
 8004316:	4093      	lsls	r3, r2
 8004318:	1a40      	subs	r0, r0, r1
 800431a:	e78d      	b.n	8004238 <__ieee754_sqrt+0x1c>
 800431c:	459e      	cmp	lr, r3
 800431e:	d902      	bls.n	8004326 <__ieee754_sqrt+0x10a>
 8004320:	ea4f 014c 	mov.w	r1, ip, lsl #1
 8004324:	e7b7      	b.n	8004296 <__ieee754_sqrt+0x7a>
 8004326:	f1be 0f00 	cmp.w	lr, #0
 800432a:	eb0e 0800 	add.w	r8, lr, r0
 800432e:	db22      	blt.n	8004376 <__ieee754_sqrt+0x15a>
 8004330:	2100      	movs	r1, #0
 8004332:	e7cb      	b.n	80042cc <__ieee754_sqrt+0xb0>
 8004334:	4319      	orrs	r1, r3
 8004336:	d012      	beq.n	800435e <__ieee754_sqrt+0x142>
 8004338:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80043f0 <__ieee754_sqrt+0x1d4>
 800433c:	f8df b0b4 	ldr.w	fp, [pc, #180]	@ 80043f4 <__ieee754_sqrt+0x1d8>
 8004340:	e9da 0100 	ldrd	r0, r1, [sl]
 8004344:	e9db 2300 	ldrd	r2, r3, [fp]
 8004348:	f7fb ff46 	bl	80001d8 <__aeabi_dsub>
 800434c:	e9da 8900 	ldrd	r8, r9, [sl]
 8004350:	4602      	mov	r2, r0
 8004352:	460b      	mov	r3, r1
 8004354:	4640      	mov	r0, r8
 8004356:	4649      	mov	r1, r9
 8004358:	f7fc fb72 	bl	8000a40 <__aeabi_dcmple>
 800435c:	b9e0      	cbnz	r0, 8004398 <__ieee754_sqrt+0x17c>
 800435e:	0865      	lsrs	r5, r4, #1
 8004360:	1073      	asrs	r3, r6, #1
 8004362:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8004366:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800436a:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800436e:	ea45 70c6 	orr.w	r0, r5, r6, lsl #31
 8004372:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004376:	f1b8 0f00 	cmp.w	r8, #0
 800437a:	dbd9      	blt.n	8004330 <__ieee754_sqrt+0x114>
 800437c:	2100      	movs	r1, #0
 800437e:	f10c 0c01 	add.w	ip, ip, #1
 8004382:	e7a3      	b.n	80042cc <__ieee754_sqrt+0xb0>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	f7fc f8de 	bl	8000548 <__aeabi_dmul>
 800438c:	4632      	mov	r2, r6
 800438e:	463b      	mov	r3, r7
 8004390:	f7fb ff24 	bl	80001dc <__adddf3>
 8004394:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004398:	f1b4 3fff 	cmp.w	r4, #4294967295
 800439c:	e9da 0100 	ldrd	r0, r1, [sl]
 80043a0:	e9db 2300 	ldrd	r2, r3, [fp]
 80043a4:	d01a      	beq.n	80043dc <__ieee754_sqrt+0x1c0>
 80043a6:	e9da 8900 	ldrd	r8, r9, [sl]
 80043aa:	f7fb ff17 	bl	80001dc <__adddf3>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4640      	mov	r0, r8
 80043b4:	4649      	mov	r1, r9
 80043b6:	f7fc fb39 	bl	8000a2c <__aeabi_dcmplt>
 80043ba:	b188      	cbz	r0, 80043e0 <__ieee754_sqrt+0x1c4>
 80043bc:	1ca3      	adds	r3, r4, #2
 80043be:	f104 0502 	add.w	r5, r4, #2
 80043c2:	bf08      	it	eq
 80043c4:	3601      	addeq	r6, #1
 80043c6:	086d      	lsrs	r5, r5, #1
 80043c8:	e7ca      	b.n	8004360 <__ieee754_sqrt+0x144>
 80043ca:	4602      	mov	r2, r0
 80043cc:	460b      	mov	r3, r1
 80043ce:	f7fb ff03 	bl	80001d8 <__aeabi_dsub>
 80043d2:	4602      	mov	r2, r0
 80043d4:	460b      	mov	r3, r1
 80043d6:	f7fc f9e1 	bl	800079c <__aeabi_ddiv>
 80043da:	e7ca      	b.n	8004372 <__ieee754_sqrt+0x156>
 80043dc:	3601      	adds	r6, #1
 80043de:	e7bf      	b.n	8004360 <__ieee754_sqrt+0x144>
 80043e0:	3401      	adds	r4, #1
 80043e2:	e7bc      	b.n	800435e <__ieee754_sqrt+0x142>
 80043e4:	f04f 31ff 	mov.w	r1, #4294967295
 80043e8:	4614      	mov	r4, r2
 80043ea:	e795      	b.n	8004318 <__ieee754_sqrt+0xfc>
 80043ec:	7ff00000 	.word	0x7ff00000
 80043f0:	08004468 	.word	0x08004468
 80043f4:	08004460 	.word	0x08004460

080043f8 <_init>:
 80043f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043fa:	bf00      	nop
 80043fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043fe:	bc08      	pop	{r3}
 8004400:	469e      	mov	lr, r3
 8004402:	4770      	bx	lr

08004404 <_fini>:
 8004404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004406:	bf00      	nop
 8004408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800440a:	bc08      	pop	{r3}
 800440c:	469e      	mov	lr, r3
 800440e:	4770      	bx	lr
