Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'SCRODQB_Top'

Design Information
------------------
Command Line   : map -filter
C:/Users/Kevin/Desktop/HMB-FW/EIC-Beamtest-FW/SCROD_A5_RJ45/SCROD_Rev1/iseconfig
/filter.filter -intstyle ise -p xc6slx150t-fgg676-3 -w -logic_opt off -ol high
-t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr
off -lc off -power off -o SCRODQB_Top_map.ncd SCRODQB_Top.ngd SCRODQB_Top.pcf 
Target Device  : xc6slx150t
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Aug 07 05:58:01 2020

Design Summary
--------------
Number of errors:      0
Number of warnings:   51
Slice Logic Utilization:
  Number of Slice Registers:                 7,099 out of 184,304    3%
    Number used as Flip Flops:               7,069
    Number used as Latches:                     14
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               16
  Number of Slice LUTs:                      6,628 out of  92,152    7%
    Number used as logic:                    5,759 out of  92,152    6%
      Number using O6 output only:           3,622
      Number using O5 output only:             585
      Number using O5 and O6:                1,552
      Number used as ROM:                        0
    Number used as Memory:                     227 out of  21,680    1%
      Number used as Dual Port RAM:             36
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                 24
      Number used as Single Port RAM:            0
      Number used as Shift Register:           191
        Number using O6 output only:           140
        Number using O5 output only:             2
        Number using O5 and O6:                 49
    Number used exclusively as route-thrus:    642
      Number with same-slice register load:    577
      Number with same-slice carry load:        65
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,163 out of  23,038   13%
  Number of MUXCYs used:                     1,832 out of  46,076    3%
  Number of LUT Flip Flop pairs used:        9,137
    Number with an unused Flip Flop:         3,225 out of   9,137   35%
    Number with an unused LUT:               2,509 out of   9,137   27%
    Number of fully used LUT-FF pairs:       3,403 out of   9,137   37%
    Number of unique control sets:             508
    Number of slice register sites lost
      to control set restrictions:           1,721 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        41 out of     396   10%
    Number of LOCed IOBs:                       32 out of      41   78%
    IOB Flip Flops:                             12
    IOB Master Pads:                            16
    IOB Slave Pads:                             16
    Number of bonded IPADs:                      4 out of      32   12%
      Number of LOCed IPADs:                     4 out of       4  100%
    Number of bonded OPADs:                      2 out of      16   12%
      Number of LOCed OPADs:                     2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        80 out of     268   29%
  Number of RAMB8BWERs:                         12 out of     536    2%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                      13 out of      16   81%
    Number used as BUFGs:                       13
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     6 out of      12   50%
    Number used as DCMs:                         6
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   4 out of     586    1%
    Number used as ILOGIC2s:                     4
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     586    0%
  Number of OLOGIC2/OSERDES2s:                   8 out of     586    1%
    Number used as OLOGIC2s:                     8
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of GTPA1_DUALs:                         1 out of       4   25%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           17
Average Fanout of Non-Clock Nets:                3.17

Peak Memory Usage:  5027 MB
Total REAL time to MAP completion:  1 mins 42 secs 
Total CPU time to MAP completion:   1 mins 38 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:MapLib:680 - LOC constraint AB6 on RX_DC_N<3> is invalid: No such site
   on the device. Ignoring...
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_PWR_139_o_Mux_398_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_PWR_141_o_Mux_402_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_GND_287_o_Mux_404_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_PWR_140_o_Mux_400_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_PWR_138_o_Mux_396_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   U_CommandInterpreter/r_state[4]_GND_288_o_Mux_406_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/anPhyTxData_data<3>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/anPhyTxData_data<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_LinkSync/GLOBAL_LOGIC0> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_ArpPacketRx/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<4
   ><2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<3
   ><4>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<3
   ><2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<3
   ><1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderMac<1
   ><0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<3>
   <6>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<2>
   <5>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<2>
   <3>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<0>
   <2>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/arpSenderIp<0>
   <0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpPacketTx/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_ArpIpArbiter/GLOBAL_LOGIC0
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_EthFrameTx/ethTxEtherType<
   1>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_EthFrameTx/GLOBAL_LOGIC0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_ArpResponder/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_
   fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mr
   am_RAM1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/ipProtoc
   ol<0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/ipProtoc
   ol<0>> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/g
   convfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_RstSyncUser/GLOBAL_LOGIC0> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <U_S6EthTop/U_PwrUpRst/U_RstSync/GLOBAL_LOGIC0> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[0].DC_Interface/U_SstX5Reset/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[0].DC_Interface/U_SstReset/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[1].DC_Interface/U_SstX5Reset/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[1].DC_Interface/U_SstReset/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[2].DC_Interface/U_SstX5Reset/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[2].DC_Interface/U_SstReset/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[3].DC_Interface/U_SstX5Reset/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DC_communication/Gen_QBLink[3].DC_Interface/U_SstReset/GLOBAL_LOGIC0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Security:56 - Part 'xc6slx150t' is not a WebPack part.
INFO:LIT:243 - Logical network icon_control0<35> has no load.
INFO:LIT:395 - The above info message is repeated 237 more times for the
   following (max. 5 shown):
   icon_control0<34>,
   icon_control0<33>,
   icon_control0<32>,
   icon_control0<31>,
   icon_control0<30>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:564 - The following environment variables are currently set:
INFO:MapLib:591 - XIL_MAP_LOCWARN 	Value: XIL_MAP_LOCWARN
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 41 IOs, 33 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[0].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[1].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[2].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DC_communication/Gen_QBLink[3].DC_Interface/U_ClockGenByteLink/dcm_sp_inst,
   consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp CLOCK_FANOUT/dcm_sp_inst,
   consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
 500 block(s) removed
 496 block(s) optimized away
 817 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "icon_control0<35>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
The signal "icon_control0<34>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
The signal "icon_control0<33>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
The signal "icon_control0<32>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
The signal "icon_control0<31>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
The signal "icon_control0<30>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
The signal "icon_control0<29>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
The signal "icon_control0<18>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
The signal "icon_control0<17>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
The signal "icon_control0<16>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
The signal "icon_control0<15>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
The signal "icon_control0<11>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "icon_control0<10>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "icon_control0<7>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs31" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>19" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs18" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs18" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>20" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs19" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs19" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>21" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs20" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs20" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>22" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs21" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs21" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>23" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs22" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs22" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>24" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs23" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs23" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>25" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs24" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs24" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>26" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs25" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs25" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>27" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs26" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs26" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>28" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs27" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs27" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>29" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs28" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs28" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>30" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs29" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs29" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs_lut<0>31" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs30" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n0639
_rs30" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs31" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>19" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs18" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs18" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>20" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs19" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs19" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>21" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs20" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs20" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>22" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs21" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs21" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>23" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs22" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs22" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>24" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs23" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs23" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>25" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs24" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs24" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>26" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs25" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs25" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>27" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs26" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs26" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>28" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs27" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs27" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>29" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs28" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs28" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>30" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs29" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs29" (ROM) removed.
Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs_lut<0>31" (ROM) removed.
 The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs30" is loadless and has been removed.
  Loadless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n0639
_rs30" (ROM) removed.
The signal "U_S6EthTop/userTxDataReady<0>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><31>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><30>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><29>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><28>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><27>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><26>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><25>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><24>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><23>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><22>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><21>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><20>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><19>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><18>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><17>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><16>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><15>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><14>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><13>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><12>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><11>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><10>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><9>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><8>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><7>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><6>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><5>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><4>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><3>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><2>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><1>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxData<0><0>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxDataValid<0>" is sourceless and has been removed.
The signal "U_S6EthTop/userRxDataLast<0>" is sourceless and has been removed.
The signal "U_S6EthTop/ethSync" is sourceless and has been removed.
The signal "U_S6EthTop/led<1>" is sourceless and has been removed.
The signal "U_S6EthTop/led<0>" is sourceless and has been removed.
The signal "U_S6EthTop/led<5>" is sourceless and has been removed.
The signal "U_S6EthTop/led<4>" is sourceless and has been removed.
The signal "U_S6EthTop/led<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<5><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<4><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<3><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<2><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<1><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/arpRxTargetMac<0><0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxAck<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxReq<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxAck<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/udpTxReq<0>" is sourceless
and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_ram_almost_full_i_GND_816_o_MUX_75_o11" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i_GND_816_o_MUX_75_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_almost_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/Mmux_comp1_GND_816_o_MUX_73_o11" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/comp1_GND_816_o_MUX_73_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_fb_i" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_fb_i" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/_n0021_inv1" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/_n0021_inv" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_13_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_13_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_13" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<13>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<6>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<6>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[6].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/comp2" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_12_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_12_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_12" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<12>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_11_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_11_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_11" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<11>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<5>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<5>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<5>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_10_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_10_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_10" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<10>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_9_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_9_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_9" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<9>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<4>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<4>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[4].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<4>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_8_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_8_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_8" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<8>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_7_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_7_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_7" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<7>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<3>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<3>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[3].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<3>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_6_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_6_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_6" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<6>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_5_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_5_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_5" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<5>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<2>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<2>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[2].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<2>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_4_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_4_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_4" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<4>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_3_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_3_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_3" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<3>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<1>1" (ROM) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<1>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[1].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<1>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_2_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_2_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1_2" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_d1<2>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1_1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o13" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_GND_192_o_MUX_33_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_rstpot" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i_rstpot" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i" (FF) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_almost_full_i" is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<15>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<14>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<13>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<12>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<11>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<10>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<9>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<8>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<7>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<6>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<5>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<4>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<3>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxLength<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<15>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<14>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<13>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<12>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<11>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<10>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<9>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<8>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<7>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<6>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<5>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<4>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<3>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<2>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<1>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxId<0>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<12>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<11>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<10>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<9>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<8>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<7>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<6>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<5>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<4>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<3>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<2>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxFragOffset<0>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<7>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<6>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<5>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<4>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<3>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxTtl<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/ipRxMoreFragments" is
sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<5><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<4><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<3><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<2><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<1><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><7>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><6>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><5>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><4>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><3>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><2>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><1>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/ethRxDestMac<0><0>"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/U_Crc32/N0"
is sourceless and has been removed.
The signal "U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_Crc32/N0"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/N1" is
sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_f
wft_PWR_36_o_MUX_25_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_going_em
pty_fwft_PWR_36_o_MUX_25_o11" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
(FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_fif
o_generator/inverted_reset" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF)
removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is
sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
(FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
(FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" (FF) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o1" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<0>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[1].gms.ms" (MUX) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<1>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[2].gms.ms" (MUX) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<2>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[3].gms.ms" (MUX) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<3>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[4].gms.ms" (MUX) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<4>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.carrynet<5>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/gmux.gm[6].gms.ms" (MUX) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/comp1" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<0>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/gmux.carrynet<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<0>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[0].gm1.m1" (MUX) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[1].gms.ms" (MUX) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<1>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[2].gms.ms" (MUX) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<2>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[3].gms.ms" (MUX) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<3>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[4].gms.ms" (MUX) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<4>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[5].gms.ms" (MUX) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.carrynet<5>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/gmux.gm[6].gms.ms" (MUX) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.comp3" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<12>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<13>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<13>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_13" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<13>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<6>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<13>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<13>_rt" is sourceless and has
been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<11>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<12>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<12>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_12" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<12>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<12>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<12>_rt" is sourceless and has
been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<12>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<10>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<11>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<11>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_11" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<11>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<5>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<11>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<11>_rt" is sourceless and has
been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<11>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<9>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<10>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<10>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_10" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<10>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<10>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<10>_rt" is sourceless and has
been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<10>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<8>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<9>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<9>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_9" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<9>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<4>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<9>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<9>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<9>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<7>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<8>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<8>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_8" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<8>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<8>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<8>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<8>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<6>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<7>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<7>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_7" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<7>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<3>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<7>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<7>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<7>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<5>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<6>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<6>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_6" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<6>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<6>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<6>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<6>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<4>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<5>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<5>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_5" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<5>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<2>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<5>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<5>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<5>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<3>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<4>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<4>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_4" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<4>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<4>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<4>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<4>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<2>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<3>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<3>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_3" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<3>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<1>1" (ROM) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<3>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<3>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<3>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<1>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<2>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<2>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count_2" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count<2>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<2>_rt" (ROM) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<2>_rt" is sourceless and has been
removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<2>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<0>" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_xor<1>" (XOR) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
gic0.gc1.count[13]_GND_814_o_add_0_OUT<1>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<1>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<1>_rt" is sourceless and has been
removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<0>_rt" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<0>" (MUX) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr
_en_i1" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_6_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_7_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_8_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_9_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_10_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_11_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_12_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_13_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_14_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_15_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_16_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<13>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_13" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<13>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<6>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_21_o1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_21_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_12" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<12>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_22_o1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_22_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_11" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<11>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<5>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_231_xo<0>1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_23_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_10" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<10>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_241_xo<0>1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_24_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_9" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<9>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<4>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_251_xo<0>1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_25_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_8" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<8>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_331_xo<0>1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_331_xo<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_331_xo<0>3" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_33_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_0" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<0>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c2/v1<0>1" (ROM) removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<0>1" (ROM) removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/gaf.c3/v1<0>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_261_xo<0>" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_26_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_7" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<7>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<3>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_271_xo<0>" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_27_o" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_6" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<6>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_301_xo<0>_SW0" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N6" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_301_xo<0>" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_30_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_3" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<3>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<1>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_281_xo<0>_SW0" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N8" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_281_xo<0>" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_28_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_5" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<5>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/c1/v1<2>1" (ROM) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_291_xo<0>_SW0" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N10" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_291_xo<0>" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_29_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_4" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<4>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_311_xo<0>1" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_311_xo<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_311_xo<0>3" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_31_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_2" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<2>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_321_xo<0>2" (ROM) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_321_xo<0>1" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_321_xo<0>3" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_32_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin_1" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_bin<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<13>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_13" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<13>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_13" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[12]_RD_PNTR[13]_XOR_108_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_12" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<12>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_12" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<12>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_12" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<12>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[11]_RD_PNTR[12]_XOR_109_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_11" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<11>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_11" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<11>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_11" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<11>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[10]_RD_PNTR[11]_XOR_110_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_10" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<10>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_10" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<10>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_10" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<10>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_271_xo<0>_SW0" (ROM) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N4" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[9]_RD_PNTR[10]_XOR_111_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_9" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<9>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_9" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<9>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_9" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<9>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_261_xo<0>_SW0" (ROM) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N2" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_311_xo<0>2" (ROM) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_311_xo<0>1" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[8]_RD_PNTR[9]_XOR_112_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_8" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<8>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_8" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<8>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_8" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<8>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[7]_RD_PNTR[8]_XOR_113_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_7" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<7>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_7" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<7>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_7" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<7>" is sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_331_xo<0>2" (ROM) removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_asreg_last[13]_reduce_xor_331_xo<0>1" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[6]_RD_PNTR[7]_XOR_114_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_6" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<6>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_6" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<6>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_6" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[5]_RD_PNTR[6]_XOR_115_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_5" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<5>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_5" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<5>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_5" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[4]_RD_PNTR[5]_XOR_116_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_4" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<4>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_4" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<4>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_4" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[3]_RD_PNTR[4]_XOR_117_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_3" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_3" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_3" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[2]_RD_PNTR[3]_XOR_118_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_2" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_2" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_2" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[1]_RD_PNTR[2]_XOR_119_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_1" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_P
NTR[0]_RD_PNTR[1]_XOR_120_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_0" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<13>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[12]_WR_PNTR[13]_XOR_4_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<12>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[11]_WR_PNTR[12]_XOR_5_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<11>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[10]_WR_PNTR[11]_XOR_6_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<10>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[9]_WR_PNTR[10]_XOR_7_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<9>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[8]_WR_PNTR[9]_XOR_8_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<8>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[7]_WR_PNTR[8]_XOR_9_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<7>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[6]_WR_PNTR[7]_XOR_10_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[5]_WR_PNTR[6]_XOR_11_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[4]_WR_PNTR[5]_XOR_12_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[3]_WR_PNTR[4]_XOR_13_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_P
NTR[2]_WR_PNTR[3]_XOR_14_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<13>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<12>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<11>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<10>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<9>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<8>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<7>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<6>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsyn
c_stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N12" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N14" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N16" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N18" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/N20" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_p
ntr_gc_asreg_last[13]_reduce_xor_161_xo<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pnt
r_plus1<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" (FF)
removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN" is
sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_comp1_GND_192_o_MUX_31_o13" (ROM) removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/comp1_GND_192_o_MUX_31_o" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" (FF) removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_fb_i" (FF) removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_fb_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_GND_12_o_M
UX_1_o" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" (FF)
removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg" is
sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" (FF)
removed.
    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1" is
sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" (FF)
removed.
      The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2" is
sourceless and has been removed.
       Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1" (ROM)
removed.
        The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb" is
sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_re
g_1" (FF) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_re
g<1>" is sourceless and has been removed.
         Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_re
g_0" (FF) removed.
          The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_re
g<0>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<0>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_171_xo<0>1" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_17_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_0" (FF) removed.
                  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<0>" is sourceless and has been removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/c2/out2" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/c2/out1" is sourceless and has been removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_comp1_GND_192_o_MUX_31_o12" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_comp1_GND_192_o_MUX_31_o11" is sourceless and has been removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o13_SW0" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/N2" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<1>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_161_xo<0>1" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_16_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_1" (FF) removed.
                  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<1>" is sourceless and has been removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/c2/out1" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/c2/out" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_2" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<2>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_2" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<2>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_151_xo<0>1" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_15_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_2" (FF) removed.
                  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<2>" is sourceless and has been removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o11" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_ram_almost_full_i_GND_192_o_MUX_33_o1" is sourceless and has been
removed.
                   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_comp1_GND_192_o_MUX_31_o11" (ROM) removed.
                    The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/Mmux_comp1_GND_192_o_MUX_31_o1" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_3" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<3>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_3" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<3>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_14_o1" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_14_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_3" (FF) removed.
                  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<3>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_4" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<4>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_4" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<4>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_13_o1" (ROM) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_asreg_last[5]_reduce_xor_13_o" is sourceless and has been removed.
                 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_4" (FF) removed.
                  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<4>" is sourceless and has been removed.
           Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/Q_reg_5" (FF) removed.
            The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/D<5>" is sourceless and has been removed.
             Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg_5" (FF) removed.
              The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].wr_stg_inst/Q_reg<5>" is sourceless and has been removed.
               Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin_5" (FF) removed.
                The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_bin<5>" is sourceless and has been removed.
     Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/Mmux_wr_rst_asreg_GND_1
2_o_MUX_1_o11" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
" (FF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_re
g<1>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_5" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<5>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_4" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<4>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_3" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<3>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_2" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<2>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_1" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<1>" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_
pntr_gc_0" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].wr_stg_inst/D<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d1<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d1<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d1<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d1<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pn
tr_plus1<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count[5]_GND_190_o_add_0_OUT<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count[5]_GND_190_o_add_0_OUT<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count[5]_GND_190_o_add_0_OUT<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count[5]_GND_190_o_add_0_OUT<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count[5]_GND_190_o_add_0_OUT<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/D<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/D<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<2>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<3>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<4>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg<5>" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[5]_reduce_xor_6_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[5]_reduce_xor_7_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[5]_reduce_xor_8_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[5]_reduce_xor_9_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[5]_reduce_xor_10_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_
PNTR[4]_RD_PNTR[5]_XOR_21_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_
PNTR[3]_RD_PNTR[4]_XOR_22_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_
PNTR[2]_RD_PNTR[3]_XOR_23_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_
PNTR[1]_RD_PNTR[2]_XOR_24_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_
PNTR[0]_RD_PNTR[1]_XOR_25_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_
PNTR[4]_WR_PNTR[5]_XOR_1_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_
PNTR[3]_WR_PNTR[4]_XOR_2_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_
PNTR[2]_WR_PNTR[3]_XOR_3_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_
PNTR[1]_WR_PNTR[2]_XOR_4_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_
PNTR[0]_WR_PNTR[1]_XOR_5_o" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o" is sourceless and has been
removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_i" (FF) removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" (FF) removed.
  The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/empty_fwft_fb" is sourceless and has been removed.
   Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rf
wft/going_empty_fwft_leaving_empty_fwft_OR_20_o1" (ROM) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/s_
axis_tready" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV_0" (BUF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/inverted_reset" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/s_
axis_tready" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" is sourceless and has been removed.
 Sourceless block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.axis_s_axis_tready1_INV_0" (BUF) removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/inverted_reset" is sourceless and has been removed.
The signal
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma0<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsComma1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsK1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxCharIsK1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDispErr1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDispErr1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxNotInTable1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxNotInTable1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp0<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxRunDisp1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<15>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<14>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<13>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<12>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<11>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<10>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<9>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<8>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<7>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<6>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<5>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<4>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<3>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<2>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/rxDataOut1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp0<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp1<1>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txRunDisp1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txBufStatus0<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/txBufStatus1<0>" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/gtpResetDone1" is sourceless and has been
removed.
The signal "U_S6EthTop/U_GtpS6/gtpTxN1" is sourceless and has been removed.
The signal "U_S6EthTop/U_GtpS6/gtpTxP1" is sourceless and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT0_OUT<1>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT1_OUT<1>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/GTPCLKOUT1_OUT<0>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT0_OUT<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT0_OUT<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT0_OUT<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT1_OUT<2>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT1_OUT<1>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/RXCLKCORCNT1_OUT<0>" is sourceless
and has been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/TXOUTCLK0_OUT" is sourceless and has
been removed.
The signal "U_S6EthTop/U_GtpS6/U_GtpS6Tile/TXOUTCLK1_OUT" is sourceless and has
been removed.
The signal "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg<0>" is sourceless
and has been removed.
 Sourceless block "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_1_glue_set"
(ROM) removed.
  The signal "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_0" (FF)
removed.
The signal "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg<0>" is sourceless
and has been removed.
 Sourceless block "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_1_glue_set"
(ROM) removed.
  The signal "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_0" (FF)
removed.
The signal "U_S6EthTop/U_RxReset0/clockDomainCrossingReg<0>" is sourceless and
has been removed.
 Sourceless block "U_S6EthTop/U_RxReset0/clockDomainCrossingReg_1_glue_set" (ROM)
removed.
  The signal "U_S6EthTop/U_RxReset0/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RxReset0/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_RxReset0/clockDomainCrossingReg_0" (FF) removed.
The signal "U_S6EthTop/U_TxReset1/clockDomainCrossingReg<0>" is sourceless and
has been removed.
 Sourceless block "U_S6EthTop/U_TxReset1/clockDomainCrossingReg_1_glue_set" (ROM)
removed.
  The signal "U_S6EthTop/U_TxReset1/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_TxReset1/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_TxReset1/clockDomainCrossingReg_0" (FF) removed.
The signal "U_S6EthTop/U_TxReset0/clockDomainCrossingReg<0>" is sourceless and
has been removed.
 Sourceless block "U_S6EthTop/U_TxReset0/clockDomainCrossingReg_1_glue_set" (ROM)
removed.
  The signal "U_S6EthTop/U_TxReset0/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_TxReset0/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_TxReset0/clockDomainCrossingReg_0" (FF) removed.
The signal "U_S6EthTop/U_RstSync62/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RstSync125/clockDomainCrossingReg_0_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_RstSync125/clockDomainCrossingReg_1_glue_set" is
sourceless and has been removed.
The signal "U_S6EthTop/U_GtpReset0/clockDomainCrossingReg<0>" is sourceless and
has been removed.
The signal "U_S6EthTop/U_PwrUpRst/U_RstSync/clockDomainCrossingReg<1>" is
sourceless and has been removed.
The signal "U_S6EthTop/U_PwrUpRst/U_RstSync/clockDomainCrossingReg<0>" is
sourceless and has been removed.
 Sourceless block "U_S6EthTop/U_PwrUpRst/U_RstSync/clockDomainCrossingReg_1" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_d1" (FF) removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR
_64_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<1>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_1" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR
_65_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF)
removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/D<0>" is sourceless and has been removed.
     Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg_0" (FF) removed.
      The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is
sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<0>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_0" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<0>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_0" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<0>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/D<1>" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_ins
t/Q_reg_1" (FF) removed.
  The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/D<1>" is sourceless and has been removed.
   Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg_1" (FF) removed.
    The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_ins
t/Q_reg<1>" is sourceless and has been removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR
_5_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF)
removed.
The signal
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR
_6_o" is sourceless and has been removed.
 Sourceless block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF)
removed.
The signal "CLOCK_FANOUT/LOCKED" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "reset" is unused and has been removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1
]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2
]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1
]_XOR_65_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2
]_XOR_64_o_xo<0>1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_ge
nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_
o1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf
/ram_valid_i1" (ROM) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serialization
Fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wst
s/ram_full_i" (FF) removed.
Unused block
"DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.ws
ts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U0
/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas
.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<0>_rt" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/
Madd_gic0.gc1.count[13]_GND_814_o_add_0_OUT_cy<1>_rt" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_pnt
r_plus2<0>_inv1_INV_0" (BUF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_RD_PNTR[0]_RD_PNTR[1]_XOR_25_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_RD_PNTR[1]_RD_PNTR[2]_XOR_24_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_RD_PNTR[2]_RD_PNTR[3]_XOR_23_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_RD_PNTR[3]_RD_PNTR[4]_XOR_22_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_RD_PNTR[4]_RD_PNTR[5]_XOR_21_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_re
g_1" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[0]_RD_PNTR[1]_XOR_120_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[10]_RD_PNTR[11]_XOR_110_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[11]_RD_PNTR[12]_XOR_109_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[12]_RD_PNTR[13]_XOR_108_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[1]_RD_PNTR[2]_XOR_119_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[2]_RD_PNTR[3]_XOR_118_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[3]_RD_PNTR[4]_XOR_117_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[4]_RD_PNTR[5]_XOR_116_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[5]_RD_PNTR[6]_XOR_115_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[6]_RD_PNTR[7]_XOR_114_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[7]_RD_PNTR[8]_XOR_113_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[8]_RD_PNTR[9]_XOR_112_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor
_RD_PNTR[9]_RD_PNTR[10]_XOR_111_o_xo<0>1" (ROM) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_p
ntr_gc_13" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
(FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp6
4KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.w
sts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_UdpS
izeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.
wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fif
o_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
(FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/XST_GND"
(ZERO) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block "U_S6EthTop/U_PwrUpRst/U_RstSync/XST_GND" (ZERO) removed.
Unused block "U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_0_glue_set" (ROM)
removed.
Unused block "U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_0_glue_set" (ROM)
removed.
Unused block "U_S6EthTop/U_RxReset0/clockDomainCrossingReg_0_glue_set" (ROM)
removed.
Unused block "U_S6EthTop/U_TxReset0/clockDomainCrossingReg_0_glue_set" (ROM)
removed.
Unused block "U_S6EthTop/U_TxReset1/clockDomainCrossingReg_0_glue_set" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[18].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[20].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[24].I_STAT.U_STAT
   optimized to 0
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
GND 		CLOCK_FANOUT/XST_GND
GND 		DC_IO_BUFF/XST_GND
VCC 		DC_IO_BUFF/XST_VCC
GND 		DC_communication/XST_GND
VCC 		DC_communication/XST_VCC
GND
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
GND
		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
VCC 		DC_communication/Gen_QBLink[0].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC
GND 		DC_communication/Gen_QBLink[0].DC_Interface/XST_GND
GND 		DC_communication/Gen_QBLink[0].DC_Interface/U_ByteLink/XST_GND
VCC 		DC_communication/Gen_QBLink[0].DC_Interface/U_ByteLink/XST_VCC
GND 		DC_communication/Gen_QBLink[0].DC_Interface/U_ClockGenByteLink/XST_GND
GND
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.g
bmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/XST_GND
GND 		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/XST_GND
VCC 		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceIn/XST_VCC
GND
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND 		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/XST_GND
VCC 		DC_communication/Gen_QBLink[0].DC_Interface/U_SerialInterfaceOut/XST_VCC
GND
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
GND
		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
VCC 		DC_communication/Gen_QBLink[1].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC
GND 		DC_communication/Gen_QBLink[1].DC_Interface/XST_GND
GND 		DC_communication/Gen_QBLink[1].DC_Interface/U_ByteLink/XST_GND
VCC 		DC_communication/Gen_QBLink[1].DC_Interface/U_ByteLink/XST_VCC
GND 		DC_communication/Gen_QBLink[1].DC_Interface/U_ClockGenByteLink/XST_GND
GND
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.g
bmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/XST_GND
GND 		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/XST_GND
VCC 		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceIn/XST_VCC
GND
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND 		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/XST_GND
VCC 		DC_communication/Gen_QBLink[1].DC_Interface/U_SerialInterfaceOut/XST_VCC
GND
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
GND
		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
VCC 		DC_communication/Gen_QBLink[2].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC
GND 		DC_communication/Gen_QBLink[2].DC_Interface/XST_GND
GND 		DC_communication/Gen_QBLink[2].DC_Interface/U_ByteLink/XST_GND
VCC 		DC_communication/Gen_QBLink[2].DC_Interface/U_ByteLink/XST_VCC
GND 		DC_communication/Gen_QBLink[2].DC_Interface/U_ClockGenByteLink/XST_GND
GND
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.g
bmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/XST_GND
GND 		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/XST_GND
VCC 		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceIn/XST_VCC
GND
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND 		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/XST_GND
VCC 		DC_communication/Gen_QBLink[2].DC_Interface/U_SerialInterfaceOut/XST_VCC
GND
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_RX_FIFO_W8R32/XST_GND
GND
		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/U0/xst_fifo_g
enerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnat
ivebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/XST_GND
VCC 		DC_communication/Gen_QBLink[3].DC_Interface/QBlink_TX_FIFO_W32R8/XST_VCC
GND 		DC_communication/Gen_QBLink[3].DC_Interface/XST_GND
GND 		DC_communication/Gen_QBLink[3].DC_Interface/U_ByteLink/XST_GND
VCC 		DC_communication/Gen_QBLink[3].DC_Interface/U_ByteLink/XST_VCC
GND 		DC_communication/Gen_QBLink[3].DC_Interface/U_ClockGenByteLink/XST_GND
GND
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.g
bmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/U_Serializatio
nFifo/XST_GND
GND 		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/XST_GND
VCC 		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceIn/XST_VCC
GND
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.
gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/U_Serializati
onFifo/XST_GND
GND 		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/XST_GND
VCC 		DC_communication/Gen_QBLink[3].DC_Interface/U_SerialInterfaceOut/XST_VCC
GND 		U_CommandInterpreter/XST_GND
VCC 		U_CommandInterpreter/XST_VCC
GND 		U_S6EthTop/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_AutoNeg/U_AbMatch/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U
0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gb
mg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/U
0/xst_fifo_generator/inverted_reset1_INV_0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/XST_VCC
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[0].U_UdpBufferRx/ethRxRst_INV_265
_o1_INV_0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U
0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gb
mg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/U
0/xst_fifo_generator/inverted_reset1_INV_0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/U_UdpRxAxiFifo/X
ST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/XST_VCC
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_Rx[1].U_UdpBufferRx/ethRxRst_INV_265
_o1_INV_0
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/Mmux__n063
9_rs17
	Property STUCK_AT NOT found
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_IPv4Tx/XST_VCC
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[10]_WR_PNTR[11]_XOR_6_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[11]_WR_PNTR[12]_XOR_5_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[12]_WR_PNTR[13]_XOR_4_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[2]_WR_PNTR[3]_XOR_14_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[3]_WR_PNTR[4]_XOR_13_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[4]_WR_PNTR[5]_XOR_12_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[5]_WR_PNTR[6]_XOR_11_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[6]_WR_PNTR[7]_XOR_10_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[7]_WR_PNTR[8]_XOR_9_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[8]_WR_PNTR[9]_XOR_8_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxo
r_WR_PNTR[9]_WR_PNTR[10]_XOR_7_o_xo<0>1
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_10
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_11
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_12
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_13
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_4
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_5
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_6
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_7
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_8
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[1].rd_stg_inst/Q_reg_9
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_10
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_11
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_12
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_13
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_2
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_3
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_4
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_5
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_6
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_7
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_8
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsy
nc_stage[2].rd_stg_inst/Q_reg_9
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_10
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_11
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_12
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_13
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_2
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_3
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_4
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_5
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_6
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_7
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_8
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_bin_9
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_10
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_11
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_12
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_13
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_2
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_3
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_4
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_5
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_6
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_7
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_8
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_9
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_101_xo<0>1
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_111_xo<0>
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_111_xo<0>_SW0
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_121_xo<0>
   optimized to 0
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_121_xo<0>_SW0
   optimized to 1
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_131_xo<0>
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_131_xo<0>_SW0
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_141_xo<0>
   optimized to 0
LUT5
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_141_xo<0>_SW0
   optimized to 1
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_151_xo<0>
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_151_xo<0>_SW0
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_161_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_161_xo<0>3
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_171_xo<0>1
	Property STUCK_AT NOT found
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_181_xo<0>2
	Property STUCK_AT NOT found
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_6_o1
   optimized to 0
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_7_o1
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_81_xo<0>1
   optimized to 0
LUT5
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_
pntr_gc_asreg_last[13]_reduce_xor_91_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1_1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_w
r_en_i1_2
   optimized to 0
FDPE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_1
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_10
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_11
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_12
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_13
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_2
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_3
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_4
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_5
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_6
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_7
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_8
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d2_9
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_10
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_11
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_12
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_13
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_2
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_3
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_4
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_5
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_6
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_7
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_8
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr
/gic0.gc1.count_d3_9
   optimized to 0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<0>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<1>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<2>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<3>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<4>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<5>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<6>11
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a
/Mmux_ENOUT<7>11
   optimized to 0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
64KFifo/XST_VCC
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mx
or_WR_PNTR[0]_WR_PNTR[1]_XOR_5_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mx
or_WR_PNTR[1]_WR_PNTR[2]_XOR_4_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mx
or_WR_PNTR[2]_WR_PNTR[3]_XOR_3_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mx
or_WR_PNTR[3]_WR_PNTR[4]_XOR_2_o_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mx
or_WR_PNTR[4]_WR_PNTR[5]_XOR_1_o_xo<0>1
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_4
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[1].rd_stg_inst/Q_reg_5
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_0
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_4
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gs
ync_stage[2].rd_stg_inst/Q_reg_5
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_0
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_1
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_bin_5
	Property STUCK_AT NOT found
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_0
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_1
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_2
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_3
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_4
   optimized to 0
FDC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_5
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_asreg_last[5]_reduce_xor_101_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_asreg_last[5]_reduce_xor_6_o1
   optimized to 0
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_asreg_last[5]_reduce_xor_7_o1
   optimized to 0
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_asreg_last[5]_reduce_xor_81_xo<0>1
   optimized to 0
LUT5
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr
_pntr_gc_asreg_last[5]_reduce_xor_91_xo<0>1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_
wr_en_i1
   optimized to 0
LUT2
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/Madd_gic0.gc1.count[5]_GND_190_o_add_0_OUT_xor<1>11
   optimized to 0
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/Madd_gic0.gc1.count[5]_GND_190_o_add_0_OUT_xor<2>11
   optimized to 1
LUT4
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count[5]_GND_190_o_add_0_OUT<3>1
   optimized to 0
LUT5
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count[5]_GND_190_o_add_0_OUT<4>1
   optimized to 0
LUT6
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count[5]_GND_190_o_add_0_OUT<5>1
   optimized to 0
FDPE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_1
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_2
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_3
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_4
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_5
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_0
   optimized to 0
FDPE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_1
	Property STUCK_AT NOT found
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_2
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_3
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_4
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d1_5
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d2_2
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d2_3
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d2_4
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d2_5
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d3_2
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d3_3
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d3_4
   optimized to 0
FDCE
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpnt
r/gic0.gc1.count_d3_5
   optimized to 0
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_p
ntr_plus2<0>_inv1_INV_0
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wr_p
ntr_plus2<1>_inv1_INV_0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/U_Udp
SizeFifo/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/XST_G
ND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpBufferTx/XST_V
CC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpTxFragmenter/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[0].U_UdpTxFragmenter/X
ST_VCC
LUT3
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/Mmux__n063
9_rs17
	Property STUCK_AT NOT found
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_IPv4Tx/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg
.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/XST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
64KFifo/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
SizeFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbm
g.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/U_Udp
SizeFifo/XST_GND
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/XST_G
ND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpBufferTx/XST_V
CC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpTxFragmenter/X
ST_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpTxFragmenter/X
ST_VCC
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/G_UdpTxInstance[1].U_UdpTxFragmenter/e
thTxRst_inv1_INV_0
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_ArpResponder/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/U_FrameBuffer/XST
_GND
VCC
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/U_FrameBuffer/XST
_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_EthFrameRx/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthRx/U_MacRx/U_Crc32/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/XST_VCC
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_EthFrameTx/XST_VCC
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_DataBuffer/U0/xst_fi
fo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/
gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/XST_VCC
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_EthTx/U_MacTx/U_Crc32/XST_VCC
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/U0/xst_fi
fo_generator/inverted_reset1_INV_0
GND
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/U_FifoDist8x16/XST_GND
INV
		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Arbiter/ethTxRst_INV_183_o1_INV_
0
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_EthCore/U_IPv4Rx/XST_GND
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/U_Fifo18x16/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux16to8/XST_VCC
GND 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/U_Fifo18x16/XST_GND
VCC 		U_S6EthTop/U_Eth1000BaseXCore/U_Mux8to16/XST_VCC
GND 		U_S6EthTop/U_GtpReset0/XST_GND
FDR 		U_S6EthTop/U_GtpReset0/clockDomainCrossingReg_1
   optimized to 0
GND 		U_S6EthTop/U_GtpS6/XST_GND
GND 		U_S6EthTop/U_GtpS6/U_GtpS6Tile/XST_GND
VCC 		U_S6EthTop/U_GtpS6/U_GtpS6Tile/XST_VCC
GND 		U_S6EthTop/U_PwrUpRst/XST_GND
FD 		U_S6EthTop/U_RstSync125/clockDomainCrossingReg_0
	Property STUCK_AT NOT found
LUT2 		U_S6EthTop/U_RstSync125/clockDomainCrossingReg_0_glue_set
   optimized to 0
FD 		U_S6EthTop/U_RstSync125/clockDomainCrossingReg_1
   optimized to 0
LUT2 		U_S6EthTop/U_RstSync125/clockDomainCrossingReg_1_glue_set
   optimized to 0
FD 		U_S6EthTop/U_RstSync62/clockDomainCrossingReg_0
	Property STUCK_AT NOT found
LUT2 		U_S6EthTop/U_RstSync62/clockDomainCrossingReg_0_glue_set
   optimized to 0
FD 		U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1
   optimized to 0
LUT2 		U_S6EthTop/U_RstSync62/clockDomainCrossingReg_1_glue_set
   optimized to 0
FD 		U_S6EthTop/U_RxBufReset0/clockDomainCrossingReg_1
   optimized to 0
FD 		U_S6EthTop/U_RxBufReset1/clockDomainCrossingReg_1
   optimized to 0
FD 		U_S6EthTop/U_RxReset0/clockDomainCrossingReg_1
   optimized to 0
FD 		U_S6EthTop/U_TxReset0/clockDomainCrossingReg_1
   optimized to 0
FD 		U_S6EthTop/U_TxReset1/clockDomainCrossingReg_1
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| DC_CLK_N<0>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_N<1>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_N<2>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_N<3>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_CLK_P<0>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DC_CLK_P<1>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DC_CLK_P<2>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| DC_CLK_P<3>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| GLOBAL_EVENT_N<0>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_N<1>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_N<2>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_N<3>                  | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<0>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<1>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<2>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| GLOBAL_EVENT_P<3>                  | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| RX_DC_N<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_N<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_N<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_N<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_P<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          |          |
| RX_DC_P<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          |          |
| RX_DC_P<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          |          |
| RX_DC_P<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          |          |
| SYNC_N<0>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_N<1>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_N<2>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_N<3>                          | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<0>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<1>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<2>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P<3>                          | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<0>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<1>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<2>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N<3>                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_P<0>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| TX_DC_P<1>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| TX_DC_P<2>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| TX_DC_P<3>                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| gtClkN                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtClkP                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtRxN                              | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtRxP                              | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| gtTxN                              | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| gtTxP                              | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| txDisable                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
