{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 18:08:12 2013 " "Info: Processing started: Tue Oct 22 18:08:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../quartus1/lpm_shiftreg0.qip " "Warning: Tcl Script File ../quartus1/lpm_shiftreg0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../quartus1/lpm_shiftreg0.qip " "Info: set_global_assignment -name QIP_FILE ../quartus1/lpm_shiftreg0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/repositories/Sifo5/lab5/Waveform.vwf " "Info: Using vector source file \"D:/repositories/Sifo5/lab5/Waveform.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|control:inst8\|ClkRouter:inst15\|inst4 130.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register \"\|main\|control:inst8\|ClkRouter:inst15\|inst4\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|inst5 130.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register \"\|main\|control:inst8\|CommandDecoder:inst1\|ALUcontrol:inst7\|inst5\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|control:inst8\|inst4 130.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register \"\|main\|control:inst8\|inst4\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|ALU:inst2\|SLL:inst7\|inst4 130.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register \"\|main\|ALU:inst2\|SLL:inst7\|inst4\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] 130.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register \"\|main\|ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 130.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register \"\|main\|ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 130.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register \"\|main\|ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 130.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register \"\|main\|ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 130.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register \"\|main\|ALU:inst2\|SLL:inst7\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] 150.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 150.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 150.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 150.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 150.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 150.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 150.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 150.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 150.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 150.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\] 170.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 170.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[5\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|control:inst8\|CommandDecoder:inst1\|RtoM:inst9\|inst5 310.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 310.0 ns on register \"\|main\|control:inst8\|CommandDecoder:inst1\|RtoM:inst9\|inst5\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|control:inst8\|CommandDecoder:inst1\|inst4 310.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 310.0 ns on register \"\|main\|control:inst8\|CommandDecoder:inst1\|inst4\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|inst7 310.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 310.0 ns on register \"\|main\|Ron:inst6\|inst7\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] 310.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 310.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 310.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 310.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 310.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 310.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 310.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 310.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 310.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 310.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 310.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 310.0 ns on register \"\|main\|Ron:inst6\|lpm_shiftreg0:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|main\|control:inst8\|CommandDecoder:inst1\|JMP:inst3\|inst4 490.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 490.0 ns on register \"\|main\|control:inst8\|CommandDecoder:inst1\|JMP:inst3\|inst4\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     42.50 % " "Info: Simulation coverage is      42.50 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "2243 " "Info: Number of transitions in simulation is 2243" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 26 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 18:08:13 2013 " "Info: Processing ended: Tue Oct 22 18:08:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
