
---------- Begin Simulation Statistics ----------
final_tick                                 7379122500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134080                       # Simulator instruction rate (inst/s)
host_mem_usage                                8822300                       # Number of bytes of host memory used
host_op_rate                                   250825                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    82.04                       # Real time elapsed on the host
host_tick_rate                               77141576                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20577856                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006329                       # Number of seconds simulated
sim_ticks                                  6328759500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33608                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          12409145                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7807883                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18817440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.265752                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.265752                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            227573                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           124998                       # number of floating regfile writes
system.switch_cpus.idleCycles                  501149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       325449                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2529590                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.920757                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4954589                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1446123                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1746812                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4031612                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1195                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        25015                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1667242                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     28165456                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3508466                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       547194                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24312014                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        176700                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         258768                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        191806                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          666                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       169973                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       155476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28867047                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23977433                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.600901                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17346228                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.894323                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               24126045                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36567822                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20032071                       # number of integer regfile writes
system.switch_cpus.ipc                       0.790044                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.790044                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       436166      1.75%      1.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18939097     76.19%     77.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        69841      0.28%     78.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        167747      0.67%     78.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        12020      0.05%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1156      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            3      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         5065      0.02%     78.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        30216      0.12%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           82      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        13766      0.06%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        18937      0.08%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         3830      0.02%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           16      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          549      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            1      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          246      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3603567     14.50%     93.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1426680      5.74%     99.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        54973      0.22%     99.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        75250      0.30%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24859209                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          230984                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       456251                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       200161                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       355602                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              355255                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014291                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          304808     85.80%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            568      0.16%     85.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            399      0.11%     86.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           372      0.10%     86.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           99      0.03%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          27809      7.83%     94.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13003      3.66%     97.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         3657      1.03%     98.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4538      1.28%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24547314                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61857729                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23777272                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     37158482                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           28163462                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24859209                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1994                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9347991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        83938                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1289                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     14348100                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     12156370                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.044953                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.402207                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      5666451     46.61%     46.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       982126      8.08%     54.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       984004      8.09%     62.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1068210      8.79%     71.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1033870      8.50%     80.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       895140      7.36%     87.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       810937      6.67%     94.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       497413      4.09%     98.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       218219      1.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12156370                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.963987                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        48577                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        51677                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4031612                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1667242                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10331678                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            639                       # number of misc regfile writes
system.switch_cpus.numCycles                 12657519                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   19919                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          960                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       115904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1921                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       232392                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1927                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4275935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4275935                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4276125                       # number of overall hits
system.cpu.dcache.overall_hits::total         4276125                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       121781                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         121781                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       121795                       # number of overall misses
system.cpu.dcache.overall_misses::total        121795                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7201013000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7201013000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7201013000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7201013000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4397716                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4397716                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4397920                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4397920                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027692                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027694                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59130.841428                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59130.841428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59124.044501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59124.044501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       211760                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1530                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3000                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              34                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.586667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22053                       # number of writebacks
system.cpu.dcache.writebacks::total             22053                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        78256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        78256                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78256                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        43525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        43530                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43530                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2573173500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2573173500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2573426000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2573426000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009897                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009897                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009898                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009898                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59119.437105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59119.437105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59118.447048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59118.447048                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43327                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3068231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3068231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       106061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        106061                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6067234500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6067234500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3174292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3174292                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.033412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57205.141381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57205.141381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        78227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        78227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        27834                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27834                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1457052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1457052000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52347.919810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52347.919810                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1207704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1207704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15720                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15720                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1133778500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1133778500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1223424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1223424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72123.314249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72123.314249                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15691                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15691                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1116121500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1116121500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71131.317316                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71131.317316                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          190                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           190                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          204                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          204                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.068627                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.068627                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       252500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       252500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.024510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024510                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        50500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        50500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4521916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44351                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            101.957476                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.900508                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1008.099492                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.015528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.984472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          473                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8839167                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8839167                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2436751                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2436751                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2436751                       # number of overall hits
system.cpu.icache.overall_hits::total         2436751                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        83494                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          83494                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        83494                       # number of overall misses
system.cpu.icache.overall_misses::total         83494                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1635795499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1635795499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1635795499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1635795499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2520245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2520245                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2520245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2520245                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.033129                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.033129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.033129                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.033129                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 19591.773050                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19591.773050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 19591.773050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19591.773050                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1675                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.880952                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          380                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72502                       # number of writebacks
system.cpu.icache.writebacks::total             72502                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        10462                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10462                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        10462                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10462                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        73032                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73032                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        73032                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73032                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1356506499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1356506499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1356506499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1356506499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.028978                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028978                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.028978                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028978                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 18574.138720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18574.138720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 18574.138720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18574.138720                       # average overall mshr miss latency
system.cpu.icache.replacements                  72502                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2436751                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2436751                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        83494                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         83494                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1635795499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1635795499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2520245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2520245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.033129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.033129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 19591.773050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19591.773050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        10462                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10462                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        73032                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73032                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1356506499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1356506499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.028978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028978                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 18574.138720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18574.138720                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           963.353711                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3844556                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             73702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.163523                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.969136                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   836.384575                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.123993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.816782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.940775                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1001                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5113522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5113522                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6328759500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        66120                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        14339                       # number of demand (read+write) hits
system.l2.demand_hits::total                    80459                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        66120                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        14339                       # number of overall hits
system.l2.overall_hits::total                   80459                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6606                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        28988                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35594                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6606                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        28988                       # number of overall misses
system.l2.overall_misses::total                 35594                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    548715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2352884500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2901599500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    548715000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2352884500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2901599500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        72726                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        43327                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               116053                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        72726                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        43327                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              116053                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.090834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.669052                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.306705                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.090834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.669052                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.306705                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83063.124432                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81167.534842                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81519.343148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83063.124432                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81167.534842                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81519.343148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11657                       # number of writebacks
system.l2.writebacks::total                     11657                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        28987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35590                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        28987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35590                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    482535500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2062971500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2545507000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    482535500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2062971500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2545507000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.090793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.669029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.306670                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.090793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.669029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.306670                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73078.222020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71168.851554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71523.096375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73078.222020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71168.851554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71523.096375                       # average overall mshr miss latency
system.l2.replacements                          35445                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22053                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22053                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22053                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        72277                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            72277                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        72277                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        72277                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           47                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            47                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          182                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  182                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 22                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.107843                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.107843                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       434000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       434000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.107843                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.107843                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19727.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19727.272727                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1913                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13576                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1069351500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1069351500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        15489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.876493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.876493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78767.788745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78767.788745                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    933558500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    933558500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.876428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.876428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68770.423573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68770.423573                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        66120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              66120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    548715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    548715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        72726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          72726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.090834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.090834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83063.124432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83063.124432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    482535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    482535500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.090793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.090793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73078.222020                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73078.222020                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        15412                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15412                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1283533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1283533000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        27838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.553632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.553632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83281.404101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83281.404101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1129413000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1129413000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.553632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.553632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73281.404101                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73281.404101                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8107.575742                       # Cycle average of tags in use
system.l2.tags.total_refs                      245931                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43637                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.635837                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     281.438869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        48.128844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       513.209411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1643.767811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5621.030807                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.034355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.062648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.200655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.686161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989694                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2304                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5638                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1890420                       # Number of tag accesses
system.l2.tags.data_accesses                  1890420                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     11657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     28981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000569083750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          693                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          693                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               82623                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10952                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35590                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11657                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35590                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11657                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35590                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11657                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.339105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.011427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     54.418700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            324     46.75%     46.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           190     27.42%     74.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           100     14.43%     88.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           41      5.92%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           17      2.45%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            6      0.87%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.87%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.29%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.14%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           693                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.789322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.756542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              434     62.63%     62.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      2.02%     64.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              207     29.87%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      4.76%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           693                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2277760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               746048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    359.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    117.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6327520500                       # Total gap between requests
system.mem_ctrls.avgGap                     133924.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       422592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1854784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       744640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 66773275.236639969051                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 293072283.754817962646                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 117659708.826034545898                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6603                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        28987                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        11657                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    210679750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    871605250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 150757982750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31906.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30068.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12932828.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       422592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1855168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2277760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       422592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       422592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       746048                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       746048                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6603                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        28987                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          35590                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        11657                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         11657                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     66773275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    293132959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        359906234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     66773275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     66773275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    117882185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       117882185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    117882185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     66773275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    293132959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       477788420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                35584                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               11635                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          618                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1071                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          727                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          718                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               415085000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             177920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1082285000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11664.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30414.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27767                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8420                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.37                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11025                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   274.024490                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   165.598578                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   300.263667                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4317     39.16%     39.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2945     26.71%     65.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1043      9.46%     75.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          640      5.80%     81.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          427      3.87%     85.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          309      2.80%     87.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          242      2.20%     90.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          189      1.71%     91.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          913      8.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11025                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2277376                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             744640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              359.845559                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              117.659709                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        38006220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        20189400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      127356180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26919540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 499087680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2040237480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    712127040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3463923540                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   547.330569                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1830937500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    211120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4286702000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        40762260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21650475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      126713580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      33815160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 499087680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1928283210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    805959840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3456272205                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   546.121591                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2074443000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    211120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4043196500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11657                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21927                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               22                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13575                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       104786                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       104786                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 104786                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3023808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3023808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3023808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35612                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35612    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35612                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           123380000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          188946500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3887567                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2882726                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       274545                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2414767                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1882343                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     77.951330                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          324134                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         1230                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       260005                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       104638                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       155367                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        15053                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      9339122                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          705                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       257757                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     10847531                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.734721                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.549452                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      5772801     53.22%     53.22% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1382054     12.74%     65.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       568889      5.24%     71.20% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1146018     10.56%     81.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       408145      3.76%     85.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       310150      2.86%     88.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       140064      1.29%     89.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       119440      1.10%     90.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       999970      9.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     10847531                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18817440                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3839936                       # Number of memory references committed
system.switch_cpus.commit.loads               2617382                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2121361                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             157518                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18478804                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        178662                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       274282      1.46%      1.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14447720     76.78%     78.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        62597      0.33%     78.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       133224      0.71%     79.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         6902      0.04%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1136      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         4026      0.02%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        21148      0.11%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           60      0.00%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        10190      0.05%     79.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        14930      0.08%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1042      0.01%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            5      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          178      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           62      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2584754     13.74%     93.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1160959      6.17%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        32628      0.17%     99.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        61595      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18817440                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       999970                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          3692477                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3438786                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4357419                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        408918                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         258768                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1742814                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         20425                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       31194836                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         90989                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3505203                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1447076                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  4830                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1313                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      4056493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               16785918                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3887567                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2311115                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               7792735                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          557398                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         3292                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        24803                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          322                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2520246                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         97031                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     12156370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.735954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.453799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          6770716     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           393805      3.24%     58.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           256304      2.11%     61.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           322160      2.65%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           415816      3.42%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           398221      3.28%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           331108      2.72%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           400561      3.30%     76.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2867679     23.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     12156370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.307135                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.326162                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2524746                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 32227                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              327707                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1414219                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2989                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          666                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         444686                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          194                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2394                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7379122500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         258768                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          3944778                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2281759                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        16934                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4471381                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1182728                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       30087209                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         20321                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         367367                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          26102                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         747006                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents          106                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     35731309                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            78041576                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         48413083                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            321895                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      22061479                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         13669796                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             718                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          709                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1351392                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 37998169                       # The number of ROB reads
system.switch_cpus.rob.writes                57627587                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18817440                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            100870                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33710                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        72502                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           45062                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             204                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15489                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         73032                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27838                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       218260                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       130389                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                348649                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9294592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4184320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               13478912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35751                       # Total snoops (count)
system.tol2bus.snoopTraffic                    765632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           152008                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019433                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138328                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 149060     98.06%     98.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2942      1.94%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             152008                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7379122500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          210751000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109572451                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65111961                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
