#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 13 16:15:24 2017
# Process ID: 9224
# Log file: D:/VerilogCode/washing_machine/vivado.log
# Journal file: D:/VerilogCode/washing_machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerilogCode/washing_machine/washing_machine.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 756.426 ; gain = 181.113
reset_run synth_1
launch_runs synth_1
[Tue Jun 13 16:36:21 2017] Launched synth_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/synth_1/runme.log
launch_runs impl_1
[Tue Jun 13 16:37:33 2017] Launched impl_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 13 16:39:03 2017] Launched impl_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue Jun 13 16:40:34 2017] Launched synth_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/synth_1/runme.log
launch_runs impl_1
[Tue Jun 13 16:41:20 2017] Launched impl_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 13 16:42:53 2017] Launched impl_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 807.113 ; gain = 10.074
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747868A
set_property PROGRAM.FILE {D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
[Tue Jun 13 16:48:44 2017] Launched synth_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/synth_1/runme.log
launch_runs impl_1
[Tue Jun 13 16:49:33 2017] Launched impl_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 13 16:51:06 2017] Launched impl_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Tue Jun 13 16:53:00 2017] Launched synth_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/synth_1/runme.log
launch_runs impl_1
[Tue Jun 13 16:53:59 2017] Launched impl_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 13 16:55:42 2017] Launched impl_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 13 17:07:18 2017] Launched synth_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/synth_1/runme.log
[Tue Jun 13 17:07:18 2017] Launched impl_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/runme.log
reset_run synth_1 -noclean_dir 
launch_runs impl_1 -to_step write_bitstream
[Tue Jun 13 17:08:14 2017] Launched synth_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/synth_1/runme.log
[Tue Jun 13 17:08:14 2017] Launched impl_1...
Run output will be captured here: D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/VerilogCode/washing_machine/washing_machine.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 17:18:40 2017...
