<?xml version="1.0" ?>
<text author="Padmanabhan Balasubramanian, Douglas  L. Maskell" dateCollected="2019-11-03" id="amalgum_academic_doc254" shortTile="hardware-optimized" sourceURL="https://www.mdpi.com/2079-9292/8/11/1212/htm" speakerCount="0" speakerList="none" title="Hardware Optimized and Error Reduced Approximate Adder" type="academic">
<head>
<s type="frag">
3.	LS	@ord@
Accurate	JJ	accurate
and	CC	and
Approximate	JJ	approximate
Adders	NNS	adder
</s>
</head>
<p>
<s type="decl">
The	DT	the
architecture	NN	architecture
of	IN	of
an	DT	an
N-bit	JJ	N-bit
accurate	JJ	accurate
adder	NN	adder
and	CC	and
the	DT	the
generic	JJ	generic
architectures	NNS	architecture
of	IN	of
N-bit	NNP	N-bit
approximate	JJ	approximate
adders	NNS	adder
are	VBP	be
shown	VBN	show
in	IN	in
</s>
<figure>
<s type="frag">
Figure	NN	Figure
1	CD	1
</s>
</figure>
<s type="frag">
.	.	.
</s>
<s type="decl">
For	IN	for
the	DT	the
approximate	JJ	approximate
adders	NNS	adder
,	,	,
we	PRP	we
define	VBP	define
the	DT	the
size	NN	size
of	IN	of
the	DT	the
least	RBS	least
significant	JJ	significant
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
to	TO	to
be	VB	be
K-bits	NNP	K-bits
,	,	,
and	CC	and
hence	RB	hence
the	DT	the
size	NN	size
of	IN	of
the	DT	the
more	RBR	more
significant	JJ	significant
accurate	JJ	accurate
sub-adder	NN	sub-adder
will	MD	will
be	VB	be
(	-LRB-	(
N	NNP	N
–	:	–
K)-bits	NNP	K)-bits
.	.	.
</s>
<s type="decl">
A	DT	a
and	CC	and
B	NNP	B
represent	VB	represent
the	DT	the
adder	NN	adder
inputs	NNS	input
in	IN	in
</s>
<figure>
<s type="frag">
Figure	NN	Figure
1	CD	1
</s>
</figure>
<s type="decl">
,	,	,
while	IN	while
SUM	NN	SUM
denotes	VBP	denote
the	DT	the
sum	NN	sum
output	NN	output
,	,	,
which	WDT	which
includes	VBZ	include
a	DT	a
carry	NN	carry
overflow	NN	overflow
bit	NN	bit
.	.	.
</s>
<s type="decl">
The	DT	the
subscripts	NNS	subscript
associated	VBN	associate
with	IN	with
the	DT	the
adder	NN	adder
inputs	NNS	input
and	CC	and
outputs	NNS	output
denote	VBP	denote
the	DT	the
corresponding	VBG	corresponding
bit	NN	bit
positions	NNS	position
.	.	.
</s>
<s type="decl">
The	DT	the
(	-LRB-	(
N	NNP	N
–	TO	–
K	NNP	K
)	-RRB-	)
sum	VBP	sum
bits	NNS	bit
of	IN	of
the	DT	the
accurate	JJ	accurate
sub-adder	NN	sub-adder
are	VBP	be
combined	VBN	combine
with	IN	with
the	DT	the
K	NNP	K
sum	NN	sum
bits	NNS	bit
of	IN	of
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
to	TO	to
produce	VB	produce
the	DT	the
N	NN	N
sum	NN	sum
bits	NNS	bit
of	IN	of
approximate	JJ	approximate
adders	NNS	adder
,	,	,
which	WDT	which
includes	VBZ	include
the	DT	the
carry	NN	carry
overflow	NN	overflow
.	.	.
</s>
</p>
<p>
<s type="decl">
We	PRP	we
shall	MD	shall
use	VB	use
some	DT	some
legends	NNS	legend
for	IN	for
the	DT	the
approximate	JJ	approximate
adders	NNS	adder
for	IN	for
the	DT	the
ease	NN	ease
of	IN	of
referencing	VBG	reference
;	:	;
some	DT	some
of	IN	of
the	DT	the
legends	NNS	legend
are	VBP	be
defined	VBN	define
by	IN	by
the	DT	the
authors	NNS	author
in	IN	in
their	PRP$	their
respective	JJ	respective
works	NNS	work
while	IN	while
the	DT	the
remaining	NN	remaining
are	VBP	be
defined	VBN	define
by	IN	by
us	PRP	us
in	IN	in
this	DT	this
work	NN	work
for	IN	for
referencing	VBG	reference
.	.	.
</s>
</p>
<p>
<s type="decl">
The	DT	the
accurate	JJ	accurate
adder	NN	adder
is	VBZ	be
shown	VBN	show
in	IN	in
</s>
<figure>
<s type="frag">
Figure	NN	Figure
1	CD	1
</s>
</figure>
<s type="decl">
a.	NNP	a.
The	DT	the
approximate	JJ	approximate
adder	NN	adder
of	IN	of
Reference	NNP	reference
,	,	,
called	VBD	call
the	DT	the
lower-part	NN	lower-part
OR	CC	OR
adder	NN	adder
(	-LRB-	(
LOA	NNP	LOA
)	-RRB-	)
,	,	,
is	VBZ	be
shown	VBN	show
in	IN	in
</s>
<figure>
<s type="frag">
Figure	NN	Figure
1	CD	1
</s>
</figure>
<s type="decl">
b.	RB	b.
In	IN	in
the	DT	the
LOA	NNP	LOA
,	,	,
the	DT	the
K	NNP	K
input	NN	input
bit-pairs	NNS	bit-pair
of	IN	of
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
are	VBP	be
respectively	RB	respectively
OR-ed	JJ	OR-ed
to	TO	to
produce	VB	produce
the	DT	the
K	NN	K
sum	NN	sum
bits	NNS	bit
.	.	.
</s>
<s type="decl">
The	DT	the
most	RBS	most
significant	JJ	significant
bit-pair	NN	bit-pair
of	IN	of
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
viz.	NNP	viz.
AK	NNP	AK
–	TO	–
1	CD	1
and	CC	and
BK	NNP	BK
–	TO	–
1	CD	1
is	VBZ	be
alone	RB	alone
AND-ed	NNP	AND-ed
and	CC	and
given	VBN	give
as	IN	as
the	DT	the
carry	NN	carry
input	NN	input
for	IN	for
the	DT	the
accurate	JJ	accurate
sub-adder	NN	sub-adder
.	.	.
</s>
</p>
<p>
<s type="decl">
The	DT	the
approximate	JJ	approximate
adder	NN	adder
of	IN	of
Reference	NNP	reference
shall	MD	shall
be	VB	be
referred	VBN	refer
to	TO	to
as	IN	as
LOAWA	NNP	LOAWA
(	-LRB-	(
i.	FW	i.
e.	FW	e.
,	,	,
LOA	NNP	LOA
without	IN	without
the	DT	the
2-input	NN	2-input
AND	CC	and
function	NN	function
)	-RRB-	)
.	.	.
</s>
<s type="decl">
LOAWA	NNP	LOAWA
is	VBZ	be
shown	VBN	show
in	IN	in
</s>
<figure>
<s type="frag">
Figure	NN	Figure
1	CD	1
</s>
</figure>
<s type="decl">
c	NNP	c
,	,	,
which	WDT	which
is	VBZ	be
nearly	RB	nearly
identical	JJ	identical
to	TO	to
LOA	NNP	LOA
of	IN	of
Reference	NNP	reference
;	:	;
the	DT	the
only	JJ	only
exception	NN	exception
being	VBG	be
that	IN	that
the	DT	the
carry	NN	carry
input	NN	input
of	IN	of
the	DT	the
accurate	JJ	accurate
sub-adder	NN	sub-adder
is	VBZ	be
set	VBN	set
to	TO	to
a	DT	a
constant	JJ	constant
0	CD	0
.	.	.
</s>
</p>
<p>
<s type="decl">
The	DT	the
approximate	JJ	approximate
adder	NN	adder
of	IN	of
,	,	,
which	WDT	which
uses	VBZ	use
the	DT	the
type	NN	type
5	CD	5
approximate	JJ	approximate
full	JJ	full
adder	NN	adder
for	IN	for
realizing	VBG	realize
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
is	VBZ	be
shown	VBN	show
in	IN	in
</s>
<figure>
<s type="frag">
Figure	NN	Figure
1	CD	1
</s>
</figure>
<s type="decl">
d.	NNP	d.
This	DT	this
approximate	JJ	approximate
adder	NN	adder
shall	MD	shall
be	VB	be
referred	VBN	refer
to	TO	to
as	IN	as
APPROX5	NNP	APPROX5
.	.	.
</s>
<s type="decl">
The	DT	the
sum	NN	sum
bits	NNS	bit
of	IN	of
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
are	VBP	be
the	DT	the
same	JJ	same
as	IN	as
one	CD	one
set	NN	set
of	IN	of
the	DT	the
corresponding	VBG	corresponding
input	NN	input
bits	NNS	bit
,	,	,
i.	FW	i.
e.	FW	e.
,	,	,
SUM	NN	SUM
<hi rend="italic">
i	PRP	i
</hi>
=	SYM	=
B	UH	B
<hi rend="italic">
i	PRP	i
</hi>
,	,	,
where	WRB	where
<hi rend="italic">
i	PRP	i
</hi>
denotes	VBP	denote
a	DT	a
bit	NN	bit
position	NN	position
.	.	.
</s>
<s type="decl">
The	DT	the
carry	NN	carry
input	NN	input
for	IN	for
the	DT	the
accurate	JJ	accurate
sub-adder	NN	sub-adder
is	VBZ	be
a	DT	a
most	RBS	most
significant	JJ	significant
input	NN	input
bit	NN	bit
belonging	VBG	belong
to	TO	to
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
viz.	NNP	viz.
AK	NNP	AK
–	TO	–
1	CD	1
.	.	.
</s>
</p>
<p>
<s type="decl">
The	DT	the
hardware-efficient	JJ	hardware-efficient
approximate	JJ	approximate
adder	NN	adder
presented	VBN	present
in	IN	in
Reference	NNP	reference
shall	MD	shall
be	VB	be
called	VBN	call
HEAA	NNP	HEAA
,	,	,
which	WDT	which
is	VBZ	be
shown	VBN	show
in	IN	in
</s>
<figure>
<s type="frag">
Figure	NN	Figure
1	CD	1
</s>
</figure>
<s type="frag">
e.	NNP	e.
</s>
<s type="decl">
We	PRP	we
observe	VBP	observe
that	IN	that
HEAA	NNP	HEAA
consumes	VBZ	consume
less	JJR	less
FPGA	NNP	FPGA
resources	NNS	resource
compared	VBN	compare
to	TO	to
the	DT	the
accurate	JJ	accurate
FPGA	NNP	FPGA
adder	NN	adder
and	CC	and
consumes	VBZ	consume
either	DT	either
the	DT	the
same	JJ	same
FPGA	NNP	FPGA
resources	NNS	resource
as	IN	as
that	DT	that
of	IN	of
some	DT	some
approximate	JJ	approximate
adders	NNS	adder
or	CC	or
more	JJR	more
FPGA	NNP	FPGA
resources	NNS	resource
in	IN	in
comparison	NN	comparison
with	IN	with
other	JJ	other
approximate	JJ	approximate
adders	NNS	adder
.	.	.
</s>
<s type="decl">
HEAA	NN	HEAA
is	VBZ	be
almost	RB	almost
structurally	RB	structurally
similar	JJ	similar
to	TO	to
LOA	NNP	LOA
;	:	;
however	RB	however
,	,	,
there	EX	there
exists	VBZ	exist
a	DT	a
difference	NN	difference
.	.	.
</s>
<s type="decl">
A	DT	a
2-to-1	JJ	2-to-1
multiplexer	NN	multiplexer
(	-LRB-	(
MUX21	NNP	MUX21
)	-RRB-	)
is	VBZ	be
used	VBN	use
in	IN	in
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
in	IN	in
addition	NN	addition
to	TO	to
the	DT	the
2-input	NN	2-input
OR	CC	OR
functions	NNS	function
.	.	.
</s>
<s type="decl">
The	DT	the
OR-ed	NNP	OR-ed
output	NN	output
of	IN	of
the	DT	the
most	RBS	most
significant	JJ	significant
input	NN	input
bit-pair	JJ	bit-pair
in	IN	in
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
is	VBZ	be
given	VBN	give
to	TO	to
the	DT	the
0-input	NN	0-input
of	IN	of
MUX21	NNP	MUX21
,	,	,
and	CC	and
a	DT	a
constant	JJ	constant
0	CD	0
is	VBZ	be
given	VBN	give
to	TO	to
the	DT	the
1-input	NN	1-input
of	IN	of
MUX21	NNP	MUX21
.	.	.
</s>
<s type="decl">
The	DT	the
AND	CC	and
of	IN	of
the	DT	the
most	RBS	most
significant	JJ	significant
input	NN	input
bit-pair	IN	bit-pair
corresponding	VBG	corresponding
to	TO	to
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
serves	VBZ	serve
as	IN	as
the	DT	the
select	NN	select
input	NN	input
of	IN	of
MUX21	NNP	MUX21
,	,	,
besides	NNS	beside
serving	VBG	serve
as	IN	as
the	DT	the
carry	NN	carry
input	NN	input
for	IN	for
the	DT	the
accurate	JJ	accurate
sub-adder	NN	sub-adder
.	.	.
</s>
</p>
<p>
<s type="decl">
An	DT	an
optimized	VBN	optimize
version	NN	version
of	IN	of
LOA	NNP	LOA
presented	VBN	present
in	IN	in
Reference	NNP	reference
,	,	,
called	VBN	call
OLOCA	NNP	OLOCA
,	,	,
is	VBZ	be
shown	VBN	show
in	IN	in
</s>
<figure>
<s type="frag">
Figure	NN	Figure
1	CD	1
</s>
</figure>
<s type="decl">
f.	NNP	f.
OLOCA	NNP	OLOCA
is	VBZ	be
in	IN	in
fact	NN	fact
a	DT	a
slight	JJ	slight
modification	NN	modification
of	IN	of
LOA	NNP	LOA
.	.	.
</s>
<s type="decl">
The	DT	the
accurate	JJ	accurate
sub-adder	NN	sub-adder
and	CC	and
the	DT	the
sum	NN	sum
output	NN	output
bits	NNS	bit
corresponding	VBG	corresponding
to	TO	to
the	DT	the
two	CD	two
most	RBS	most
significant	JJ	significant
bit	NN	bit
positions	NNS	position
in	IN	in
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
of	IN	of
OLOCA	NNP	OLOCA
are	VBP	be
the	DT	the
same	JJ	same
as	IN	as
that	DT	that
of	IN	of
LOA	NNP	LOA
.	.	.
</s>
<s type="decl">
However	RB	however
,	,	,
the	DT	the
remaining	NN	remaining
(	-LRB-	(
K	NNP	K
–	TO	–
2	CD	2
)	-RRB-	)
less	RBR	less
significant	JJ	significant
sum	NN	sum
output	NN	output
bits	NNS	bit
in	IN	in
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
of	IN	of
OLOCA	NNP	OLOCA
are	VBP	be
tied	VBN	tie
to	TO	to
a	DT	a
constant	JJ	constant
1	CD	1
.	.	.
</s>
<s type="decl">
In	IN	in
the	DT	the
LOA	NNP	LOA
,	,	,
however	RB	however
,	,	,
all	PDT	all
the	DT	the
K	NNP	K
sum	NN	sum
output	NN	output
bits	NNS	bit
are	VBP	be
produced	VBN	produce
by	IN	by
OR-ing	VBG	or-ing
the	DT	the
respective	JJ	respective
input	NN	input
bit-pairs	NNS	bit-pair
.	.	.
</s>
<s type="decl">
A	DT	a
constant	JJ	constant
1	CD	1
for	IN	for
the	DT	the
(	-LRB-	(
K	NNP	K
–	TO	–
2	CD	2
)	-RRB-	)
sum	VBP	sum
bits	NNS	bit
in	IN	in
OLOCA	NNP	OLOCA
implies	VBZ	imply
the	DT	the
elimination	NN	elimination
of	IN	of
look-up	JJ	look-up
tables	NNS	table
(	-LRB-	(
LUTs	NNS	LUT
)	-RRB-	)
and	CC	and
flip-flops	NNS	flip-flops
(	-LRB-	(
FFs	NNP	FFs
)	-RRB-	)
for	IN	for
realizing	VBG	realize
those	DT	those
bits	NNS	bit
of	IN	of
the	DT	the
inaccurate	JJ	inaccurate
sub-adder	NN	sub-adder
for	IN	for
a	DT	a
FPGA-based	JJ	FPGA-based
implementation	NN	implementation
.	.	.
</s>
<s type="decl">
Hence	RB	hence
,	,	,
OLOCA	NNP	OLOCA
is	VBZ	be
likely	JJ	likely
to	TO	to
consume	VB	consume
less	JJR	less
FPGA	NNP	FPGA
resources	NNS	resource
compared	VBN	compare
to	TO	to
the	DT	the
accurate	JJ	accurate
FPGA	NNP	FPGA
adder	NN	adder
,	,	,
LOA	NNP	LOA
,	,	,
LOAWA	NNP	LOAWA
,	,	,
APPROX5	NNP	APPROX5
,	,	,
and	CC	and
HEAA	NNP	HEAA
,	,	,
which	WDT	which
is	VBZ	be
substantiated	VBN	substantiated
by	IN	by
the	DT	the
simulation	NN	simulation
results	NNS	result
given	VBN	give
in	IN	in
the	DT	the
next	JJ	next
section	NN	section
.	.	.
</s>
</p>
</text>
