### MIPS

RISC architecture where each instruction is 32-bits (4 bytes).

```
+-----------+--------+--------+--------+--------+--------+--------+
|           | 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |
+-----------+--------+--------+--------+--------+--------+--------+
| Register  | op     | reg1   | reg2   | des    | shift  | func   |
+-----------+--------+--------+--------+--------+--------+--------+
| Immediate | op     | reg1   | reg2   |     16-bit constant      |
+-----------+--------+--------+--------+--------------------------+
| Jump      | op     |             26-bit constant                |
+-----------+--------+--------------------------------------------+
```
