-- Generated by: xvhdl 2.49 31-Jul-2008
-- Date: 19-Sep-13 11:16:55
-- Path: /home/rphes/DaC/hardware/opdracht3/pwm/test

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
LIBRARY CellsLib;
USE CellsLib.CellsLib_DECL_PACK.all;

-- user directives added from .sls2vhdl


ARCHITECTURE extracted OF Pwm_gen IS

  SIGNAL n92: STD_LOGIC;
  SIGNAL n89: STD_LOGIC;
  SIGNAL n90: STD_LOGIC;
  SIGNAL N_40: STD_LOGIC;
  SIGNAL n120: STD_LOGIC;
  SIGNAL N_31: STD_LOGIC;
  SIGNAL n121: STD_LOGIC;
  SIGNAL N_32: STD_LOGIC;
  SIGNAL n119: STD_LOGIC;
  SIGNAL n123: STD_LOGIC;
  SIGNAL n118: STD_LOGIC;
  SIGNAL N_33: STD_LOGIC;
  SIGNAL n125: STD_LOGIC;
  SIGNAL n117: STD_LOGIC;
  SIGNAL n113: STD_LOGIC;
  SIGNAL n116: STD_LOGIC;
  SIGNAL n115: STD_LOGIC;
  SIGNAL N_34: STD_LOGIC;
  SIGNAL n114: STD_LOGIC;
  SIGNAL n111: STD_LOGIC;
  SIGNAL N_35: STD_LOGIC;
  SIGNAL n112: STD_LOGIC;
  SIGNAL n95: STD_LOGIC;
  SIGNAL N_39: STD_LOGIC;
  SIGNAL count_0_port: STD_LOGIC;
  SIGNAL n110: STD_LOGIC;
  SIGNAL n109: STD_LOGIC;
  SIGNAL count_8_port: STD_LOGIC;
  SIGNAL count_1_port: STD_LOGIC;
  SIGNAL n72: STD_LOGIC;
  SIGNAL N_36: STD_LOGIC;
  SIGNAL n73: STD_LOGIC;
  SIGNAL n88: STD_LOGIC;
  SIGNAL n108: STD_LOGIC;
  SIGNAL n74: STD_LOGIC;
  SIGNAL n75: STD_LOGIC;
  SIGNAL n107: STD_LOGIC;
  SIGNAL n106: STD_LOGIC;
  SIGNAL n77: STD_LOGIC;
  SIGNAL count_2_port: STD_LOGIC;
  SIGNAL n68: STD_LOGIC;
  SIGNAL n69: STD_LOGIC;
  SIGNAL n103: STD_LOGIC;
  SIGNAL n70: STD_LOGIC;
  SIGNAL n71: STD_LOGIC;
  SIGNAL n67: STD_LOGIC;
  SIGNAL N_37: STD_LOGIC;
  SIGNAL n126: STD_LOGIC;
  SIGNAL n64: STD_LOGIC;
  SIGNAL n63: STD_LOGIC;
  SIGNAL n65: STD_LOGIC;
  SIGNAL n66: STD_LOGIC;
  SIGNAL n105: STD_LOGIC;
  SIGNAL n104: STD_LOGIC;
  SIGNAL n78: STD_LOGIC;
  SIGNAL n59: STD_LOGIC;
  SIGNAL n100: STD_LOGIC;
  SIGNAL n60: STD_LOGIC;
  SIGNAL n61: STD_LOGIC;
  SIGNAL n62: STD_LOGIC;
  SIGNAL n127: STD_LOGIC;
  SIGNAL n55: STD_LOGIC;
  SIGNAL n56: STD_LOGIC;
  SIGNAL n54: STD_LOGIC;
  SIGNAL n57: STD_LOGIC;
  SIGNAL n128: STD_LOGIC;
  SIGNAL n79: STD_LOGIC;
  SIGNAL count_4_port: STD_LOGIC;
  SIGNAL count_3_port: STD_LOGIC;
  SIGNAL n129: STD_LOGIC;
  SIGNAL n49: STD_LOGIC;
  SIGNAL count_7_port: STD_LOGIC;
  SIGNAL n93: STD_LOGIC;
  SIGNAL n51: STD_LOGIC;
  SIGNAL n52: STD_LOGIC;
  SIGNAL n53: STD_LOGIC;
  SIGNAL n99: STD_LOGIC;
  SIGNAL n122: STD_LOGIC;
  SIGNAL n98: STD_LOGIC;
  SIGNAL n46: STD_LOGIC;
  SIGNAL n47: STD_LOGIC;
  SIGNAL n97: STD_LOGIC;
  SIGNAL n48: STD_LOGIC;
  SIGNAL n34_port: STD_LOGIC;
  SIGNAL n43: STD_LOGIC;
  SIGNAL n44: STD_LOGIC;
  SIGNAL N_38: STD_LOGIC;
  SIGNAL n80: STD_LOGIC;
  SIGNAL n41: STD_LOGIC;
  SIGNAL n42: STD_LOGIC;
  SIGNAL n45: STD_LOGIC;
  SIGNAL n94: STD_LOGIC;
  SIGNAL n91: STD_LOGIC;
  SIGNAL n87: STD_LOGIC;
  SIGNAL n58: STD_LOGIC;
  SIGNAL n86: STD_LOGIC;
  SIGNAL count_6_port: STD_LOGIC;
  SIGNAL n50: STD_LOGIC;
  SIGNAL count_5_port: STD_LOGIC;
  SIGNAL n85: STD_LOGIC;
  SIGNAL n102: STD_LOGIC;
  SIGNAL n96: STD_LOGIC;
  SIGNAL n84: STD_LOGIC;
  SIGNAL count_9_port: STD_LOGIC;
  SIGNAL n101: STD_LOGIC;
  SIGNAL n76: STD_LOGIC;
  SIGNAL n124: STD_LOGIC;
  SIGNAL n83: STD_LOGIC;
  SIGNAL n40_port: STD_LOGIC;
  SIGNAL n35_port: STD_LOGIC;
  SIGNAL n82: STD_LOGIC;
  SIGNAL n33_port: STD_LOGIC;
  SIGNAL n81: STD_LOGIC;
  SIGNAL n37_port: STD_LOGIC;
  SIGNAL n38_port: STD_LOGIC;
  SIGNAL n39_port: STD_LOGIC;
  SIGNAL n36_port: STD_LOGIC;

  SIGNAL pulse_int: STD_LOGIC;

BEGIN

  pulse <= pulse_int;


  U64: no210 PORT MAP (count_2_port, n68, n65);
  U63: no210 PORT MAP (count_3_port, n67, n66);
  U61: no210 PORT MAP (width(3), n63, n62);
  U58: no210 PORT MAP (count_4_port, n59, n56);
  U57: no210 PORT MAP (count_5_port, n58, n57);
  U55: no210 PORT MAP (width(5), n54, n53);
  U108: no210 PORT MAP (n105, n94, n108);
  U53: no210 PORT MAP (count_6_port, n50, n47);
  U106: no210 PORT MAP (n107, n54, n106);
  U49: no210 PORT MAP (width(7), n45, n44);
  U48: no210 PORT MAP (n43, n44, n42);
  U47: no210 PORT MAP (n41, n42, n38_port);
  U46: no210 PORT MAP (width(8), n40_port, n39_port);
  U44: no210 PORT MAP (n35_port, n36_port, n33_port);
  U43: no210 PORT MAP (n33_port, n34_port, pulse_int);
  U99: no210 PORT MAP (n96, n94, n98);
  U97: no210 PORT MAP (n97, n45, n93);
  U149: no210 PORT MAP (n34_port, reset, n99);
  U143: no210 PORT MAP (count_4_port, count_3_port, n129);
  U86: no210 PORT MAP (n67, n88, n87);
  U85: no210 PORT MAP (n87, width(4), n86);
  U78: no210 PORT MAP (width(9), n81, n37_port);
  U132: no210 PORT MAP (n76, n94, n123);
  U75: no210 PORT MAP (width(6), n79, n51);
  U74: no210 PORT MAP (width(4), n78, n60);
  U69: no210 PORT MAP (count_1_port, n74, n75);
  U68: no210 PORT MAP (width(1), n75, n70);
  U66: no210 PORT MAP (n72, n73, n71);
  U121: no210 PORT MAP (n110, n94, n116);
  U118: iv110 PORT MAP (n115, n113);
  U59: iv110 PORT MAP (width(4), n59);
  U114: iv110 PORT MAP (count_4_port, n78);
  U111: iv110 PORT MAP (n102, n105);
  U51: iv110 PORT MAP (n49, n48);
  U105: iv110 PORT MAP (n106, n103);
  U96: iv110 PORT MAP (n93, n95);
  U150: iv110 PORT MAP (enabled, n34_port);
  U148: iv110 PORT MAP (count_8_port, n40_port);
  U147: iv110 PORT MAP (count_9_port, n81);
  U146: iv110 PORT MAP (count_6_port, n79);
  U89: iv110 PORT MAP (width(5), n58);
  U144: iv110 PORT MAP (count_5_port, n54);
  U88: iv110 PORT MAP (width(3), n67);
  U142: iv110 PORT MAP (count_7_port, n45);
  U84: iv110 PORT MAP (width(6), n50);
  U138: iv110 PORT MAP (count_0_port, n76);
  U136: iv110 PORT MAP (n125, N_31);
  U135: iv110 PORT MAP (n94, n101);
  U79: iv110 PORT MAP (n82, n35_port);
  U76: iv110 PORT MAP (n80, n41);
  U131: iv110 PORT MAP (count_1_port, n73);
  U128: iv110 PORT MAP (n122, n120);
  U73: iv110 PORT MAP (width(2), n68);
  U71: iv110 PORT MAP (n77, n69);
  U67: iv110 PORT MAP (n74, n72);
  U120: iv110 PORT MAP (count_3_port, n63);
  count_reg_4_inst: dfr11 PORT MAP (N_35, reset, clk, count_4_port);
  count_reg_7_inst: dfr11 PORT MAP (N_38, reset, clk, count_7_port);
  count_reg_2_inst: dfr11 PORT MAP (N_33, reset, clk, count_2_port);
  count_reg_5_inst: dfr11 PORT MAP (N_36, reset, clk, count_5_port);
  count_reg_8_inst: dfr11 PORT MAP (N_39, reset, clk, count_8_port);
  count_reg_0_inst: dfr11 PORT MAP (N_31, reset, clk, count_0_port);
  count_reg_3_inst: dfr11 PORT MAP (N_34, reset, clk, count_3_port);
  count_reg_6_inst: dfr11 PORT MAP (N_37, reset, clk, count_6_port);
  count_reg_9_inst: dfr11 PORT MAP (N_40, reset, clk, count_9_port);
  count_reg_1_inst: dfr11 PORT MAP (N_32, reset, clk, count_1_port);
  U117: na210 PORT MAP (n101, n63, n114);
  U116: na210 PORT MAP (n113, n114, n111);
  U109: na210 PORT MAP (n99, n109, n107);
  U110: na210 PORT MAP (n101, n105, n109);
  U52: na210 PORT MAP (n45, width(7), n49);
  U101: na210 PORT MAP (n101, n96, n100);
  U100: na210 PORT MAP (n99, n100, n97);
  U93: na210 PORT MAP (n93, n94, n92);
  U92: na210 PORT MAP (count_9_port, n92, n89);
  U91: na210 PORT MAP (n91, count_8_port, n90);
  U90: na210 PORT MAP (n89, n90, N_40);
  U139: na210 PORT MAP (n99, n126, n94);
  U140: na210 PORT MAP (n127, n128, n126);
  U81: na210 PORT MAP (n84, count_9_port, n83);
  U80: na210 PORT MAP (n83, width(9), n82);
  U134: na210 PORT MAP (n101, n76, n124);
  U133: na210 PORT MAP (n99, n124, n122);
  U77: na210 PORT MAP (n40_port, width(8), n80);
  U127: na210 PORT MAP (n101, n73, n121);
  U72: na210 PORT MAP (n68, count_2_port, n77);
  U126: na210 PORT MAP (n120, n121, n119);
  U70: na210 PORT MAP (width(0), n76, n74);
  U123: na210 PORT MAP (n101, n110, n117);
  U122: na210 PORT MAP (n99, n117, n115);
  U62: no310 PORT MAP (n64, n65, n66, n61);
  U115: no310 PORT MAP (n94, n63, n110, n112);
  U60: no310 PORT MAP (n60, n61, n62, n55);
  U112: no310 PORT MAP (n78, n63, n110, n102);
  U56: no310 PORT MAP (n55, n56, n57, n52);
  U54: no310 PORT MAP (n51, n52, n53, n46);
  U50: no310 PORT MAP (n46, n47, n48, n43);
  U104: no310 PORT MAP (n94, n54, n105, n104);
  U45: no310 PORT MAP (n37_port, n38_port, n39_port, n36_port);
  U95: no310 PORT MAP (n96, n45, n94, n91);
  U145: no310 PORT MAP (n40_port, n81, n79, n127);
  U87: no310 PORT MAP (width(1), width(2), width(0), n88);
  U141: no310 PORT MAP (n54, n129, n45, n128);
  U83: no310 PORT MAP (n58, n86, n50, n85);
  U129: no310 PORT MAP (n94, n73, n76, n118);
  U65: no310 PORT MAP (n69, n70, n71, n64);
  U113: mu111 PORT MAP (n111, n112, n78, N_35);
  U107: mu111 PORT MAP (n107, n108, n54, N_36);
  U103: mu111 PORT MAP (n103, n104, n79, N_37);
  U98: mu111 PORT MAP (n97, n98, n45, N_38);
  U94: mu111 PORT MAP (n95, n91, n40_port, N_39);
  U137: mu111 PORT MAP (n99, n94, n76, n125);
  U130: mu111 PORT MAP (n122, n123, n73, N_32);
  U125: mu111 PORT MAP (n118, n119, count_2_port, N_33);
  U119: mu111 PORT MAP (n115, n116, n63, N_34);
  U102: na310 PORT MAP (count_6_port, count_5_port, n102, n96);
  U82: na310 PORT MAP (n85, width(7), width(8), n84);
  U124: na310 PORT MAP (count_2_port, count_1_port, count_0_port, n110);

END extracted;



