#-----------------------------------------------------------
# Webtalk v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun  7 03:23:05 2018
# Process ID: 9761
# Log file: /media/sf_verilog-projects/lab2/lab2.sim/sim_1/synth/timing/webtalk.log
# Journal file: /media/sf_verilog-projects/lab2/lab2.sim/sim_1/synth/timing/webtalk.jou
#-----------------------------------------------------------
source /media/sf_verilog-projects/lab2/lab2.sim/sim_1/synth/timing/xsim.dir/shftreg3simu_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/media/sf_verilog-projects/lab2/lab2.sim/sim_1/synth/timing/xsim.dir/shftreg3simu_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun  7 03:23:07 2018. For additional details about this file, please refer to the WebTalk help file at /home/huatianzhou/vivado/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  7 03:23:07 2018...
