{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670427721639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670427721639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 12:42:01 2022 " "Processing started: Wed Dec 07 12:42:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670427721639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427721639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427721639 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670427722208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670427722208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline/writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WRITEBACK-comportamento " "Found design unit 1: WRITEBACK-comportamento" {  } { { "Pipeline/WRITEBACK.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/WRITEBACK.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735253 ""} { "Info" "ISGN_ENTITY_NAME" "1 WRITEBACK " "Found entity 1: WRITEBACK" {  } { { "Pipeline/WRITEBACK.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/WRITEBACK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-comportamento " "Found design unit 1: MEMORY-comportamento" {  } { { "Pipeline/MEMORY.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/MEMORY.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735256 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "Pipeline/MEMORY.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/MEMORY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FETCH-comportamento " "Found design unit 1: FETCH-comportamento" {  } { { "Pipeline/FETCH.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/FETCH.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735259 ""} { "Info" "ISGN_ENTITY_NAME" "1 FETCH " "Found entity 1: FETCH" {  } { { "Pipeline/FETCH.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/FETCH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXECUTE-comportamento " "Found design unit 1: EXECUTE-comportamento" {  } { { "Pipeline/EXECUTE.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/EXECUTE.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735262 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXECUTE " "Found entity 1: EXECUTE" {  } { { "Pipeline/EXECUTE.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/EXECUTE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODE-comportamento " "Found design unit 1: DECODE-comportamento" {  } { { "Pipeline/DECODE.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/DECODE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735264 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "Pipeline/DECODE.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/DECODE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/sltiu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/sltiu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLTIU-comportamento " "Found design unit 1: SLTIU-comportamento" {  } { { "ULA/SLTIU.vhd" "" { Text "C:/DesComp/MIPS/ULA/SLTIU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735266 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLTIU " "Found entity 1: SLTIU" {  } { { "ULA/SLTIU.vhd" "" { Text "C:/DesComp/MIPS/ULA/SLTIU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/MIPS/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735268 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/MIPS/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/MIPS/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735271 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/MIPS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ulalastbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/ulalastbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULALastBit-comportamento " "Found design unit 1: ULALastBit-comportamento" {  } { { "ULA/ULALastBit.vhd" "" { Text "C:/DesComp/MIPS/ULA/ULALastBit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735274 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULALastBit " "Found entity 1: ULALastBit" {  } { { "ULA/ULALastBit.vhd" "" { Text "C:/DesComp/MIPS/ULA/ULALastBit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ula1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1Bit-comportamento " "Found design unit 1: ULA1Bit-comportamento" {  } { { "ULA/ULA1Bit.vhd" "" { Text "C:/DesComp/MIPS/ULA/ULA1Bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735276 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1Bit " "Found entity 1: ULA1Bit" {  } { { "ULA/ULA1Bit.vhd" "" { Text "C:/DesComp/MIPS/ULA/ULA1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA/ULA.vhd" "" { Text "C:/DesComp/MIPS/ULA/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735281 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA/ULA.vhd" "" { Text "C:/DesComp/MIPS/ULA/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-comportamento " "Found design unit 1: mux4x1-comportamento" {  } { { "ULA/mux4x1.vhd" "" { Text "C:/DesComp/MIPS/ULA/mux4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735283 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "ULA/mux4x1.vhd" "" { Text "C:/DesComp/MIPS/ULA/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-comportamento " "Found design unit 1: mux2x1-comportamento" {  } { { "ULA/mux2x1.vhd" "" { Text "C:/DesComp/MIPS/ULA/mux2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735286 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "ULA/mux2x1.vhd" "" { Text "C:/DesComp/MIPS/ULA/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-comportamento " "Found design unit 1: fullAdder-comportamento" {  } { { "ULA/fullAdder.vhd" "" { Text "C:/DesComp/MIPS/ULA/fullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735289 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "ULA/fullAdder.vhd" "" { Text "C:/DesComp/MIPS/ULA/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735292 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/MIPS/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735294 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/MIPS/ROMMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/DesComp/MIPS/decoderInstru.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735297 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/DesComp/MIPS/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/DesComp/MIPS/estendeSinalGenerico.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735299 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/DesComp/MIPS/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/MIPS/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735302 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/MIPS/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-comportamento " "Found design unit 1: MIPS-comportamento" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735305 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/MIPS/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735308 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/MIPS/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/MIPS/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735310 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/MIPS/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/MIPS/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735312 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/MIPS/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/MIPS/bancoReg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735314 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/MIPS/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulactrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulactrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULActrl-comportamento " "Found design unit 1: ULActrl-comportamento" {  } { { "ULActrl.vhd" "" { Text "C:/DesComp/MIPS/ULActrl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735318 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULActrl " "Found entity 1: ULActrl" {  } { { "ULActrl.vhd" "" { Text "C:/DesComp/MIPS/ULActrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427735318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427735318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670427735511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FETCH FETCH:FETCH " "Elaborating entity \"FETCH\" for hierarchy \"FETCH:FETCH\"" {  } { { "MIPS.vhd" "FETCH" { Text "C:/DesComp/MIPS/MIPS.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante FETCH:FETCH\|somaConstante:pc_inc_4 " "Elaborating entity \"somaConstante\" for hierarchy \"FETCH:FETCH\|somaConstante:pc_inc_4\"" {  } { { "Pipeline/FETCH.vhd" "pc_inc_4" { Text "C:/DesComp/MIPS/Pipeline/FETCH.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico FETCH:FETCH\|registradorGenerico:program_counter " "Elaborating entity \"registradorGenerico\" for hierarchy \"FETCH:FETCH\|registradorGenerico:program_counter\"" {  } { { "Pipeline/FETCH.vhd" "program_counter" { Text "C:/DesComp/MIPS/Pipeline/FETCH.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS FETCH:FETCH\|ROMMIPS:rom " "Elaborating entity \"ROMMIPS\" for hierarchy \"FETCH:FETCH\|ROMMIPS:rom\"" {  } { { "Pipeline/FETCH.vhd" "rom" { Text "C:/DesComp/MIPS/Pipeline/FETCH.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735527 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(19) " "VHDL Signal Declaration warning at ROMMIPS.vhd(19): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/MIPS/ROMMIPS.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427735528 "|MIPS|ROMMIPS:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 FETCH:FETCH\|muxGenerico2x1:mux_beq " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"FETCH:FETCH\|muxGenerico2x1:mux_beq\"" {  } { { "Pipeline/FETCH.vhd" "mux_beq" { Text "C:/DesComp/MIPS/Pipeline/FETCH.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:IF_ID " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:IF_ID\"" {  } { { "MIPS.vhd" "IF_ID" { Text "C:/DesComp/MIPS/MIPS.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:DECODE " "Elaborating entity \"DECODE\" for hierarchy \"DECODE:DECODE\"" {  } { { "MIPS.vhd" "DECODE" { Text "C:/DesComp/MIPS/MIPS.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru DECODE:DECODE\|decoderInstru:decoder_instru " "Elaborating entity \"decoderInstru\" for hierarchy \"DECODE:DECODE\|decoderInstru:decoder_instru\"" {  } { { "Pipeline/DECODE.vhd" "decoder_instru" { Text "C:/DesComp/MIPS/Pipeline/DECODE.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg DECODE:DECODE\|bancoReg:banco_reg " "Elaborating entity \"bancoReg\" for hierarchy \"DECODE:DECODE\|bancoReg:banco_reg\"" {  } { { "Pipeline/DECODE.vhd" "banco_reg" { Text "C:/DesComp/MIPS/Pipeline/DECODE.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735545 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "tmp bancoReg.vhd(35) " "VHDL Variable Declaration warning at bancoReg.vhd(35): used initial value expression for variable \"tmp\" because variable was never assigned a value" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/MIPS/bancoReg.vhd" 35 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670427735547 "|MIPS|DECODE:DECODE|bancoReg:banco_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico DECODE:DECODE\|estendeSinalGenerico:estensor_de_sinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"DECODE:DECODE\|estendeSinalGenerico:estensor_de_sinal\"" {  } { { "Pipeline/DECODE.vhd" "estensor_de_sinal" { Text "C:/DesComp/MIPS/Pipeline/DECODE.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:ID_EX " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:ID_EX\"" {  } { { "MIPS.vhd" "ID_EX" { Text "C:/DesComp/MIPS/MIPS.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXECUTE EXECUTE:EXECUTE " "Elaborating entity \"EXECUTE\" for hierarchy \"EXECUTE:EXECUTE\"" {  } { { "MIPS.vhd" "EXECUTE" { Text "C:/DesComp/MIPS/MIPS.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V EXECUTE.vhd(22) " "Verilog HDL or VHDL warning at EXECUTE.vhd(22): object \"V\" assigned a value but never read" {  } { { "Pipeline/EXECUTE.vhd" "" { Text "C:/DesComp/MIPS/Pipeline/EXECUTE.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670427735553 "|MIPS|EXECUTE:EXECUTE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULActrl EXECUTE:EXECUTE\|ULActrl:ULActrl " "Elaborating entity \"ULActrl\" for hierarchy \"EXECUTE:EXECUTE\|ULActrl:ULActrl\"" {  } { { "Pipeline/EXECUTE.vhd" "ULActrl" { Text "C:/DesComp/MIPS/Pipeline/EXECUTE.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA EXECUTE:EXECUTE\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"EXECUTE:EXECUTE\|ULA:ula\"" {  } { { "Pipeline/EXECUTE.vhd" "ula" { Text "C:/DesComp/MIPS/Pipeline/EXECUTE.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1Bit EXECUTE:EXECUTE\|ULA:ula\|ULA1Bit:ULA0 " "Elaborating entity \"ULA1Bit\" for hierarchy \"EXECUTE:EXECUTE\|ULA:ula\|ULA1Bit:ULA0\"" {  } { { "ULA/ULA.vhd" "ULA0" { Text "C:/DesComp/MIPS/ULA/ULA.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 EXECUTE:EXECUTE\|ULA:ula\|ULA1Bit:ULA0\|mux4x1:mux_seletor " "Elaborating entity \"mux4x1\" for hierarchy \"EXECUTE:EXECUTE\|ULA:ula\|ULA1Bit:ULA0\|mux4x1:mux_seletor\"" {  } { { "ULA/ULA1Bit.vhd" "mux_seletor" { Text "C:/DesComp/MIPS/ULA/ULA1Bit.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 EXECUTE:EXECUTE\|ULA:ula\|ULA1Bit:ULA0\|mux2x1:mux_inversorA " "Elaborating entity \"mux2x1\" for hierarchy \"EXECUTE:EXECUTE\|ULA:ula\|ULA1Bit:ULA0\|mux2x1:mux_inversorA\"" {  } { { "ULA/ULA1Bit.vhd" "mux_inversorA" { Text "C:/DesComp/MIPS/ULA/ULA1Bit.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder EXECUTE:EXECUTE\|ULA:ula\|ULA1Bit:ULA0\|fullAdder:somador " "Elaborating entity \"fullAdder\" for hierarchy \"EXECUTE:EXECUTE\|ULA:ula\|ULA1Bit:ULA0\|fullAdder:somador\"" {  } { { "ULA/ULA1Bit.vhd" "somador" { Text "C:/DesComp/MIPS/ULA/ULA1Bit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULALastBit EXECUTE:EXECUTE\|ULA:ula\|ULALastBit:ULA31 " "Elaborating entity \"ULALastBit\" for hierarchy \"EXECUTE:EXECUTE\|ULA:ula\|ULALastBit:ULA31\"" {  } { { "ULA/ULA.vhd" "ULA31" { Text "C:/DesComp/MIPS/ULA/ULA.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 EXECUTE:EXECUTE\|muxGenerico4x1:mux_rt_rd " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"EXECUTE:EXECUTE\|muxGenerico4x1:mux_rt_rd\"" {  } { { "Pipeline/EXECUTE.vhd" "mux_rt_rd" { Text "C:/DesComp/MIPS/Pipeline/EXECUTE.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico EXECUTE:EXECUTE\|somadorGenerico:somador_beq " "Elaborating entity \"somadorGenerico\" for hierarchy \"EXECUTE:EXECUTE\|somadorGenerico:somador_beq\"" {  } { { "Pipeline/EXECUTE.vhd" "somador_beq" { Text "C:/DesComp/MIPS/Pipeline/EXECUTE.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:EX_MEM " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:EX_MEM\"" {  } { { "MIPS.vhd" "EX_MEM" { Text "C:/DesComp/MIPS/MIPS.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY MEMORY:MEMORY " "Elaborating entity \"MEMORY\" for hierarchy \"MEMORY:MEMORY\"" {  } { { "MIPS.vhd" "MEMORY" { Text "C:/DesComp/MIPS/MIPS.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS MEMORY:MEMORY\|RAMMIPS:ram " "Elaborating entity \"RAMMIPS\" for hierarchy \"MEMORY:MEMORY\|RAMMIPS:ram\"" {  } { { "Pipeline/MEMORY.vhd" "ram" { Text "C:/DesComp/MIPS/Pipeline/MEMORY.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:MEM_WB " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:MEM_WB\"" {  } { { "MIPS.vhd" "MEM_WB" { Text "C:/DesComp/MIPS/MIPS.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITEBACK WRITEBACK:WRITEBACK " "Elaborating entity \"WRITEBACK\" for hierarchy \"WRITEBACK:WRITEBACK\"" {  } { { "MIPS.vhd" "WRITEBACK" { Text "C:/DesComp/MIPS/MIPS.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 WRITEBACK:WRITEBACK\|muxGenerico4x1:mux_ula_mem " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"WRITEBACK:WRITEBACK\|muxGenerico4x1:mux_ula_mem\"" {  } { { "Pipeline/WRITEBACK.vhd" "mux_ula_mem" { Text "C:/DesComp/MIPS/Pipeline/WRITEBACK.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DispHex5 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DispHex5\"" {  } { { "MIPS.vhd" "DispHex5" { Text "C:/DesComp/MIPS/MIPS.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427735695 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "DECODE:DECODE\|bancoReg:banco_reg\|registrador_rtl_0 " "Inferred RAM node \"DECODE:DECODE\|bancoReg:banco_reg\|registrador_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1670427736633 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "DECODE:DECODE\|bancoReg:banco_reg\|registrador_rtl_1 " "Inferred RAM node \"DECODE:DECODE\|bancoReg:banco_reg\|registrador_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1670427736635 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MEMORY:MEMORY\|RAMMIPS:ram\|memRAM " "RAM logic \"MEMORY:MEMORY\|RAMMIPS:ram\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1670427736637 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FETCH:FETCH\|ROMMIPS:rom\|memROM " "RAM logic \"FETCH:FETCH\|ROMMIPS:rom\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/DesComp/MIPS/ROMMIPS.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670427736637 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670427736637 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[12\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[11\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[10\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[9\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[8\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[7\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[6\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[5\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[4\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[3\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[2\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[1\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[0\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[13\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[14\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[15\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[16\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[17\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[18\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[19\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[20\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[21\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[22\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[23\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[24\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[25\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[26\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[27\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[28\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[29\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[30\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[31\] " "Converted tri-state buffer \"MEMORY:MEMORY\|RAMMIPS:ram\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/MIPS/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670427736652 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670427736652 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DECODE:DECODE\|bancoReg:banco_reg\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DECODE:DECODE\|bancoReg:banco_reg\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DECODE:DECODE\|bancoReg:banco_reg\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"DECODE:DECODE\|bancoReg:banco_reg\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670427738315 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670427738315 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670427738315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DECODE:DECODE\|bancoReg:banco_reg\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"DECODE:DECODE\|bancoReg:banco_reg\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427738432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DECODE:DECODE\|bancoReg:banco_reg\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"DECODE:DECODE\|bancoReg:banco_reg\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738435 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670427738435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svm1 " "Found entity 1: altsyncram_svm1" {  } { { "db/altsyncram_svm1.tdf" "" { Text "C:/DesComp/MIPS/db/altsyncram_svm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670427738532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427738532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DECODE:DECODE\|bancoReg:banco_reg\|altsyncram:registrador_rtl_1 " "Elaborated megafunction instantiation \"DECODE:DECODE\|bancoReg:banco_reg\|altsyncram:registrador_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427738564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DECODE:DECODE\|bancoReg:banco_reg\|altsyncram:registrador_rtl_1 " "Instantiated megafunction \"DECODE:DECODE\|bancoReg:banco_reg\|altsyncram:registrador_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_bancoReg_a8bc2223.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670427738571 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670427738571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670427741930 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670427747369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670427748100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670427748100 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS.vhd" "" { Text "C:/DesComp/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670427748774 "|MIPS|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670427748774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4004 " "Implemented 4004 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670427748815 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670427748815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3873 " "Implemented 3873 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670427748815 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670427748815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670427748815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670427749063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 12:42:29 2022 " "Processing ended: Wed Dec 07 12:42:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670427749063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670427749063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670427749063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670427749063 ""}
