<root><simulation><result_generated_time />2023-05-12 16:13:34<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 15, 'IX': 15, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 2359296, 'I': 115200, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 1003.52, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />3/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [12, 1, 1], 'I': [588, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('FY', 3)], [('C', 4)]], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('OX', 7), ('C', 4)]], [], []]<O />[[[('FY', 3)], [('C', 4)]], [[('OY', 7)], [('OX', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 64)], [('C', 64), ('K', 8), ('FX', 3), ('C', 2)], []]<I />[[('K', 64), ('C', 64), ('K', 8)], [('FX', 3), ('C', 2)], []]<O />[[('K', 64), ('C', 64)], [('K', 8), ('FX', 3), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [2.33, 307.2, 1.4, 1.0], 'O': [12.0, 64, 6, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [512, 18874368, 18874368], 'I': [512, 921600, 921600], 'O': [512, 200704, 200704], 'O_partial': [512, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [1.0, 0.56, 0.0], 'I': [1.0, 0.03, 0.0], 'O': [1.0, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.6, 0.0], 'I': [1.0, 0.6, 0.0], 'O': [1.0, 0.6, 0.0]}<effective_mem_size_bit />{'W': [8, 294912, 18874368], 'I': [512, 460800, 921600], 'O': [512, 200704, 200704], 'O_partial': [512, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [588, 12, 1, 1], 'I': [588, 588, 1, 1], 'O': [588, 49, 1, 1]}<unique_unit_count />{'W': [12, 12, 1, 1], 'I': [252, 420, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [2.3333333333333335, 1.4, 1.0, 1.0], 'O': [12.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2359296, 2359296], [2359296, 2359296], [2359296, 0]]<I />[[1083801, 225792], [161280, 115200], [115200, 0]]<O />[[(9608704, 9633792), (150528, 125440)], [(125440, 150528), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(9608704, 9633792), (150528, 125440)], [(125440, 150528), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[294912, 294912], [36864, 36864], [9216, 0]]<I />[[135475, 28224], [2520, 1800], [450, 0]]<O />[[(1201088, 1204224), (18816, 15680)], [(1960, 2352), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([1201088, 1204224], [18816, 15680]), ([1960, 2352], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />85721088</mac_count></basic_info><energy><total_energy />257022012.0<mem_energy_breakdown><W />[206.6, 7306.0, 12274.3]<I />[55.8, 432.5, 599.3]<O />[854.6, 466.1, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />4286054.4<total />256999686.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4798<utilization_without_data_loading />0.5742<utilization_spatial />0.5742<utilization_temporal_with_data_loading />0.8356<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />235284<latency_cycle_without_data_loading />196608<ideal_computing_cycle />196608<data_loading><load_cycle_total />38676<load_cycle_individual />{'W': [12, 36864, 0], 'I': [420, 1800, 0]}<load_cycle_combined />{'W': 36864, 'I': 1800}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-196607], [-171976, -159692], [-196608, -196608]], 'I': [[-196607], [-20440, -18380], [-196608, -196608]], 'O': [[-196608], [-2688, -720], [-196216, -196510]]}<mem_stall_cycle_shared />{'W': [[-196607], [-171976, 0], [0, 0]], 'I': [[-196607], [-20440, 0], [0, 0]], 'O': [[-196608], [-2688, -720], [-196216, -196510]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 18874368, 18874368], 'I': [512, 921600, 921600], 'O': [512, 200704, 200704], 'O_partial': [512, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [6144, 18874368, 18874368], 'I': [215040, 921600, 921600], 'O': [25088, 200704, 200704]}<loop_cycles_each_level />{'W': [64, 196608, 196608], 'I': [32768, 196608, 196608], 'O': [4096, 196608, 196608]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [8, 1, 1], 'O': [64, 6, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [96.0, 96.0], [96.0, 96.0]], 'I': [[4.8, 0.0], [6.6, 4.7], [4.7, 4.7]], 'O': [[8.0, 0.1], [6.1, 1.0], [1.0, 1.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [96.0, 96.0], [96.0, 96.0]], 'I': [[4.8, 0.1], [52.5, 4.7], [4.7, 4.7]], 'O': [[8.0, 8.0], [392.0, 6.1], [6.1, 1.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [96.0, 96.0], [96.0, 0]], 'I': [[4.8, 0.1], [52.5, 4.7], [4.7, 0]], 'O': [[8.0, 8.0], [392.0, 1.0], [1.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [541.5, 492.7], [100.7, 1.0]], 'I': [[4.8, 0.1], [541.5, 492.7], [100.7, 1.0]], 'O': [[8.0, 8.0], [541.5, 492.7], [100.7, 1.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 196608], [64, 64, 3072], [196608, 196608, 1]], 'I': [[1, 1, 196608], [4096, 32768, 6], [196608, 196608, 1]], 'O': [[1, 1, 196608], [64, 4096, 48], [196608, 196608, 1]]}<trans_time_real />{'W': [[0, 1, 196608], [[8, 64, 3072], [12, 64, 3072]], [[36864, 196608, 1], [9216, 196608, 1]]], 'I': [[0, 1, 196608], [[8, 32768, 6], [420, 32768, 6]], [[1800, 196608, 1], [450, 196608, 1]]], 'O': [[0, 1, 196608], [[8, 4096, 48], [49, 4096, 48]], [[392, 196608, 1], [98, 196608, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -52], [-159744, -187392]], 'I': [[-1], [-4088, -3676], [-194808, -196158]], 'O': [[-1], [-56, -15], [-196216, -196510]]}<single_stall_count />{'W': [196607, 3071, 0], 'I': [196607, 5, 0], 'O': [196608, 48, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [36852, 0], 'I': [2100, 0], 'O': [2352, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-155304, -196608], [-194256, -196216]], 1: [[-196608, -196608], [-196216, -196608]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>