<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_nvic.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_nvic.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__nvic_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_nvic.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2015-01-13 16:59:55 +0100 (Tue, 13 Jan 2015)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       42365</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*  All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*  1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*     this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*  2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*     this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*     and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*  3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*     be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*     specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_NVIC_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_NVIC_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// The following are defines for the NVIC register addresses.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3ceca6a96b1398f5e8ce2bb75d32789d">   45</a></span>&#160;<span class="preprocessor">#define NVIC_INT_TYPE           0xE000E004  // Interrupt Controller Type Reg</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab9847cc83164693a8f399e22e9459065">   46</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR              0xE000E008  // Auxiliary Control</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a767bbd2f329184ac62b26b3882a4590b">   47</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL            0xE000E010  // SysTick Control and Status</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// Register</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac2f5cafa69f951520d4fd44dd4e924b4">   49</a></span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD          0xE000E014  // SysTick Reload Value Register</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0f17a366e81b0725e62a3090b6ed4d41">   50</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT         0xE000E018  // SysTick Current Value Register</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1f9d680ba44c92832dcd2eb242718b5a">   51</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CAL             0xE000E01C  // SysTick Calibration Value Reg</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0daccf03d4cbd559a3018bbb9cd96ad3">   52</a></span>&#160;<span class="preprocessor">#define NVIC_EN0                0xE000E100  // Interrupt 0-31 Set Enable</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9829912cd8ad095150c59f0007a70db5">   53</a></span>&#160;<span class="preprocessor">#define NVIC_EN1                0xE000E104  // Interrupt 32-54 Set Enable</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac9888a13dfbc4e6f087ffb299b784cd3">   54</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0               0xE000E180  // Interrupt 0-31 Clear Enable</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9f8f5c06e619e8230d854fe86cd6f1ca">   55</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1               0xE000E184  // Interrupt 32-54 Clear Enable</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1c227f4e486e43e89889548daf74a8bf">   56</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0              0xE000E200  // Interrupt 0-31 Set Pending</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab97ab845d8d2750beede3fa0b49d1064">   57</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1              0xE000E204  // Interrupt 32-54 Set Pending</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5f10bf99e21c6b76d3431a518071fd71">   58</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0            0xE000E280  // Interrupt 0-31 Clear Pending</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a17db90deb5ddafd6aa4b4f1f3568fc43">   59</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1            0xE000E284  // Interrupt 32-54 Clear Pending</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac000f145a5bace31e22573a57248c781">   60</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0            0xE000E300  // Interrupt 0-31 Active Bit</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab477cde51d26aecc301161b117b7bb56">   61</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1            0xE000E304  // Interrupt 32-54 Active Bit</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a18cea92c71bd04c864eb6d2ed7438885">   62</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0               0xE000E400  // Interrupt 0-3 Priority</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1a9e2a8df93a2504c1a55aa95962a73a">   63</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1               0xE000E404  // Interrupt 4-7 Priority</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8c7e668b3262773a397fc25c4d0cdbcb">   64</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2               0xE000E408  // Interrupt 8-11 Priority</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a94acb841e721388468ac76b29f44ab06">   65</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3               0xE000E40C  // Interrupt 12-15 Priority</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af966c67de90708e2137c37fba54e91bc">   66</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4               0xE000E410  // Interrupt 16-19 Priority</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3d0ccbe9b6733e7f3003a356b9ec998c">   67</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5               0xE000E414  // Interrupt 20-23 Priority</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a517055d422a98ee117e548da8bab6cd2">   68</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6               0xE000E418  // Interrupt 24-27 Priority</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acb5880381bb3ccc41a43769cbb7d0380">   69</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7               0xE000E41C  // Interrupt 28-31 Priority</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3a4b85819dabf11849c195cd486e9998">   70</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8               0xE000E420  // Interrupt 32-35 Priority</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8078d70d80da47831a9747b799dd9edb">   71</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9               0xE000E424  // Interrupt 36-39 Priority</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a11d56252a7d015637eba9501f52633b6">   72</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10              0xE000E428  // Interrupt 40-43 Priority</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0c59a490d0dd67147dcae93b45c0f109">   73</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11              0xE000E42C  // Interrupt 44-47 Priority</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a155fb32059321478ae7fbad99d384f2f">   74</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12              0xE000E430  // Interrupt 48-51 Priority</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad1d93011f649138c55405a816a6d9800">   75</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13              0xE000E434  // Interrupt 52-55 Priority</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac0b341e1cdaa51a86b0cf9cf56988695">   76</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID              0xE000ED00  // CPU ID Base</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afa1ca44ad548bf5bfa2f19d7438c722a">   77</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL           0xE000ED04  // Interrupt Control and State</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8028743cd542dca6de67524512f015b0">   78</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE             0xE000ED08  // Vector Table Offset</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4b8063473ed37bbc7f9a41da65b9c2ad">   79</a></span>&#160;<span class="preprocessor">#define NVIC_APINT              0xE000ED0C  // Application Interrupt and Reset</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// Control</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a15f41c2b54e21dc9abb03e5d0a7c719d">   81</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL           0xE000ED10  // System Control</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a51ae1d31f483a442ba3b67c605419f03">   82</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL           0xE000ED14  // Configuration and Control</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaca44d8032156f85991ffc303f1baddf">   83</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1           0xE000ED18  // System Handler Priority 1</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a618b94c9eb37d0fa3ce8a015000af87e">   84</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2           0xE000ED1C  // System Handler Priority 2</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a11a289b2016fdb8e0f1d9bd27dc355ed">   85</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3           0xE000ED20  // System Handler Priority 3</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a529f8f0eef63e12214fdd2c723a3d155">   86</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL       0xE000ED24  // System Handler Control and State</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af7ee8c85a3eedaf44f73ed49c20a44af">   87</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT         0xE000ED28  // Configurable Fault Status</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaa94249a2a6bd06073cc33b064ef2bc9">   88</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT        0xE000ED2C  // Hard Fault Status</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab5d71ec1866230429979a72b36d96b8d">   89</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT         0xE000ED30  // Debug Status Register</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae0b49e0585292833147af2d025c0843c">   90</a></span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR            0xE000ED34  // Memory Management Fault Address</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8d1260111b683a702662798be078f899">   91</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR         0xE000ED38  // Bus Fault Address</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7be75ffdc159ad15d871dc79b12a6675">   92</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_TYPE           0xE000ED90  // MPU Type</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3ddc77a4059aa9dcb20fbd9f543363a0">   93</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_CTRL           0xE000ED94  // MPU Control</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ade051e0e6b4c898e3488eb39bfaae129">   94</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_NUMBER         0xE000ED98  // MPU Region Number</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a89eef9b61007afd7b03f5384a4eed0f4">   95</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE           0xE000ED9C  // MPU Region Base Address</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a27fcd26de5ff56333143e9d4e48c2198">   96</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR           0xE000EDA0  // MPU Region Attribute and Size</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3ab86021ae3032ee53d8eb3a4fd29448">   97</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE1          0xE000EDA4  // MPU Region Base Address Alias 1</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad37ebc91f6039ea6669133720ed1b31c">   98</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR1          0xE000EDA8  // MPU Region Attribute and Size</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                            <span class="comment">// Alias 1</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a03545c101617c26e6ca3ba5256a14b47">  100</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE2          0xE000EDAC  // MPU Region Base Address Alias 2</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a73e3ad404bbc15932dfefe2335fc7d79">  101</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR2          0xE000EDB0  // MPU Region Attribute and Size</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// Alias 2</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a875b1c171334ab6c0856a6d051fb78df">  103</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_BASE3          0xE000EDB4  // MPU Region Base Address Alias 3</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a95c4e9016388e17095186211689cc513">  104</a></span>&#160;<span class="preprocessor">#define NVIC_MPU_ATTR3          0xE000EDB8  // MPU Region Attribute and Size</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// Alias 3</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1f4c68985928d88474bbb2000912f9ad">  106</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL           0xE000EDF0  // Debug Control and Status Reg</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1ecf7e4a6729766387f4742939183be9">  107</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER           0xE000EDF4  // Debug Core Reg. Transfer Select</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adb1e0fc271cbed105133b2efe0d75b9c">  108</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA           0xE000EDF8  // Debug Core Register Data</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a088d9b67bd0c0b785e2821b502f5990f">  109</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT            0xE000EDFC  // Debug Reset Interrupt Control</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aff93a807f44930ad5cc13c5d9cf58b82">  110</a></span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG            0xE000EF00  // Software Trigger Interrupt</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_INT_TYPE register.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0d11842a20c7ea883fbdae0f1010bd8b">  117</a></span>&#160;<span class="preprocessor">#define NVIC_INT_TYPE_LINES_M   0x0000001F  // Number of interrupt lines (x32)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a199868ec52f5d31e4f67a22ba5e349d3">  118</a></span>&#160;<span class="preprocessor">#define NVIC_INT_TYPE_LINES_S   0</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTLR register.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a211e481842051c5bd6a4a3e281d5155d">  125</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISFOLD      0x00000004  // Disable IT Folding</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aafabc18a0df71cfa8f5a4548fffebe5a">  126</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISWBUF      0x00000002  // Disable Write Buffer</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af3e7e044ef44476dbedbf4f5ed912f4d">  127</a></span>&#160;<span class="preprocessor">#define NVIC_ACTLR_DISMCYC      0x00000001  // Disable Interrupts of Multiple</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            <span class="comment">// Cycle Instructions</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_CTRL register.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3046d95603d6bf78a76ebae31b9dc2d0">  135</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_COUNT      0x00010000  // Count Flag</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5a6d19d13e11441d5e62ce699749eea7">  136</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_CLK_SRC    0x00000004  // Clock Source</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aff514c40eb9dcd7438077ec36b184b32">  137</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_INTEN      0x00000002  // Interrupt Enable</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a10796236e9ce72fc8b59a0ac57ccc3c4">  138</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_ENABLE     0x00000001  // Enable</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_RELOAD register.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa4be427c338d1f3929a136a2774c4d7e">  145</a></span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD_M        0x00FFFFFF  // Reload Value</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa38c0fe2abc113dcbc042dfa5bdffd8a">  146</a></span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD_S        0</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_CURRENT</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acfa787fd3be98c2f2142bfd58fc32e20">  154</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT_M       0x00FFFFFF  // Current Value</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae84004a0580f5e245034804b9fc28795">  155</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CURRENT_S       0</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ST_CAL register.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac26764c333259ec44475d0252d231e85">  162</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CAL_NOREF       0x80000000  // No reference clock</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a68b74528e936ba0b42c758077b86cdec">  163</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CAL_SKEW        0x40000000  // Clock skew</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a14012cbdf400e1a602865b034033f155">  164</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CAL_ONEMS_M     0x00FFFFFF  // 1ms reference value</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ade3e95cc6cdcfebce18bc1d7814971a8">  165</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CAL_ONEMS_S     0</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN0 register.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adef2f09b9cb5b0dd62cd8e87528fb901">  172</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT_M          0xFFFFFFFF  // Interrupt Enable</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aafdb0103b8e68c49a75531f610866a8a">  173</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT0           0x00000001  // Interrupt 0 enable</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1879338b31199cc2993bb210864c5bae">  174</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT1           0x00000002  // Interrupt 1 enable</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a51bb99438d2c40c37c3e84c3b4f33021">  175</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT2           0x00000004  // Interrupt 2 enable</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6ab5e2c605345a08dc91a8f93baf9b96">  176</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT3           0x00000008  // Interrupt 3 enable</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abbf3c230547272756404e6cead952fb9">  177</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT4           0x00000010  // Interrupt 4 enable</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6fcb7289bfdc9c7b5822da314fbb7dd3">  178</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT5           0x00000020  // Interrupt 5 enable</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a513eab8e0fc568d45a35653bedb5a9ac">  179</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT6           0x00000040  // Interrupt 6 enable</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac5d7065478cc994da0651bd48736dc1c">  180</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT7           0x00000080  // Interrupt 7 enable</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0b149a72f7542fe9693ff8aeb2054d5e">  181</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT8           0x00000100  // Interrupt 8 enable</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a54ef44b505e072d655550d9608f2c957">  182</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT9           0x00000200  // Interrupt 9 enable</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6135d4ad9b0f649b175db2eb6d34c112">  183</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT10          0x00000400  // Interrupt 10 enable</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4eb4405cf71c5d291673a42cb73fca8f">  184</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT11          0x00000800  // Interrupt 11 enable</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9491508ff43e7f9a09a8ae9f60df856e">  185</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT12          0x00001000  // Interrupt 12 enable</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4202388c51aca02c9b9e9aeea49280b9">  186</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT13          0x00002000  // Interrupt 13 enable</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa8139da20a8231a1c67220d52e9614ea">  187</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT14          0x00004000  // Interrupt 14 enable</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa5d81e31c06922d4c87b6a59a6f5246a">  188</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT15          0x00008000  // Interrupt 15 enable</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3b0769d6b42b4042519a286ee8e6961d">  189</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT16          0x00010000  // Interrupt 16 enable</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2629072d7e1688ac0dab86a17962b510">  190</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT17          0x00020000  // Interrupt 17 enable</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5c44f4362868d69febb714c98950c47d">  191</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT18          0x00040000  // Interrupt 18 enable</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a12a7a725a54391cadde6e48ef6870b50">  192</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT19          0x00080000  // Interrupt 19 enable</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8bcafaa9008067c4d82edf302c9930b2">  193</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT20          0x00100000  // Interrupt 20 enable</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a98bfa7086d520dcb9e31bfbe90db712d">  194</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT21          0x00200000  // Interrupt 21 enable</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a32611cb28e9008187abe5eb7de2b704c">  195</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT22          0x00400000  // Interrupt 22 enable</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a56c47c671cde851b706b87c4e88528bb">  196</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT23          0x00800000  // Interrupt 23 enable</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a69bc5ed9ab67413d330b2ed1914bb807">  197</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT24          0x01000000  // Interrupt 24 enable</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad2a87070962305fba59398d9874fe192">  198</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT25          0x02000000  // Interrupt 25 enable</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a493494173579df2fd6179eb6465e8509">  199</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT26          0x04000000  // Interrupt 26 enable</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa52c527ca04c214c466e154d0c7abb12">  200</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT27          0x08000000  // Interrupt 27 enable</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1e74f8e5561670e98a9275c13ae2d3c2">  201</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT28          0x10000000  // Interrupt 28 enable</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adcbe7e2a4812f74900273472fe40b0f7">  202</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT29          0x20000000  // Interrupt 29 enable</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3ac167930cb833e65b40952ff27b6dfb">  203</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT30          0x40000000  // Interrupt 30 enable</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3701d7d2844c65e46db1de64bbfb4630">  204</a></span>&#160;<span class="preprocessor">#define NVIC_EN0_INT31          0x80000000  // Interrupt 31 enable</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_EN1 register.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5bb983464e5b9c075481b707114a4be8">  211</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT_M          0x007FFFFF  // Interrupt Enable</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a36d1617eb96013f628dc30f288db0b22">  212</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT32          0x00000001  // Interrupt 32 enable</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4f95d7c07a07d2083822cfca6fba8703">  213</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT33          0x00000002  // Interrupt 33 enable</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a44a9f7a279caf25cc8d07f2f64cb37e9">  214</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT34          0x00000004  // Interrupt 34 enable</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad31fe4ca3f92102ad73f35a2760148b3">  215</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT35          0x00000008  // Interrupt 35 enable</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6a4d5dd64399ea1c70248391649bc677">  216</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT36          0x00000010  // Interrupt 36 enable</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a789c83d2aac3eb20620c42e8f4027a9e">  217</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT37          0x00000020  // Interrupt 37 enable</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a904088740e68d0ce6d0f12de4c2c44f3">  218</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT38          0x00000040  // Interrupt 38 enable</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad503af87e62170301914164ecda010d3">  219</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT39          0x00000080  // Interrupt 39 enable</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aea535a97b7344da9d753b8e04958df3b">  220</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT40          0x00000100  // Interrupt 40 enable</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab4cc0d5f8c6aa9f8ddd0c5ef4dbb9ff2">  221</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT41          0x00000200  // Interrupt 41 enable</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af172050be7e4c043068f3ff5e2ecc709">  222</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT42          0x00000400  // Interrupt 42 enable</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac4082069f15f4cb203cbe03713493448">  223</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT43          0x00000800  // Interrupt 43 enable</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac7c5b9778b42fe907d943173714a41f8">  224</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT44          0x00001000  // Interrupt 44 enable</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a50b14f21773b9580fecf7f74199e74b6">  225</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT45          0x00002000  // Interrupt 45 enable</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6b2952ca7505c3582bd070f632c5ee66">  226</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT46          0x00004000  // Interrupt 46 enable</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a91a3d29520cd6491bcfcbab32edfd5d1">  227</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT47          0x00008000  // Interrupt 47 enable</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a14f2ba247604b98bdd612f2b015cdc24">  228</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT48          0x00010000  // Interrupt 48 enable</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a92d922b4234e322a058b0bc766e2086f">  229</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT49          0x00020000  // Interrupt 49 enable</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2f3087a55bfb04f5193bfb0b2d514589">  230</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT50          0x00040000  // Interrupt 50 enable</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abe87a2602504a69f8443d6f1c932a349">  231</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT51          0x00080000  // Interrupt 51 enable</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af48e165abf9fbf667d82404477ae8e64">  232</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT52          0x00100000  // Interrupt 52 enable</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aca2aeed95546c1ab67029213bfe81632">  233</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT53          0x00200000  // Interrupt 53 enable</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a979431e2509cc410901a6bea320af4f9">  234</a></span>&#160;<span class="preprocessor">#define NVIC_EN1_INT54          0x00400000  // Interrupt 54 enable</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS0 register.</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae9ca2fa40358379de7ff662749cd2fca">  241</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT_M         0xFFFFFFFF  // Interrupt Disable</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a243950b469c2ab40fa33d7cd7bfb8457">  242</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT0          0x00000001  // Interrupt 0 disable</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a95f411d5569094304d5a91ee1aed254a">  243</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT1          0x00000002  // Interrupt 1 disable</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad348845b9c96d03924aa08338580fa11">  244</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT2          0x00000004  // Interrupt 2 disable</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acc907476367c539e2d25a9023376fea0">  245</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT3          0x00000008  // Interrupt 3 disable</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a28a56354f99b1b4e2c3b21398d1c9766">  246</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT4          0x00000010  // Interrupt 4 disable</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a69183dcad0263c69972d078d4b167f3a">  247</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT5          0x00000020  // Interrupt 5 disable</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3135d8a1c14ab38a5f2efa48b0f6e0d9">  248</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT6          0x00000040  // Interrupt 6 disable</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a42106dbc0e1b4f16a3ac16e072df8462">  249</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT7          0x00000080  // Interrupt 7 disable</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4494a199bba2e1d3c86642c20cab6166">  250</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT8          0x00000100  // Interrupt 8 disable</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a75c9d3d488b985ee80467cee518a237b">  251</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT9          0x00000200  // Interrupt 9 disable</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6abdb4edda4925da6640b4b8e0d6c1f2">  252</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT10         0x00000400  // Interrupt 10 disable</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8dd1e43ae73d1fcefd64c446651ddab7">  253</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT11         0x00000800  // Interrupt 11 disable</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a02ac2f3450ab5be673d02fa67f4f3627">  254</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT12         0x00001000  // Interrupt 12 disable</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8659077f6dc401d8f938bf60d159febe">  255</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT13         0x00002000  // Interrupt 13 disable</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a95b1cd4d6eac13c4869fb67dcd30e662">  256</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT14         0x00004000  // Interrupt 14 disable</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af6b5b6f5dac98ff109b8ce5187132f16">  257</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT15         0x00008000  // Interrupt 15 disable</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae20b9dad2c2fa07fb21fa1070bdb084f">  258</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT16         0x00010000  // Interrupt 16 disable</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7c4dd16d7f59d5cbc98e4d3881208cf2">  259</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT17         0x00020000  // Interrupt 17 disable</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a48748b1dfe63a4914a4efa14988cd466">  260</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT18         0x00040000  // Interrupt 18 disable</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abf07c5517e32d97be11ee28bff0387fe">  261</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT19         0x00080000  // Interrupt 19 disable</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a22325556e971372eee0b8e019242b9d8">  262</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT20         0x00100000  // Interrupt 20 disable</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aec88448e0f84d8923809e28d0e5ebcb1">  263</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT21         0x00200000  // Interrupt 21 disable</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab7167aed5aee50055df2ba6762f3fd83">  264</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT22         0x00400000  // Interrupt 22 disable</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a75af6f8e98e0c256f5b33a0abb368569">  265</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT23         0x00800000  // Interrupt 23 disable</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab678fdb66b87f0c13ef755bab5df3dc8">  266</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT24         0x01000000  // Interrupt 24 disable</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acec9c98212087024bcba44d165690a17">  267</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT25         0x02000000  // Interrupt 25 disable</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abe10bad68290069214f96f87e9f14ee0">  268</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT26         0x04000000  // Interrupt 26 disable</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a24707a1c2e702968a407d698262cbf7f">  269</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT27         0x08000000  // Interrupt 27 disable</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3c8409e82ad27e3d769fa578dce19337">  270</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT28         0x10000000  // Interrupt 28 disable</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1c3a4c61f91dbea4c74a5be661ef7e22">  271</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT29         0x20000000  // Interrupt 29 disable</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab4509201eea8bcd2b2ed2edf40d5a91e">  272</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT30         0x40000000  // Interrupt 30 disable</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa223791eb605c77e64bee563f619ed08">  273</a></span>&#160;<span class="preprocessor">#define NVIC_DIS0_INT31         0x80000000  // Interrupt 31 disable</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DIS1 register.</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7b3e99917ccefe633c809487c8c47c07">  280</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT_M         0x007FFFFF  // Interrupt Disable</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1a197b1840959c0afc25ff8603ed2acc">  281</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT32         0x00000001  // Interrupt 32 disable</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a389c43cdff5a7d3718b5a3df9230e688">  282</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT33         0x00000002  // Interrupt 33 disable</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2aef072574d83ab17d6ea9f2769c48dc">  283</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT34         0x00000004  // Interrupt 34 disable</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa274dc861ca4d0de86529b58106c09a7">  284</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT35         0x00000008  // Interrupt 35 disable</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac67fa836f6816b2fe06c20a7c2c96247">  285</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT36         0x00000010  // Interrupt 36 disable</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acaf90d2716f7f20a15fbb7f5f0336666">  286</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT37         0x00000020  // Interrupt 37 disable</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7ab308efd8c58bd94f9c4d1fd6a065e3">  287</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT38         0x00000040  // Interrupt 38 disable</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab3c6d21eb1c774c619f45aa3378ec251">  288</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT39         0x00000080  // Interrupt 39 disable</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7cda628851bd1752a8e446acb32f5407">  289</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT40         0x00000100  // Interrupt 40 disable</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a19e626ea1b1df2a6174e77c3c0ed9f36">  290</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT41         0x00000200  // Interrupt 41 disable</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a27e6e7be28e6927156552d86bc0ff887">  291</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT42         0x00000400  // Interrupt 42 disable</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a784c7fbe24ff91bae22e20c2e8edec5f">  292</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT43         0x00000800  // Interrupt 43 disable</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa2468f444ac3af8ec34f429b8fc8b01e">  293</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT44         0x00001000  // Interrupt 44 disable</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a180f093547dc72f90e9c526db7aec862">  294</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT45         0x00002000  // Interrupt 45 disable</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a710e8b54d80edd68c8ac453d88bda12b">  295</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT46         0x00004000  // Interrupt 46 disable</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a59eea49a7913429652cc89142764a0e8">  296</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT47         0x00008000  // Interrupt 47 disable</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3cc80d39dd7433c796b8f2cf662c5167">  297</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT48         0x00010000  // Interrupt 48 disable</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a886979445dfd37a5c64c87df48d87e54">  298</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT49         0x00020000  // Interrupt 49 disable</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6cb41ff31014ddb301b8a27726934e9e">  299</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT50         0x00040000  // Interrupt 50 disable</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac7e115a33ed1f007c00c9709ca984d39">  300</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT51         0x00080000  // Interrupt 51 disable</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7dfb702a950ad07758698bba75279ed6">  301</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT52         0x00100000  // Interrupt 52 disable</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a63f9abf202e82eb00b0b3b6f5fcedf8d">  302</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT53         0x00200000  // Interrupt 53 disable</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9bbd10cb990a806cf1fb8533df0e86d2">  303</a></span>&#160;<span class="preprocessor">#define NVIC_DIS1_INT54         0x00400000  // Interrupt 54 disable</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND0 register.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a467c269f05b73caba80bc074cf88b432">  310</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a72aeac18b405b407f50740aa80634539">  311</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT0         0x00000001  // Interrupt 0 pend</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a38ae78979baee493e31fc1ed0224a51e">  312</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT1         0x00000002  // Interrupt 1 pend</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a81c4618d93dd51bbb5b6b5c9969aeb99">  313</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT2         0x00000004  // Interrupt 2 pend</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abba6fe6f13c783af61db77f14af51ca0">  314</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT3         0x00000008  // Interrupt 3 pend</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adbeaeb3d9b06240adf5e3acd97dca74f">  315</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT4         0x00000010  // Interrupt 4 pend</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae5bfa50407dbf29ef7b4296f42ee3759">  316</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT5         0x00000020  // Interrupt 5 pend</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6404a1053ebec2e9f1057b0cc0277f1f">  317</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT6         0x00000040  // Interrupt 6 pend</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a90adbf19895e0ed86cf485d6d086fbd6">  318</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT7         0x00000080  // Interrupt 7 pend</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a395ff92fd889255b3e5ed4254801f325">  319</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT8         0x00000100  // Interrupt 8 pend</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acc5d675ee16a75a4cfd25d53c0501b53">  320</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT9         0x00000200  // Interrupt 9 pend</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3223750081f0a2043814f6ac45d8fa77">  321</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT10        0x00000400  // Interrupt 10 pend</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab9d53be296b419a9c7b7a5f377664356">  322</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT11        0x00000800  // Interrupt 11 pend</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ace606a4e3dfb6aae1014d19a71fb5a59">  323</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT12        0x00001000  // Interrupt 12 pend</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a40663dcfb634f508a85aa2ecf1f66eb1">  324</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT13        0x00002000  // Interrupt 13 pend</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a57e92b2047efd7eb94d5a586804a7333">  325</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT14        0x00004000  // Interrupt 14 pend</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8c3f2c9442b448500bb8e9a1ae73ff5c">  326</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT15        0x00008000  // Interrupt 15 pend</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a94bae16dd6d24186edf6b450ded92ffc">  327</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT16        0x00010000  // Interrupt 16 pend</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af7145d356232d414eb06a17645c526e3">  328</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT17        0x00020000  // Interrupt 17 pend</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a04cd05e9db7c25e07263239c87c6b3d1">  329</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT18        0x00040000  // Interrupt 18 pend</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abfa306be6d3c9801d83dca5ca82df1e8">  330</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT19        0x00080000  // Interrupt 19 pend</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a48206921d4ecb8e9219c5263e295e61c">  331</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT20        0x00100000  // Interrupt 20 pend</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8d3c3744ef87947d9122e3a4986e81d0">  332</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT21        0x00200000  // Interrupt 21 pend</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a19bf10943634a92a4fec9e551e870622">  333</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT22        0x00400000  // Interrupt 22 pend</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad0270a73ae506ca29b5d92b468a3424a">  334</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT23        0x00800000  // Interrupt 23 pend</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a09f38f09fe668b0a259071d6b4c9ac03">  335</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT24        0x01000000  // Interrupt 24 pend</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aba3a76becbf5ca65bb941d754dbcec58">  336</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT25        0x02000000  // Interrupt 25 pend</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a572f3c1cc98be56b3795a518a5c5023a">  337</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT26        0x04000000  // Interrupt 26 pend</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6b14c5177265a0639bc87cb8a9a715bd">  338</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT27        0x08000000  // Interrupt 27 pend</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae5304e639ec61bf63e3448f11563b3c2">  339</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT28        0x10000000  // Interrupt 28 pend</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a66e5abd6b55575baa5daebd45c16182b">  340</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT29        0x20000000  // Interrupt 29 pend</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7f1113a6587f9183ab60804faafe2276">  341</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT30        0x40000000  // Interrupt 30 pend</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a94a0630a823b1b1dc10debe9f0fe7f06">  342</a></span>&#160;<span class="preprocessor">#define NVIC_PEND0_INT31        0x80000000  // Interrupt 31 pend</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PEND1 register.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9426dff7aa5d567029bb3ed8dc7054d6">  349</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT_M        0x007FFFFF  // Interrupt Set Pending</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afadb314d081507d99db0ad8a67e4f080">  350</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT32        0x00000001  // Interrupt 32 pend</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3df43fe0e32947d49d6e7aa5c2906872">  351</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT33        0x00000002  // Interrupt 33 pend</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a617e6e5fae13fe78c34234e4dc702c2c">  352</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT34        0x00000004  // Interrupt 34 pend</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3a56469d75c646fa96559382027af417">  353</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT35        0x00000008  // Interrupt 35 pend</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a42499e92d5db3d783d7616a811ad193c">  354</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT36        0x00000010  // Interrupt 36 pend</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac5003500eda8bc5c5d256a5ed61d7ccc">  355</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT37        0x00000020  // Interrupt 37 pend</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a67efff088023f4d3789557484569c447">  356</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT38        0x00000040  // Interrupt 38 pend</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab8e05e5c65aac47a9d6aaede4e9e9635">  357</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT39        0x00000080  // Interrupt 39 pend</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af6499d4bf484ada40545d6c8acb6795c">  358</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT40        0x00000100  // Interrupt 40 pend</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1ba030d74e093d251904a1cc45a0c3ee">  359</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT41        0x00000200  // Interrupt 41 pend</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1663684e2082354c136a9a43b04e6838">  360</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT42        0x00000400  // Interrupt 42 pend</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a72e98ebb5043862ac55e614da523f196">  361</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT43        0x00000800  // Interrupt 43 pend</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad00c5fce9a39146e1e8adaf10646d082">  362</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT44        0x00001000  // Interrupt 44 pend</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae231e5ac446c1deaa9d7d89fc7c08797">  363</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT45        0x00002000  // Interrupt 45 pend</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa4a5bf455b2bdf3122dd5592d4c5a437">  364</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT46        0x00004000  // Interrupt 46 pend</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a342c98988b19b3be996f05bb6bfa9503">  365</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT47        0x00008000  // Interrupt 47 pend</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ace11e946c5cdf8b8778234b4114dd423">  366</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT48        0x00010000  // Interrupt 48 pend</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0b82298b17529e0c60026a242da43238">  367</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT49        0x00020000  // Interrupt 49 pend</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a200c9b345d97fca311b86ebe6cf5e585">  368</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT50        0x00040000  // Interrupt 50 pend</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afd854523a585aa1fc4ef1a09317163e3">  369</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT51        0x00080000  // Interrupt 51 pend</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab888de4e7f497f61e3644fd29e44951e">  370</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT52        0x00100000  // Interrupt 52 pend</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a11878cb3b4a16f655a5979e318dda012">  371</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT53        0x00200000  // Interrupt 53 pend</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac2516fd40effe574f0650b20484defa5">  372</a></span>&#160;<span class="preprocessor">#define NVIC_PEND1_INT54        0x00400000  // Interrupt 54 pend</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND0 register.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ace6ef0e9e8b1fe79ae13be7b9f688e26">  379</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a904221fa41d30fed59ffcc772a16dbb2">  380</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT0       0x00000001  // Interrupt 0 unpend</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5d95487d148086df73921e3e04b2468c">  381</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT1       0x00000002  // Interrupt 1 unpend</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae9bde6c944e10b36f97ea42431fda031">  382</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT2       0x00000004  // Interrupt 2 unpend</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a709b4c302c429e114d3e7220d912ad8d">  383</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT3       0x00000008  // Interrupt 3 unpend</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a62e0ea70598b717449abf7fb75bf0cc7">  384</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT4       0x00000010  // Interrupt 4 unpend</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a69c5e875aecf3ec3dd0b08cc6d8f0df9">  385</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT5       0x00000020  // Interrupt 5 unpend</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac0d8f124de0d0fdffecfea4a1944bd4b">  386</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT6       0x00000040  // Interrupt 6 unpend</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aadaa31c9243d6e3c82a0c796d853b59f">  387</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT7       0x00000080  // Interrupt 7 unpend</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad2475ac1477293e18eb3aba0ad8badf8">  388</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT8       0x00000100  // Interrupt 8 unpend</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a565d4051475f17f4a6576240ce974176">  389</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT9       0x00000200  // Interrupt 9 unpend</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0877399edaf07d64945a4773bcd2d290">  390</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT10      0x00000400  // Interrupt 10 unpend</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac1758222ba930c67a1fe1b4a00380fce">  391</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT11      0x00000800  // Interrupt 11 unpend</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa7b00d06867827cf0d801c64989b856f">  392</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT12      0x00001000  // Interrupt 12 unpend</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a836a5c3b3ecb4928f3d796ef7ff219fe">  393</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT13      0x00002000  // Interrupt 13 unpend</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aae4d891b2c51041ceaf7817d8f86501d">  394</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT14      0x00004000  // Interrupt 14 unpend</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4314d44c363ce9305d4908d6d320baa2">  395</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT15      0x00008000  // Interrupt 15 unpend</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad0ca3c002b591951185f62b13a79247c">  396</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT16      0x00010000  // Interrupt 16 unpend</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aef914fed28c1b9258aebd2211cafc484">  397</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT17      0x00020000  // Interrupt 17 unpend</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3066276873bd7244b3422b7a0357ecf5">  398</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT18      0x00040000  // Interrupt 18 unpend</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a23239ec41ef2655a3c645f8981be4a70">  399</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT19      0x00080000  // Interrupt 19 unpend</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab70a2f083f458b6e23481a0e282ff617">  400</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT20      0x00100000  // Interrupt 20 unpend</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adac9befe96d2c117ae4942ec826df705">  401</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT21      0x00200000  // Interrupt 21 unpend</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4a8b0b287d618d924042138c177871fd">  402</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT22      0x00400000  // Interrupt 22 unpend</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8a01cbd2f8da42dac913ce5d3714ab0f">  403</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT23      0x00800000  // Interrupt 23 unpend</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a41d8d3658a1bc0251952f3e529414580">  404</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT24      0x01000000  // Interrupt 24 unpend</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad02e9a3608571da246de400fd5a3c3f9">  405</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT25      0x02000000  // Interrupt 25 unpend</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4f712e396aa8fda4ebeb6d1051a8f496">  406</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT26      0x04000000  // Interrupt 26 unpend</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a73e9d25dfce51d6bb6b436d21abbde45">  407</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT27      0x08000000  // Interrupt 27 unpend</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae7df6a6f064584b56a57bd184b34a9b0">  408</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT28      0x10000000  // Interrupt 28 unpend</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae0a5fc3bbfe1a2b02690396f7dc46de6">  409</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT29      0x20000000  // Interrupt 29 unpend</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afafa8c369db9060742255bd34ae9bae9">  410</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT30      0x40000000  // Interrupt 30 unpend</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0f550d84b8ac905d4537e18117ed1f23">  411</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND0_INT31      0x80000000  // Interrupt 31 unpend</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND1 register.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adad790695f9cd8399a50aea5ee6d94cb">  418</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT_M      0x007FFFFF  // Interrupt Clear Pending</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab198afca6df2293d2b478a101e1b5661">  419</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT32      0x00000001  // Interrupt 32 unpend</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3f2c061706abf09230580611d81fadc9">  420</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT33      0x00000002  // Interrupt 33 unpend</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4c7cf712f840aa8868bcd95e7e1868af">  421</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT34      0x00000004  // Interrupt 34 unpend</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6efc251ded4f1e4de5cdf12a5ff23fd0">  422</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT35      0x00000008  // Interrupt 35 unpend</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac8367006138315978c1a08e9c6c08449">  423</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT36      0x00000010  // Interrupt 36 unpend</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa92783f25a062f55992ed856ad8d5107">  424</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT37      0x00000020  // Interrupt 37 unpend</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6e1126e4ac29861b0659da220c6839c9">  425</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT38      0x00000040  // Interrupt 38 unpend</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5d41d53acb19c02c78a2a5e90d06f901">  426</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT39      0x00000080  // Interrupt 39 unpend</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad610b0a9388975bed5ec638138350161">  427</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT40      0x00000100  // Interrupt 40 unpend</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a83318a28d1589f76c8a5ee0f3a241a7d">  428</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT41      0x00000200  // Interrupt 41 unpend</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6fec9ed6969ac8563000c17920b52b62">  429</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT42      0x00000400  // Interrupt 42 unpend</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1c76b61bbebe6d2af16999c416a29fad">  430</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT43      0x00000800  // Interrupt 43 unpend</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9bba2c6a831d091bb7ec5c42d63ea50e">  431</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT44      0x00001000  // Interrupt 44 unpend</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6b65920a6e2e7e8bec822ac38d03839f">  432</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT45      0x00002000  // Interrupt 45 unpend</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a318423af1ccdfbb14d6bc89ed71b9290">  433</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT46      0x00004000  // Interrupt 46 unpend</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af16f50fa36792e2599c241b9480c851a">  434</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT47      0x00008000  // Interrupt 47 unpend</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acf9b261c7056b8026fecdef130aeb5b8">  435</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT48      0x00010000  // Interrupt 48 unpend</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afef8d2411a5e4ee71bced5697a8ac654">  436</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT49      0x00020000  // Interrupt 49 unpend</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa71384b39e3139b46c50c33cf6d84418">  437</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT50      0x00040000  // Interrupt 50 unpend</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a896aa569aa818a5047090d055fe2872c">  438</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT51      0x00080000  // Interrupt 51 unpend</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a390418326ea06fc68ea203801aa817df">  439</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT52      0x00100000  // Interrupt 52 unpend</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a969b008d4476e4591419e934a6c59740">  440</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT53      0x00200000  // Interrupt 53 unpend</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a65767bd2db08a66b013a9fd296c647a9">  441</a></span>&#160;<span class="preprocessor">#define NVIC_UNPEND1_INT54      0x00400000  // Interrupt 54 unpend</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE0 register.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af09093b82bcbf553ffb7adc83337e6b6">  448</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT_M      0xFFFFFFFF  // Interrupt Active</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaf51b8e3880880e6bae86ce7043e6a74">  449</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT0       0x00000001  // Interrupt 0 active</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0b8529f70a7c77a53093c23d5dce3e81">  450</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT1       0x00000002  // Interrupt 1 active</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abee8a3d1756f1e2f6c52fae1a23f7167">  451</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT2       0x00000004  // Interrupt 2 active</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0bda624e16c34d155577880a23e136d6">  452</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT3       0x00000008  // Interrupt 3 active</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa9023a247d90962f3ac1f615e0040e91">  453</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT4       0x00000010  // Interrupt 4 active</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5562136b697e1af17888aab88f7ec6db">  454</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT5       0x00000020  // Interrupt 5 active</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0c28b6324613a3dce0f59a56d3705cb5">  455</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT6       0x00000040  // Interrupt 6 active</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8967a924f4e390e902e7dc1bf4059a82">  456</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT7       0x00000080  // Interrupt 7 active</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af377ec096713faa5cec65e2b299a3b1a">  457</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT8       0x00000100  // Interrupt 8 active</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3708474653d8fef87c528d56b435754a">  458</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT9       0x00000200  // Interrupt 9 active</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae4fea3cacdc18fde2e444cbc0d29de28">  459</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT10      0x00000400  // Interrupt 10 active</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a69a13fb18d2eda725845bdbf1d4582ca">  460</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT11      0x00000800  // Interrupt 11 active</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a064a7ad581b14b15947bbbcc256392b5">  461</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT12      0x00001000  // Interrupt 12 active</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a523b4cbc18615c13e246b3a6737ec306">  462</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT13      0x00002000  // Interrupt 13 active</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2eadbec9d3cf41d16ef8d4e40e8acef2">  463</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT14      0x00004000  // Interrupt 14 active</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7a717df8608d4be05fe3b734c904cd3e">  464</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT15      0x00008000  // Interrupt 15 active</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1800d64f5db8cb7ccc583f87244ff2df">  465</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT16      0x00010000  // Interrupt 16 active</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8db1e2d47d78cd806dd49941d31fb7f6">  466</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT17      0x00020000  // Interrupt 17 active</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0d668352f42b65c88fb755de7d4ddc69">  467</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT18      0x00040000  // Interrupt 18 active</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3c76280a7e6c14d3fa5bfa7867f43c3b">  468</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT19      0x00080000  // Interrupt 19 active</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a96b44191db14919fbe72e317f6916695">  469</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT20      0x00100000  // Interrupt 20 active</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abd31482c79f416edab83bbb4705976a6">  470</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT21      0x00200000  // Interrupt 21 active</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad30c551a15d417b6936d808e44a82764">  471</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT22      0x00400000  // Interrupt 22 active</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a338c0ad61b2a7ce3604e8d656279bdf1">  472</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT23      0x00800000  // Interrupt 23 active</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a233647a47dcca33df690be24821cd42b">  473</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT24      0x01000000  // Interrupt 24 active</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad8c0587a6a445f3024ec853525265831">  474</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT25      0x02000000  // Interrupt 25 active</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aacbdbfa584563e17addca84027f91366">  475</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT26      0x04000000  // Interrupt 26 active</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8dbbb081cff72a31c6738dc30c294bed">  476</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT27      0x08000000  // Interrupt 27 active</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adf83a98ed383a43c33f32fc5cab9598b">  477</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT28      0x10000000  // Interrupt 28 active</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9dddab9ea426ccc00936b9784de0b9aa">  478</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT29      0x20000000  // Interrupt 29 active</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1fe24a8791d02cde77cb32d5433b5733">  479</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT30      0x40000000  // Interrupt 30 active</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aec106857be206a285088cd024fdeb3b9">  480</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE0_INT31      0x80000000  // Interrupt 31 active</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE1 register.</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad8c69a2641e7f8c9673df265774358a9">  487</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT_M      0x007FFFFF  // Interrupt Active</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2241b0e7279ba42346c72a6f2072aa7b">  488</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT32      0x00000001  // Interrupt 32 active</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a59d2f7a08e52e9eea5048a4aa1474383">  489</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT33      0x00000002  // Interrupt 33 active</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5ccc68973127da005f46cea840f1fdc2">  490</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT34      0x00000004  // Interrupt 34 active</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afd7f88dd3d876d6d060c2db5fff89abd">  491</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT35      0x00000008  // Interrupt 35 active</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac967487bc07fdc52de2dd86f147568fe">  492</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT36      0x00000010  // Interrupt 36 active</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae744b11a3b1cbae1f5eec3ab038d61d4">  493</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT37      0x00000020  // Interrupt 37 active</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af470dfbc138e2280bab759ffe3e8dc2a">  494</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT38      0x00000040  // Interrupt 38 active</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab21f3aad0304073f9109fcec7d24c1ff">  495</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT39      0x00000080  // Interrupt 39 active</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7f3b692d6b3d369e55bbc07aeab4fce9">  496</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT40      0x00000100  // Interrupt 40 active</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac7187e5f2248cff29dfb59c4d12705b7">  497</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT41      0x00000200  // Interrupt 41 active</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5a36f3253e8a4d5ed9495d424ba2f731">  498</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT42      0x00000400  // Interrupt 42 active</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab18b35a207672fe5e5950b0125562a91">  499</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT43      0x00000800  // Interrupt 43 active</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a52d98c5862d5bb7df642d0bbbfba0518">  500</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT44      0x00001000  // Interrupt 44 active</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a23fa81b32ed9aaf05a820180367841a9">  501</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT45      0x00002000  // Interrupt 45 active</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad7544ca73d84bda632897e04ba5e6b1c">  502</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT46      0x00004000  // Interrupt 46 active</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a17b00cf27d1d902821276acc1710df19">  503</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT47      0x00008000  // Interrupt 47 active</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ada8b68e9890a8dfcae0e5587feddff9a">  504</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT48      0x00010000  // Interrupt 48 active</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab38ec1fb2d817221711d6a3a5d26822b">  505</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT49      0x00020000  // Interrupt 49 active</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4011cfb3e8664b1914063f4c92659446">  506</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT50      0x00040000  // Interrupt 50 active</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a282be46e7991adaefdee51116553d5cf">  507</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT51      0x00080000  // Interrupt 51 active</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac1f2fc1b668b6d74de7613103027f798">  508</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT52      0x00100000  // Interrupt 52 active</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acb5dd194eb64b98d1e2277b321353110">  509</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT53      0x00200000  // Interrupt 53 active</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa5f319a8829cfa4f681a875bcb53471f">  510</a></span>&#160;<span class="preprocessor">#define NVIC_ACTIVE1_INT54      0x00400000  // Interrupt 54 active</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI0 register.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8466b4896505f5a3739fbdbfa6a91736">  517</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT3_M        0xE0000000  // Interrupt 3 Priority Mask</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0b36df4fa760f59ab9ee78214ca417f6">  518</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT2_M        0x00E00000  // Interrupt 2 Priority Mask</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac6dcf4cb914e37d5cdeacbf2c33aa5b3">  519</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT1_M        0x0000E000  // Interrupt 1 Priority Mask</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeb223aa5e78ce87481aa302e4960991b">  520</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT0_M        0x000000E0  // Interrupt 0 Priority Mask</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a034cf668b94934f8a98f518b31d24a4e">  521</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT3_S        29</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad3e2f3fdcad83367cd4b7479f0d0bd19">  522</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT2_S        21</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad0b2f337ff415ff15c1748b4dc8d492b">  523</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT1_S        13</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a23301637d3f348074601b43fd34d96f4">  524</a></span>&#160;<span class="preprocessor">#define NVIC_PRI0_INT0_S        5</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI1 register.</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa26a6ed061a9e2607d08089792517059">  531</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT7_M        0xE0000000  // Interrupt 7 Priority Mask</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1b88f004c9c4aec1b14335a40bfed973">  532</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT6_M        0x00E00000  // Interrupt 6 Priority Mask</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a16def09c64525a714d8de1a2fcd9885b">  533</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT5_M        0x0000E000  // Interrupt 5 Priority Mask</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa209d77076c4687b5bc138cf13e20c7c">  534</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT4_M        0x000000E0  // Interrupt 4 Priority Mask</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a689b2888a9fa6a14fb0cfe79f6f487f6">  535</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT7_S        29</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0d1cd02fd3f87c99f1317720d62d5699">  536</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT6_S        21</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af2438af5ab5b9f37a53ea1d48b5778e2">  537</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT5_S        13</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3da0f0f48c82e89babc6ff61ea65fe3a">  538</a></span>&#160;<span class="preprocessor">#define NVIC_PRI1_INT4_S        5</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI2 register.</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af3010874f18446972187cb1dd29f5b9b">  545</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT11_M       0xE0000000  // Interrupt 11 Priority Mask</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab18ecca7b21ea619e5c9c02a91a87763">  546</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT10_M       0x00E00000  // Interrupt 10 Priority Mask</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5aa722815c4330f8bda5d38db5e3c244">  547</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT9_M        0x0000E000  // Interrupt 9 Priority Mask</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8000e0288c0c11340ba22755e6a1e049">  548</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT8_M        0x000000E0  // Interrupt 8 Priority Mask</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6251f82618d37a240fa75879eb8ef325">  549</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT11_S       29</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a70dac7f06886f479705b86c10542c8f2">  550</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT10_S       21</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a499c09d37c34ae949dfa1289d3efa722">  551</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT9_S        13</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8fb137b8a31bcbec0d2b4ae0fd7a5822">  552</a></span>&#160;<span class="preprocessor">#define NVIC_PRI2_INT8_S        5</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI3 register.</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aae103697609027349515ef1d9842f160">  559</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT15_M       0xE0000000  // Interrupt 15 Priority Mask</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7fa72ed11f7dc437e81dd394629fbe14">  560</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT14_M       0x00E00000  // Interrupt 14 Priority Mask</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3839185444ec447cdd088de2a50caaad">  561</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT13_M       0x0000E000  // Interrupt 13 Priority Mask</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6189a2281187191a39f01891dd0e8a54">  562</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT12_M       0x000000E0  // Interrupt 12 Priority Mask</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6950fd8426b90d162f4931937b60ed60">  563</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT15_S       29</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ace8df69c60aa6634905c2ac7ec6aa6f9">  564</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT14_S       21</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad163a9c5c190bc39399c8829f7114db1">  565</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT13_S       13</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aba65741cbc30f8d6bc0be773ece9d3a4">  566</a></span>&#160;<span class="preprocessor">#define NVIC_PRI3_INT12_S       5</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI4 register.</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1a822572d7d360d613719f25a5f8edd3">  573</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT19_M       0xE0000000  // Interrupt 19 Priority Mask</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a996ad14f0bc7fd9453efdcc44e268749">  574</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT18_M       0x00E00000  // Interrupt 18 Priority Mask</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab59ccf44d5dabecf57e262fc84eeb88b">  575</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT17_M       0x0000E000  // Interrupt 17 Priority Mask</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac91f9810103fc740647eac9e9c064ea5">  576</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT16_M       0x000000E0  // Interrupt 16 Priority Mask</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab8693e825b53e319b7b3215bf10de7ec">  577</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT19_S       29</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa72c2b861b4d8a1dd03f2c9e33b1b119">  578</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT18_S       21</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af52d01568aad6aab128b957343828e74">  579</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT17_S       13</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af820c9ffdb950781bcfb79dca3df2430">  580</a></span>&#160;<span class="preprocessor">#define NVIC_PRI4_INT16_S       5</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI5 register.</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad5d783e3732a43c9a861602273cee6e5">  587</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT23_M       0xE0000000  // Interrupt 23 Priority Mask</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6f5161d63a57432c48eee0b92575b5d9">  588</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT22_M       0x00E00000  // Interrupt 22 Priority Mask</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acf3d85605fd3f6afaaae4c345b53f5df">  589</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT21_M       0x0000E000  // Interrupt 21 Priority Mask</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a83468a8ffca811993551f43a4c82af0f">  590</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT20_M       0x000000E0  // Interrupt 20 Priority Mask</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a69a738033b0ffb62b9925c6af6f5d8e0">  591</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT23_S       29</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3cbb1134fb7df3ad88ed2440344cdd00">  592</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT22_S       21</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9ca7f3802f9f684987e6b1f6637a4269">  593</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT21_S       13</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a55aa271d719398a0d42fcff2cf68ceab">  594</a></span>&#160;<span class="preprocessor">#define NVIC_PRI5_INT20_S       5</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI6 register.</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1db9bf4834f5e2593a8aca5bb33bc10c">  601</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT27_M       0xE0000000  // Interrupt 27 Priority Mask</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5bd57e38550f71f725b1e606963e23f7">  602</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT26_M       0x00E00000  // Interrupt 26 Priority Mask</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2d4c7e5a93a4031fac72ab7844b4671d">  603</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT25_M       0x0000E000  // Interrupt 25 Priority Mask</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae78a3fe07174d2b86bff495429797e66">  604</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT24_M       0x000000E0  // Interrupt 24 Priority Mask</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a44b20008d368f9236ac7689e8d3eb5eb">  605</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT27_S       29</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9db1528737b961a94d841fc26f8bbe9e">  606</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT26_S       21</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a85b268747cde5af52175bd597b56ad24">  607</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT25_S       13</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae2dcbdcd865d09d36a25b01ea88d7371">  608</a></span>&#160;<span class="preprocessor">#define NVIC_PRI6_INT24_S       5</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI7 register.</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ace80ea8eb44638a7a4a71b82c758785d">  615</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT31_M       0xE0000000  // Interrupt 31 Priority Mask</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0133a17e8ce8528fdeff34de6d94817f">  616</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT30_M       0x00E00000  // Interrupt 30 Priority Mask</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7cce2327e61ec1a982f734eec7cfd5d1">  617</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT29_M       0x0000E000  // Interrupt 29 Priority Mask</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a814ff3a2fce8d685e0139fe0f5562d72">  618</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT28_M       0x000000E0  // Interrupt 28 Priority Mask</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab3072a07f9934fe505c95a10b8cf2682">  619</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT31_S       29</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af4f22774f2d187efd3de0ae2365be962">  620</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT30_S       21</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2a40aaba0fa456ab3192787e66e8a9af">  621</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT29_S       13</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9809bb67d2e489e11272dffdb4a4e0db">  622</a></span>&#160;<span class="preprocessor">#define NVIC_PRI7_INT28_S       5</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI8 register.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af5b16f46cc8facf3e0818210a2fd54fb">  629</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT35_M       0xE0000000  // Interrupt 35 Priority Mask</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2c761b32588fc33732dfb0eafbe2d13e">  630</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT34_M       0x00E00000  // Interrupt 34 Priority Mask</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae2a1527ade77f00ffc9768cc1e07d7bf">  631</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT33_M       0x0000E000  // Interrupt 33 Priority Mask</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3b8aa42fe4be1f5770a28a1d62cbb9e3">  632</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT32_M       0x000000E0  // Interrupt 32 Priority Mask</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1605a37283cf69e19eb673caac04924d">  633</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT35_S       29</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a21aaa94a1e46175bf67af7fa47d78102">  634</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT34_S       21</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a772612a2cb406c0774cbd00a5b8629d5">  635</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT33_S       13</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa045100dc06bca9dc5ad8f038018fa8f">  636</a></span>&#160;<span class="preprocessor">#define NVIC_PRI8_INT32_S       5</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI9 register.</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adf3bf0895ed6a29e5219f0bdbdaa6495">  643</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT39_M       0xE0000000  // Interrupt 39 Priority Mask</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a89dff4ccb8cafd047be31e5f423139c5">  644</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT38_M       0x00E00000  // Interrupt 38 Priority Mask</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a94f64621445f8ccfdbdf4472d766d1de">  645</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT37_M       0x0000E000  // Interrupt 37 Priority Mask</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a72cfd1581c6d671d91128f1e928a4fdb">  646</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT36_M       0x000000E0  // Interrupt 36 Priority Mask</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab8fdd1eb98380214abb8385d6c13eb1f">  647</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT39_S       29</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa41eb929a7096ade583f5c3a9fd155fa">  648</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT38_S       21</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7cc59a0d4600c4e5a98fc72cb47e90de">  649</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT37_S       13</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab13e4613bf1aab9547b674ff022bb938">  650</a></span>&#160;<span class="preprocessor">#define NVIC_PRI9_INT36_S       5</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI10 register.</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a70279393b256510b8c8beed7d209af64">  657</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT43_M      0xE0000000  // Interrupt 43 Priority Mask</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afe16f2a9292d83a079b1787aaab7358f">  658</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT42_M      0x00E00000  // Interrupt 42 Priority Mask</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6abc5f3f43f6bf70721cf9eca3174cf8">  659</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT41_M      0x0000E000  // Interrupt 41 Priority Mask</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adb04f8d241169ae1bc06eeacaa1617a5">  660</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT40_M      0x000000E0  // Interrupt 40 Priority Mask</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad24a8949ccaa0a2d23140d63e3ad1148">  661</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT43_S      29</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8a0494dd5c35c410e5d813435f0073a0">  662</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT42_S      21</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af036b7a8023692d618ff7fc8c15ff14a">  663</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT41_S      13</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ade7bdcbd333fe7c440c3322cd2e7ff5f">  664</a></span>&#160;<span class="preprocessor">#define NVIC_PRI10_INT40_S      5</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI11 register.</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae45785e78d28753bf9f65831d8a38346">  671</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT47_M      0xE0000000  // Interrupt 47 Priority Mask</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a757abf8d6ac5805f9b503aff37fc9ce2">  672</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT46_M      0x00E00000  // Interrupt 46 Priority Mask</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acd3a25bfa4e96c5db8ee3ef5bf1e6604">  673</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT45_M      0x0000E000  // Interrupt 45 Priority Mask</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a572fe6013742eb251e302d90b8874ce6">  674</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT44_M      0x000000E0  // Interrupt 44 Priority Mask</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a677b5533e47d124bdd294fa51a61867a">  675</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT47_S      29</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6542bc63b13395598ccfa57028a062f1">  676</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT46_S      21</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7956749deb9a33a9d52a8a31e4a8f437">  677</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT45_S      13</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa714fc7841216322fbf35bca95306a80">  678</a></span>&#160;<span class="preprocessor">#define NVIC_PRI11_INT44_S      5</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI12 register.</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2d665574fc39eea957b14ba60d08d708">  685</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT51_M      0xE0000000  // Interrupt 51 Priority Mask</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa1cb3d3e26ca31dc320b79e13879ebea">  686</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT50_M      0x00E00000  // Interrupt 50 Priority Mask</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4a1091a2ea72fc1f52218da941e71dac">  687</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT49_M      0x0000E000  // Interrupt 49 Priority Mask</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a42648801e22173eaf2155f3338d7872c">  688</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT48_M      0x000000E0  // Interrupt 48 Priority Mask</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a131fb0b29ec2d56d4fd475be6a781ed8">  689</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT51_S      29</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afac497b3fa3deb06e692b7f9d8f3e366">  690</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT50_S      21</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a37e28ef071088c11ed1c7c46afaae8f1">  691</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT49_S      13</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa7e55db2ec6a444caa3ee037c86d023d">  692</a></span>&#160;<span class="preprocessor">#define NVIC_PRI12_INT48_S      5</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_PRI13 register.</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a760256d40f32e13ae43a43c2bfec570e">  699</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT55_M      0xE0000000  // Interrupt 55 Priority Mask</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a320ee17403ece54d2e3f93e2ae81b298">  700</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT54_M      0x00E00000  // Interrupt 54 Priority Mask</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afc3066813c49009ee4c6cd10d08b208e">  701</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT53_M      0x0000E000  // Interrupt 53 Priority Mask</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac0e72cd588c4d77cdad091bd0d98995d">  702</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT52_M      0x000000E0  // Interrupt 52 Priority Mask</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa314d474fd7c7e7eaaf81de1d54f9765">  703</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT55_S      29</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3feacfe0c9249ea2704419f96cc32ca3">  704</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT54_S      21</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a890c85219671cba0431c1b69479ed928">  705</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT53_S      13</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5ac10e2883206a03913f305c35ef616c">  706</a></span>&#160;<span class="preprocessor">#define NVIC_PRI13_INT52_S      5</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CPUID register.</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae0c9771bddef6b1f591f4067b3d62829">  713</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_IMP_M        0xFF000000  // Implementer Code</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a22515969f50e96dd559660bf31092a02">  714</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_IMP_ARM      0x41000000  // ARM</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad1f80bf2b9c89d117575d533ff4afd6a">  715</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_VAR_M        0x00F00000  // Variant Number</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6cfdbf49b11b0ad7f11673740bc543e2">  716</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_CON_M        0x000F0000  // Constant</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5e71d342b341c13ed8a1d24bd8953072">  717</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_PARTNO_M     0x0000FFF0  // Part Number</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a980e7a971c626754014e6470ba64376a">  718</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_PARTNO_CM3   0x0000C230  // Cortex-M3 processor</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a450d4a27a3f084d1676e45e6b41dea06">  719</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_PARTNO_CM4   0x0000C240  // Cortex-M4 processor</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a324d9920a87f42110622f27719887214">  720</a></span>&#160;<span class="preprocessor">#define NVIC_CPUID_REV_M        0x0000000F  // Revision Number</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_INT_CTRL register.</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aea4f67673295ceba8609abe489788bef">  727</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_NMI_SET   0x80000000  // NMI Set Pending</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#adc34fec0a6c793ea5aca1b48068f1c52">  728</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PEND_SV   0x10000000  // PendSV Set Pending</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3482a7e3189d5c4d133935045c9a9150">  729</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_UNPEND_SV 0x08000000  // PendSV Clear Pending</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0c3615140497bf7fd853e4d16be4abe1">  730</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PENDSTSET 0x04000000  // SysTick Set Pending</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4a5cc3e098ba46d4ab4715e8be3a6526">  731</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_PENDSTCLR 0x02000000  // SysTick Clear Pending</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4cafbddb04b7e16060f80034819da1b9">  732</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_ISR_PRE   0x00800000  // Debug Interrupt Handling</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8d14f6d2606a8f18bc16877b2d82aad5">  733</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_ISR_PEND  0x00400000  // Interrupt Pending</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_M 0x0007F000  // Interrupt Pending Vector Number</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#undef NVIC_INT_CTRL_VEC_PEN_M</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9331a9d03b8b4ed598d012162b0286ef">  736</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_M 0x000FF000  // Interrupt Pending Vector Number</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a796467f7c1843b2557881196027728b8">  737</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_NMI \</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">                                0x00002000  // NMI</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abb23557942d879eb1cb0f0fe14905d30">  739</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_HARD \</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">                                0x00003000  // Hard fault</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeed718342a1ad1eb712a2756885abf38">  741</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_MEM \</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">                                0x00004000  // Memory management fault</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a34fee4d0da8221483d534ae11ba4c1ff">  743</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_BUS \</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">                                0x00005000  // Bus fault</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3a38953202fab18e373ae6db2a93e88b">  745</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_USG \</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">                                0x00006000  // Usage fault</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad08505932260d8f4ff1b4d59e48815f2">  747</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_SVC \</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">                                0x0000B000  // SVCall</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6903a8af99fe1beb48d32f11b1f3a998">  749</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_PNDSV \</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">                                0x0000E000  // PendSV</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0b6cccade7b93f34abd4cd0a2d1c7dba">  751</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_TICK \</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">                                0x0000F000  // SysTick</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a510e76288d6bc0ed64ad371b82b45090">  753</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_RET_BASE  0x00000800  // Return to Base</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_M 0x0000007F  // Interrupt Pending Vector Number</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#undef NVIC_INT_CTRL_VEC_ACT_M</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af52d16e3f7b76c63b488a07d3a13bca8">  756</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_M 0x000000FF  // Interrupt Pending Vector Number</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0926021d7eb8cf938ba54fdde6344ad2">  757</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_S 12</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae6719482b0c5085d545ca978558fbee4">  758</a></span>&#160;<span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_S 0</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_VTABLE register.</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa78329126a57c3608f2ceef819b88971">  765</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE_BASE        0x20000000  // Vector Table Base</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define NVIC_VTABLE_OFFSET_M    0x1FFFFE00  // Vector Table Offset</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#undef NVIC_VTABLE_OFFSET_M</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa19b56d6b03656c907687a7aef4e35d1">  768</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE_OFFSET_M    0x1FFFFC00  // Vector Table Offset</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define NVIC_VTABLE_OFFSET_S    9</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#undef NVIC_VTABLE_OFFSET_S</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abfced2f5369b0f99addb86cc423ec07a">  771</a></span>&#160;<span class="preprocessor">#define NVIC_VTABLE_OFFSET_S    10</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_APINT register.</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abdb75ec984c195e6492fbfbd981a301a">  778</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECTKEY_M    0xFFFF0000  // Register Key</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab4aac1a401683ddc647b4bd27d6c1e07">  779</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECTKEY      0x05FA0000  // Vector key</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2fdfa5b74886358f0926bcff4327ebe6">  780</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_ENDIANESS    0x00008000  // Data Endianess</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4970dfbcacaf8173985203c951f60288">  781</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_M   0x00000700  // Interrupt Priority Grouping</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4c20cdb00d945cf299cc9b2270375842">  782</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_7_1 0x00000000  // Priority group 7.1 split</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aba37a765e27b29821a86167fc75c4e22">  783</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_6_2 0x00000100  // Priority group 6.2 split</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3bb123dc35313f7b853fc4fcdf26146b">  784</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_5_3 0x00000200  // Priority group 5.3 split</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8c1bfe419a5bebf29ff436a02fb7f569">  785</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_4_4 0x00000300  // Priority group 4.4 split</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a150e0de63ded93548659cbc0fbbc0ca0">  786</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_3_5 0x00000400  // Priority group 3.5 split</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acc7c59a828f431bf3d85dc0e9ff1ce76">  787</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_2_6 0x00000500  // Priority group 2.6 split</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aaa94b5815f224b94855ebca859b0de03">  788</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_1_7 0x00000600  // Priority group 1.7 split</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac116f6b231fe210300c947bb9c271427">  789</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_PRIGROUP_0_8 0x00000700  // Priority group 0.8 split</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2622822940e2c6c4783085c6b4717213">  790</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_SYSRESETREQ  0x00000004  // System Reset Request</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a3464fffea8cddea997bdc6429d75bd34">  791</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECT_CLR_ACT 0x00000002  // Clear Active NMI / Fault</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad41044daf3d4f4ea45a223754f309d2c">  792</a></span>&#160;<span class="preprocessor">#define NVIC_APINT_VECT_RESET   0x00000001  // System Reset</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_CTRL register.</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6ca1d1e673029659b8321da49bc8cbe0">  799</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SEVONPEND 0x00000010  // Wake Up on Pending</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a903c1896b1acfbe0738b762c985dc62a">  800</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004  // Deep Sleep Enable</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac97f97481257b5dd597399fdec81f0e6">  801</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002  // Sleep on ISR Exit</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_CFG_CTRL register.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab32e0c534c4481591dda1fb003b6c2f5">  808</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_STKALIGN  0x00000200  // Stack Alignment on Exception</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;                                            <span class="comment">// Entry</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1869b258a1afeac238e17c3798abb67e">  810</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100  // Ignore Bus Fault in NMI and</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                                            <span class="comment">// Fault</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a14cd61a6aba0b48de09d40c0ca63dbf4">  812</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_DIV0      0x00000010  // Trap on Divide by 0</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a15eb9ed24f96ac326984af2a9edf5109">  813</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_UNALIGNED 0x00000008  // Trap on Unaligned Access</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afdc61ea8d784e01fa067f5506e7b299f">  814</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_MAIN_PEND 0x00000002  // Allow Main Interrupt Trigger</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad24f8a206c8e542a828b0f2fe6926fd7">  815</a></span>&#160;<span class="preprocessor">#define NVIC_CFG_CTRL_BASE_THR  0x00000001  // Thread State Control</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI1 register.</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a25cb1a6734458ae528c18111b6b2b5e8">  822</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_M   0x00E00000  // Usage Fault Priority</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae3244e34df6e7bc445697890eb456a28">  823</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_BUS_M     0x0000E000  // Bus Fault Priority</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a331193db19210be1f15ec490e45d97fa">  824</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_MEM_M     0x000000E0  // Memory Management Fault Priority</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa62e23f37d70b4a77b2536e511943b79">  825</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_S   21</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af16569882033ff712bca19d859f25631">  826</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_BUS_S     13</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#acba61a2b03b4c8f5c0de3b83f87a2a52">  827</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI1_MEM_S     5</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI2 register.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac701a8694bc2793f6bc5c5ab6a8955c5">  834</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2_SVC_M     0xE0000000  // SVCall Priority</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7453edee24350f9ab6f02fe8d3c51164">  835</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI2_SVC_S     29</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI3 register.</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a12b94f108194f3410a4c62920740085a">  842</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_TICK_M    0xE0000000  // SysTick Exception Priority</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa2febc5f704085c707b443817d7b5664">  843</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_M  0x00E00000  // PendSV Priority</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a10c5abff98d73354e897484ec22cc912">  844</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_M   0x000000E0  // Debug Priority</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aae97b0ece905880f0faa4cd03b7e3341">  845</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_TICK_S    29</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1a9068daf1d3e385906ec3619cd2b31c">  846</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_S  21</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afe4a352626d64fe88f3e090d9081b76b">  847</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_S   5</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SYS_HND_CTRL</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4404ef076d28cc5184330ff925aed0fe">  855</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGE 0x00040000  // Usage Fault Enable</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab0a76135c843e96d0a0046fc38f4b135">  856</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUS   0x00020000  // Bus Fault Enable</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5a4d437f8a73736037b35f2a26ae31a7">  857</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEM   0x00010000  // Memory Management Fault Enable</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a855b2230fa8f04d9ce7dc314b428a04f">  858</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVC   0x00008000  // SVC Call Pending</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a70ae00083776d090625a8e50be09c36a">  859</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSP  0x00004000  // Bus Fault Pending</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4cce4e9dbb0f14fdd2df8bff9529849a">  860</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMP  0x00002000  // Memory Management Fault Pending</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2a841bd5cb026a23bf26e9241f6dc3da">  861</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGEP \</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">                                0x00001000  // Usage Fault Pending</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac118b62e5c63234039699e0e3155f265">  863</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_TICK  0x00000800  // SysTick Exception Active</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a596387ccbab20d308ae147d26d8093a6">  864</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_PNDSV 0x00000400  // PendSV Exception Active</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a53450265364f43bba5ee7b907fd8c549">  865</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MON   0x00000100  // Debug Monitor Active</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af890384f38ec8e1ca520668aae77ec70">  866</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVCA  0x00000080  // SVC Call Active</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1a74c21e2f06ef1151e9b469caee07c5">  867</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_USGA  0x00000008  // Usage Fault Active</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a22cf67fc4b49be47cf607b193fd30b62">  868</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSA  0x00000002  // Bus Fault Active</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a386f1b7f7334f3e41dc8092532e25e14">  869</a></span>&#160;<span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMA  0x00000001  // Memory Management Fault Active</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_STAT</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa22ab061fbf699bd28c7e9bc62dc4ac7">  877</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_DIV0    0x02000000  // Divide-by-Zero Usage Fault</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa4c7cfdd3b16dc0b506121751ff97d30">  878</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_UNALIGN 0x01000000  // Unaligned Access Usage Fault</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abbf5766e83674f476edb443ebd7ead33">  879</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_NOCP    0x00080000  // No Coprocessor Usage Fault</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a22250747c5a5766d86385ce1676c1285">  880</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_INVPC   0x00040000  // Invalid PC Load Usage Fault</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a94a63c0f3bd13d023d6ef7a89cabcb27">  881</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_INVSTAT 0x00020000  // Invalid State Usage Fault</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a405094e78348e4b7ec88a99b3bc19f55">  882</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_UNDEF   0x00010000  // Undefined Instruction Usage</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                                            <span class="comment">// Fault</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1302553e475e14b3d48603c6d7292e4c">  884</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BFARV   0x00008000  // Bus Fault Address Register Valid</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a9171af393743dffc5c622e691506a74a">  885</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BLSPERR 0x00002000  // Bus Fault on Floating-Point Lazy</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;                                            <span class="comment">// State Preservation</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad7eb021aeb80d73d66ce10327359c9f5">  887</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BSTKE   0x00001000  // Stack Bus Fault</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#afce4986b60f095e667333c2361187758">  888</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_BUSTKE  0x00000800  // Unstack Bus Fault</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2b992c7c6bf026b7b2c33e374aaa13c5">  889</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IMPRE   0x00000400  // Imprecise Data Bus Error</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8cb0eaf9f2a54f28d53d0515211d7db1">  890</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_PRECISE 0x00000200  // Precise Data Bus Error</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae446b1a12ea885907d4290302abb5deb">  891</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IBUS    0x00000100  // Instruction Bus Error</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a60ce559247c2c9409627ef57356f47a6">  892</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MMARV   0x00000080  // Memory Management Fault Address</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                            <span class="comment">// Register Valid</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4bbd8750b9f55d962657122d716aa5ee">  894</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MLSPERR 0x00000020  // Memory Management Fault on</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                                            <span class="comment">// Floating-Point Lazy State</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                                            <span class="comment">// Preservation</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa844c4a34883625c80d65901739fb60e">  897</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MSTKE   0x00000010  // Stack Access Violation</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a926440c3d39165000195fe4695009858">  898</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_MUSTKE  0x00000008  // Unstack Access Violation</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aee961d01ba76845940ede97f6f898fa0">  899</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_DERR    0x00000002  // Data Access Violation</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a791396e2c842ac801e9f1acd257180a1">  900</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_STAT_IERR    0x00000001  // Instruction Access Violation</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_HFAULT_STAT</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab879f6b7a23fb6bfb4938b559c531f7a">  908</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_DBG    0x80000000  // Debug Event</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#abf961de1b9d7adaa9b966e27c56f9efd">  909</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_FORCED 0x40000000  // Forced Hard Fault</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac576e2793abfb109bab98609e9491aa1">  910</a></span>&#160;<span class="preprocessor">#define NVIC_HFAULT_STAT_VECT   0x00000002  // Vector Table Read Fault</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DEBUG_STAT</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a93f826da80120f07618b34762ee8452a">  918</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_EXTRNL  0x00000010  // EDBGRQ asserted</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa5d6dcab00e6eb72b3a68ee4f9f39daa">  919</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_VCATCH  0x00000008  // Vector catch</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a84886df51405342eece21a0478838433">  920</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_DWTTRAP 0x00000004  // DWT match</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a10ef7f7448aece944078a34fa20100e5">  921</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_BKPT    0x00000002  // Breakpoint instruction</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a7d8c3f15889213a0a8a667f22a35b37f">  922</a></span>&#160;<span class="preprocessor">#define NVIC_DEBUG_STAT_HALTED  0x00000001  // Halt request</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_MM_ADDR register.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ace7f1ad63582bbc8a8cda16fcfe474bd">  929</a></span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR_M          0xFFFFFFFF  // Fault Address</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae97e506a4c3a000404eba591e912292c">  930</a></span>&#160;<span class="preprocessor">#define NVIC_MM_ADDR_S          0</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_ADDR</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">// register.</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa7c2eb94b64c455ed85e02b8e2bb0f3c">  938</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR_M       0xFFFFFFFF  // Fault Address</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac5a55dd1c82edcc1dd01451b6d31fa8a">  939</a></span>&#160;<span class="preprocessor">#define NVIC_FAULT_ADDR_S       0</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_CTRL register.</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a68296dafc8d10affd3c6e588f696f86d">  946</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY_M  0xFFFF0000  // Debug key mask</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1d7d1d1d3bb2ada932675be4ccf9e962">  947</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY    0xA05F0000  // Debug key</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a04815c31005662fe2819c1f6a8ba27d1">  948</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_RESET_ST \</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">                                0x02000000  // Core has reset since last read</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a43f6f9a141f548044d9181ea4c47314f">  950</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_RETIRE_ST \</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">                                0x01000000  // Core has executed insruction</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                                            <span class="comment">// since last read</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2f1360c10985414a24a3e46e219fbb03">  953</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_LOCKUP  0x00080000  // Core is locked up</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a48bbe3c2c1fff2c341f8ee3e9c154f53">  954</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_SLEEP   0x00040000  // Core is sleeping</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab819524d6bd02293be7c2bb5b959727a">  955</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_HALT    0x00020000  // Core status on halt</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a27ad53b5a892fc48fd54b7a8663fdd10">  956</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_S_REGRDY  0x00010000  // Register read/write available</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa669ecb0aac456286ac2c8389cd0fb78">  957</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_SNAPSTALL \</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">                                0x00000020  // Breaks a stalled load/store</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af0f524f902e00e2eec94eb7340d1a075">  959</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_MASKINT 0x00000008  // Mask interrupts when stepping</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae2a2710a24817515263cdc4c5646cc78">  960</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_STEP    0x00000004  // Step the core</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae7323bdeddc13f4147467395181c61f0">  961</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_HALT    0x00000002  // Halt the core</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1af3af0f4a87ee8e825af7db2ad4f5c7">  962</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001  // Enable debug</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_XFER register.</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a4363f1b140a394d4546d87362b35184a">  969</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_WNR   0x00010000  // Write or not read</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a25010782401aab47a2474c99f2ea8673">  970</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_SEL_M 0x0000001F  // Register</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ab9e8cd85a9488bc73409d050b9d3a648">  971</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R0    0x00000000  // Register R0</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8026cfbb9852c4cb7da0124aa85df72d">  972</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R1    0x00000001  // Register R1</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af06d0ea539ab300ffa668a4fd172309e">  973</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R2    0x00000002  // Register R2</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad38998f1fea0b8d62e626c4caf1a5fab">  974</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R3    0x00000003  // Register R3</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa80f0a13fcb7960f061754eaf0dfd0f8">  975</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R4    0x00000004  // Register R4</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a17e0e693d8086e0e6c4f570f0dc5c113">  976</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R5    0x00000005  // Register R5</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6ee33902166d49c898ec83bf81336163">  977</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R6    0x00000006  // Register R6</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0f0032145d66b2ed4d804db4c01db6d3">  978</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R7    0x00000007  // Register R7</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5e396ebcbd71892549bce816caf87c19">  979</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R8    0x00000008  // Register R8</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae9cca789967314c66aef84e7a0e70dbe">  980</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R9    0x00000009  // Register R9</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa34dba18d01d2f93c0cafeaf09b0ee2e">  981</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R10   0x0000000A  // Register R10</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aa4c9f09dd8ffaf69be69e04ec46c320c">  982</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R11   0x0000000B  // Register R11</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af9553a2acf5a29d7afb8ff1aac08bc9c">  983</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R12   0x0000000C  // Register R12</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeb358bbb64f7f9748996d1338a35ebdc">  984</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R13   0x0000000D  // Register R13</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#aeb4a50fc2afe7a778bac0b9b8c9b5477">  985</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R14   0x0000000E  // Register R14</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a27d827589e847679e6826a0d94e0db04">  986</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_R15   0x0000000F  // Register R15</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a168f663bfbdea55098aa87b939c58efa">  987</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_FLAGS 0x00000010  // xPSR/Flags register</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad727a0344f2d55b102e6b9b38da91f50">  988</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_MSP   0x00000011  // Main SP</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac5755dacfce4b36503224958efdcb962">  989</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_PSP   0x00000012  // Process SP</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ac9609aae9e21381fc11b2724a45ef795">  990</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_DSP   0x00000013  // Deep SP</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ae7ebfc31bb5afd5421d860dd154bb564">  991</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_XFER_REG_CFBP  0x00000014  // Control/Fault/BasePri/PriMask</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_DATA register.</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a6e4738712ea442101639a01d747ea507">  998</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA_M         0xFFFFFFFF  // Data temporary cache</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a279868e1852f9eb9495a2f77069e8476">  999</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_DATA_S         0</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_DBG_INT register.</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a0ca3971456db78338e5ec4a016fb3d7d"> 1006</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_HARDERR    0x00000400  // Debug trap on hard fault</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#af8cae2b8bd8ecf494e5936a0d5282882"> 1007</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_INTERR     0x00000200  // Debug trap on interrupt errors</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#ad356c275a10a10f48addefd3deedb467"> 1008</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_BUSERR     0x00000100  // Debug trap on bus error</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a1f5482a1c39293c456220007e2f84548"> 1009</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_STATERR    0x00000080  // Debug trap on usage fault state</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2ca97da8b4964ec35f159f0796e3a42c"> 1010</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_CHKERR     0x00000040  // Debug trap on usage fault check</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a67a25fad3318cec5e95698759837d0a8"> 1011</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_NOCPERR    0x00000020  // Debug trap on coprocessor error</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a762f7d796550d52054f6527de2e57c01"> 1012</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_MMERR      0x00000010  // Debug trap on mem manage fault</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a8ded69b901d927ff3dac8863a190fe21"> 1013</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RESET      0x00000008  // Core reset status</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a2a9437627040bc316ee111994c766de7"> 1014</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTPENDCLR 0x00000004  // Clear pending core reset</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a28c92f14c9d7ec05fc41a8e86538bc81"> 1015</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTPENDING 0x00000002  // Core reset is pending</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a15e3344e9fa3a95506c85220e961553a"> 1016</a></span>&#160;<span class="preprocessor">#define NVIC_DBG_INT_RSTVCATCH  0x00000001  // Reset vector catch</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">// The following are defines for the bit fields in the NVIC_SW_TRIG register.</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a70d5b6689b24a1fa39bb2e42423f4976"> 1023</a></span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG_INTID_M    0x0000003F  // Interrupt ID</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="hw__nvic_8h.html#a5f102ef013275994a118fc7f99dd9637"> 1024</a></span>&#160;<span class="preprocessor">#define NVIC_SW_TRIG_INTID_S    0</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#endif // __HW_NVIC_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
