// Seed: 3130965863
module module_0;
  logic id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1
);
  inout tri id_1;
  assign id_1 = 1;
  logic id_2;
  parameter id_3 = 1 ? 1 : 1'b0;
  module_0 modCall_1 ();
  assign id_2 = -1;
  localparam id_4 = 1;
  assign id_1 = -1;
endmodule
module module_2 #(
    parameter id_12 = 32'd29,
    parameter id_2  = 32'd36
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10["" : id_2],
    id_11,
    _id_12,
    id_13
);
  output wire id_13;
  inout wire _id_12;
  output logic [7:0] id_11;
  input logic [7:0] id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output reg id_5;
  input wire id_4;
  inout wire id_3;
  output wire _id_2;
  input wire id_1;
  wire [1 : (  id_12  )] id_14;
  logic id_15;
  module_0 modCall_1 ();
  logic id_16;
  always begin : LABEL_0
    if (1);
  end
  always begin : LABEL_1
    id_11[id_12 :-1-""] = id_9;
  end
  logic id_17 = -1, id_18;
  id_19 :
  assert property (@(posedge id_16[-1]) id_3) if (1) id_5 = id_12 != -1'd0;
  generate
    assign id_18 = id_7.id_7;
  endgenerate
  wire id_20, id_21;
  wire id_22;
  wire id_23;
endmodule
