{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724803715285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724803715285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 18:08:35 2024 " "Processing started: Tue Aug 27 18:08:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724803715285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803715285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_measurement -c frequency_measurement " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_measurement -c frequency_measurement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803715285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724803715544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724803715544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "Selector.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/Selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_nb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_nb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_nb_tb " "Found entity 1: multiplier_nb_tb" {  } { { "multiplier_nb_tb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_nb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_nb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_nb_tb " "Found entity 1: full_subtractor_nb_tb" {  } { { "full_subtractor_nb_tb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_subtractor_nb_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_1b " "Found entity 1: full_subtractor_1b" {  } { { "full_subtractor_1b.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_subtractor_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_nb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_nb_tb " "Found entity 1: full_adder_nb_tb" {  } { { "full_adder_nb_tb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_adder_nb_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1b " "Found entity 1: full_adder_1b" {  } { { "full_adder_1b.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_adder_1b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_nb " "Found entity 1: multiplier_nb" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor_nb " "Found entity 1: full_subtractor_nb" {  } { { "full_subtractor_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_subtractor_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nb.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_nb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_nb " "Found entity 1: full_adder_nb" {  } { { "full_adder_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_adder_nb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "n N ALU.sv(1) " "Verilog HDL Declaration information at ALU.sv(1): object \"n\" differs only in case from object \"N\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724803721191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_measurement.sv 1 1 " "Found 1 design units, including 1 entities, in source file frequency_measurement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_measurement " "Found entity 1: frequency_measurement" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop1.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop1 " "Found entity 1: FlipFlop1" {  } { { "FlipFlop1.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/FlipFlop1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop2.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop2 " "Found entity 1: FlipFlop2" {  } { { "FlipFlop2.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/FlipFlop2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803721191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803721191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frequency_measurement " "Elaborating entity \"frequency_measurement\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724803721219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop1 FlipFlop1:ff1 " "Elaborating entity \"FlipFlop1\" for hierarchy \"FlipFlop1:ff1\"" {  } { { "frequency_measurement.sv" "ff1" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:my_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:my_alu\"" {  } { { "frequency_measurement.sv" "my_alu" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.sv(85) " "Verilog HDL assignment warning at ALU.sv(85): truncated value with size 32 to match size of target (16)" {  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721248 "|frequency_measurement|ALU:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|full_adder_nb:adder_inst " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|full_adder_nb:adder_inst\"" {  } { { "ALU.sv" "adder_inst" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1b ALU:my_alu\|full_adder_nb:adder_inst\|full_adder_1b:gen_adder\[0\].adder " "Elaborating entity \"full_adder_1b\" for hierarchy \"ALU:my_alu\|full_adder_nb:adder_inst\|full_adder_1b:gen_adder\[0\].adder\"" {  } { { "full_adder_nb.sv" "gen_adder\[0\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_adder_nb.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor_nb ALU:my_alu\|full_subtractor_nb:subtractor_inst " "Elaborating entity \"full_subtractor_nb\" for hierarchy \"ALU:my_alu\|full_subtractor_nb:subtractor_inst\"" {  } { { "ALU.sv" "subtractor_inst" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor_1b ALU:my_alu\|full_subtractor_nb:subtractor_inst\|full_subtractor_1b:gen_subtractor\[0\].subtractor " "Elaborating entity \"full_subtractor_1b\" for hierarchy \"ALU:my_alu\|full_subtractor_nb:subtractor_inst\|full_subtractor_1b:gen_subtractor\[0\].subtractor\"" {  } { { "full_subtractor_nb.sv" "gen_subtractor\[0\].subtractor" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/full_subtractor_nb.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_nb ALU:my_alu\|multiplier_nb:multiplier_inst " "Elaborating entity \"multiplier_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\"" {  } { { "ALU.sv" "multiplier_inst" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 15 to match size of target (14)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 14 to match size of target (13)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 13 to match size of target (12)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 12 to match size of target (11)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 11 to match size of target (10)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 10 to match size of target (9)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 9 to match size of target (8)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 8 to match size of target (7)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 7 to match size of target (6)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 6 to match size of target (5)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 5 to match size of target (4)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 4 to match size of target (3)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 3 to match size of target (2)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 multiplier_nb.sv(59) " "Verilog HDL assignment warning at multiplier_nb.sv(59): truncated value with size 2 to match size of target (1)" {  } { { "multiplier_nb.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724803721273 "|frequency_measurement|ALU:my_alu|multiplier_nb:multiplier_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[1\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[1\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[1\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[2\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[2\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[2\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[3\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[3\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[3\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[4\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[4\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[4\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[5\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[5\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[5\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[6\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[6\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[6\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[7\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[7\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[7\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[8\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[8\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[8\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[9\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[9\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[9\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[10\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[10\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[10\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[11\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[11\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[11\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[12\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[12\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[12\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[13\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[13\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[13\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[14\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[14\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[14\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nb ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[15\].adder " "Elaborating entity \"full_adder_nb\" for hierarchy \"ALU:my_alu\|multiplier_nb:multiplier_inst\|full_adder_nb:Sumproducts\[15\].adder\"" {  } { { "multiplier_nb.sv" "Sumproducts\[15\].adder" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/multiplier_nb.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder ALU:my_alu\|Decoder:decoder_inst " "Elaborating entity \"Decoder\" for hierarchy \"ALU:my_alu\|Decoder:decoder_inst\"" {  } { { "ALU.sv" "decoder_inst" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop2 FlipFlop2:ff2 " "Elaborating entity \"FlipFlop2\" for hierarchy \"FlipFlop2:ff2\"" {  } { { "frequency_measurement.sv" "ff2" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803721436 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:my_alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:my_alu\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724803722024 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:my_alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:my_alu\|Mod0\"" {  } { { "ALU.sv" "Mod0" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724803722024 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724803722024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:my_alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:my_alu\|lpm_divide:Div0\"" {  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803722118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:my_alu\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:my_alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803722118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803722118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803722118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803722118 ""}  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724803722118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/db/lpm_divide_7dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803722146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803722146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803722155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803722155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803722171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803722171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:my_alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:my_alu\|lpm_divide:Mod0\"" {  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803722202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:my_alu\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:my_alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803722202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803722202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803722202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724803722202 ""}  } { { "ALU.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/ALU.sv" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724803722202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/db/lpm_divide_a5m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724803722228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803722228 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724803722392 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flags_seg\[4\] GND " "Pin \"flags_seg\[4\]\" is stuck at GND" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724803723511 "|frequency_measurement|flags_seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_seg\[5\] GND " "Pin \"flags_seg\[5\]\" is stuck at GND" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724803723511 "|frequency_measurement|flags_seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags_seg\[6\] GND " "Pin \"flags_seg\[6\]\" is stuck at GND" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1724803723511 "|frequency_measurement|flags_seg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1724803723511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1724803723583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/output_files/frequency_measurement.map.smsg " "Generated suppressed messages file C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/output_files/frequency_measurement.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803724797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724803724935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724803724935 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change_mode\[0\] " "No output dependent on input pin \"change_mode\[0\]\"" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724803725001 "|frequency_measurement|change_mode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change_mode\[1\] " "No output dependent on input pin \"change_mode\[1\]\"" {  } { { "frequency_measurement.sv" "" { Text "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/frequency_measurement.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724803725001 "|frequency_measurement|change_mode[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724803725001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1433 " "Implemented 1433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724803725001 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724803725001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1365 " "Implemented 1365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724803725001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724803725001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724803725018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 18:08:45 2024 " "Processing ended: Tue Aug 27 18:08:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724803725018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724803725018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724803725018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724803725018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1724803725985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724803725985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 18:08:45 2024 " "Processing started: Tue Aug 27 18:08:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724803725985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1724803725985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off frequency_measurement -c frequency_measurement " "Command: quartus_fit --read_settings_files=off --write_settings_files=off frequency_measurement -c frequency_measurement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1724803725985 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1724803726042 ""}
{ "Info" "0" "" "Project  = frequency_measurement" {  } {  } 0 0 "Project  = frequency_measurement" 0 0 "Fitter" 0 0 1724803726042 ""}
{ "Info" "0" "" "Revision = frequency_measurement" {  } {  } 0 0 "Revision = frequency_measurement" 0 0 "Fitter" 0 0 1724803726042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1724803726149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1724803726149 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frequency_measurement 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"frequency_measurement\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1724803726157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724803726190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1724803726190 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1724803726469 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1724803726476 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1724803726543 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "No exact pin location assignment(s) for 68 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1724803726723 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1724803733474 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 61 global CLKCTRL_G10 " "clk~inputCLKENA0 with 61 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1724803733662 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1724803733662 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724803733662 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1724803733670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724803733670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1724803733670 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1724803733670 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1724803733670 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1724803733670 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frequency_measurement.sdc " "Synopsys Design Constraints File file not found: 'frequency_measurement.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1724803734124 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1724803734124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1724803734132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1724803734135 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1724803734135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1724803734185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1724803734185 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1724803734185 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724803734220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1724803738092 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1724803739228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724803759852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1724803795650 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1724803799277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724803799277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1724803800101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X67_Y23 X77_Y34 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X67_Y23 to location X77_Y34" {  } { { "loc" "" { Generic "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X67_Y23 to location X77_Y34"} { { 12 { 0 ""} 67 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1724803802960 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1724803802960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1724803806101 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1724803806101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724803806101 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.08 " "Total time spent on timing analysis during the Fitter is 2.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1724803808317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724803808342 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724803808794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1724803808794 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1724803809234 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1724803811707 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/output_files/frequency_measurement.fit.smsg " "Generated suppressed messages file C:/Users/Aless/OneDrive/Escritorio/gvega_digital_design_lab_2024/Laboratorio2/Problema2/output_files/frequency_measurement.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1724803811986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7103 " "Peak virtual memory: 7103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724803812485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 18:10:12 2024 " "Processing ended: Tue Aug 27 18:10:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724803812485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724803812485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724803812485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1724803812485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1724803813421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724803813421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 18:10:13 2024 " "Processing started: Tue Aug 27 18:10:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724803813421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1724803813421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off frequency_measurement -c frequency_measurement " "Command: quartus_asm --read_settings_files=off --write_settings_files=off frequency_measurement -c frequency_measurement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1724803813421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1724803813972 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1724803817670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724803818024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 18:10:18 2024 " "Processing ended: Tue Aug 27 18:10:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724803818024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724803818024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724803818024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1724803818024 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1724803818656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1724803819000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724803819000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 18:10:18 2024 " "Processing started: Tue Aug 27 18:10:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724803819000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1724803819000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frequency_measurement -c frequency_measurement " "Command: quartus_sta frequency_measurement -c frequency_measurement" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1724803819000 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1724803819064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1724803819490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1724803819490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803819522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803819522 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frequency_measurement.sdc " "Synopsys Design Constraints File file not found: 'frequency_measurement.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1724803819946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803819946 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1724803819946 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724803819946 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1724803819952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724803819952 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1724803819952 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1724803819960 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724803820000 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724803820000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.359 " "Worst-case setup slack is -30.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.359            -527.646 clk  " "  -30.359            -527.646 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803820000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.411 " "Worst-case hold slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 clk  " "    0.411               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803820009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724803820009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724803820009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -31.950 clk  " "   -0.394             -31.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803820009 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724803820024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1724803820052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1724803820862 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724803820952 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724803820967 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724803820967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.218 " "Worst-case setup slack is -31.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.218            -539.466 clk  " "  -31.218            -539.466 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803820967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk  " "    0.357               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803820969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724803820969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724803820977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -34.990 clk  " "   -0.394             -34.990 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803820977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803820977 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1724803820991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1724803821101 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1724803821817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724803821905 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724803821905 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724803821905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.073 " "Worst-case setup slack is -16.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803821913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803821913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.073            -278.190 clk  " "  -16.073            -278.190 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803821913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803821913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.260 " "Worst-case hold slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803821917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803821917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clk  " "    0.260               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803821917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803821917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724803821922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724803821922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.082 " "Worst-case minimum pulse width slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803821922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803821922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -4.725 clk  " "   -0.082              -4.725 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803821922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803821922 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1724803821938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1724803822068 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1724803822068 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1724803822068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.187 " "Worst-case setup slack is -15.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803822087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803822087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.187            -260.913 clk  " "  -15.187            -260.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803822087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803822087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803822087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803822087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 clk  " "    0.215               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803822087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803822087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724803822095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1724803822095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.082 " "Worst-case minimum pulse width slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803822101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803822101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -4.747 clk  " "   -0.082              -4.747 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1724803822101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1724803822101 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724803823149 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1724803823151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5242 " "Peak virtual memory: 5242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724803823206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 18:10:23 2024 " "Processing ended: Tue Aug 27 18:10:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724803823206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724803823206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724803823206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1724803823206 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1724803823900 ""}
