Base address,Reg address,Reg name,Reg cat,Model Cat,Read,Write,Correct cat,Comments GT
0x40000400,0x40000400,14.4.1TIM1 and TIM8 control register 1 (TIMx_CR1)   ,CR,CR,1,1,Yes,
0x40000400,0x40000404,TIM1 and TIM8 control register 2 (TIMx_CR2)   ,CR,DR,1,1,NO,
0x40000400,0x4000040c,14.4.4TIM1 and TIM8 DMA/interrupt enable register (TIMx_DIER)   ,CR,DR,0,1,NO,
0x40000400,0x40000410,TIM1 and TIM8 status register (TIMx_SR)   ,SR,DR,0,1,NO,
0x40000400,0x40000414,14.4.5TIM1 and TIM8 event generation register (TIMx_EGR) ,CR,DR,0,1,NO,
0x40000400,0x40000418,TIMx capture/compare mode register 1 (TIMx_CCMR1),CR,DR,1,1,NO,
0x40000400,0x4000041c,TIMx capture/compare mode register 2 (TIMx_CCMR2),CR,DR,1,1,NO,
0x40000400,0x40000420,14.4.9TIM1 and TIM8 capture/compare enable register (TIMx_CCER)   ,CR,CR,1,1,Yes,
0x40000400,0x40000428,14.4.11 TIM1 and TIM8 prescaler (TIMx_PSC)  ,CR,DR,0,1,NO,
0x40000400,0x4000042c,14.4.12 TIM1 and TIM8 auto-reload register (TIMx_ARR)  ,CR,DR,0,1,NO,
0x40000400,0x4000043c,14.4.16 TIM1 and TIM8 capture/compare register 3 (TIMx_CCR3)  ,DR,DR,0,1,Yes,
0x40010000,0x40010004,9.4.2AF remap and debug I/O configuration register (AFIO_MAPR) ,CR,CR,1,1,Yes,
0x40010800,0x40010804,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,CR,1,1,Yes,
0x40010c00,0x40010c00,Port configuration register low (GPIOx_CRL) (x=A..G)  ,CR,CR,1,1,Yes,
0x40011000,0x40011004,9.2.1Port configuration register high (GPIOx_CRH) (x=A..G)  ,CR,CR,1,1,Yes,
0x40011000,0x40011014,9.2.6Port bit reset register (GPIOx_BRR) (x=A..G)  ,DR,CR,1,1,NO,
0x40013800,0x40013800,Status register (USART_SR)  ,SR,SR,1,0,Yes,
0x40013800,0x40013804,Data register (USART_DR)  ,DR,DR,0,1,Yes,
0x40013800,0x40013808,Baud rate register (USART_BRR)  ,CR,DR,0,1,NO,
0x40013800,0x4001380c,Control register 1 (USART_CR1) ,CR,CR,1,1,Yes,
0x40013800,0x40013810,ContentsControl register 2 (USART_CR2) ,CR,CR,1,1,Yes,
0x40013800,0x40013814,27.6.6Control register 3 (USART_CR3) ,CR,CR,1,1,Yes,
0x40021000,0x40021000,Control register (RCC_CR)  ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021004,Clock configuration register (RCC_CFGR)   ,C&SR,C&SR,1,1,Yes,
0x40021000,0x40021008,7.3.2Clock interrupt register (RCC_CIR)  ,CR,DR,0,1,NO,
0x40021000,0x4002100c,7.3.4APB2 peripheral reset register (RCC_APB2RSTR)   ,CR,DR,0,1,NO,
0x40021000,0x40021010,APB1 peripheral reset register (RCC_APB1RSTR)   ,CR,CR,1,1,Yes,
0x40021000,0x40021014,7.3.5AHB peripheral clock enable register (RCC_AHBENR)   ,CR,DR,0,1,NO,
0x40021000,0x40021018,7.3.7APB2 peripheral clock enable register (RCC_APB2ENR) ,CR,CR,1,1,Yes,
0x40021000,0x4002101c,APB1 peripheral clock enable register (RCC_APB1ENR) ,CR,CR,1,1,Yes,
0x40022000,0x40022000,FLASH_ACR,CR,CR,1,1,Yes,hybrid enables prefetch and shows the status of prefetch mode (read only bit)
