
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -1661.20

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -4.68

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -4.68

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.qnt_cnt[0]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    1.05    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ qnr.qnt_cnt[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.60   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ qnr.qnt_cnt[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.21    0.21   library removal time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  1.39   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.38    0.38 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dc_diff_doe (net)
                  0.08    0.00    0.38 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    1.05    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.60   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01    8.01   library recovery time
                                  8.01   data required time
-----------------------------------------------------------------------------
                                  8.01   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.62    1.16    1.15    1.15 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.16    0.00    1.15 ^ _058020_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.44    0.43    0.34    1.49 ^ _058020_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004448_ (net)
                  0.43    0.00    1.49 ^ _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    28    1.05    0.96    0.67    2.16 ^ _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004449_ (net)
                  0.96    0.00    2.16 ^ _058024_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.90    0.83    0.59    2.75 ^ _058024_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004452_ (net)
                  0.83    0.00    2.75 ^ _058068_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.51    1.28    0.88    3.63 ^ _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _004461_ (net)
                  1.28    0.00    3.63 ^ _058087_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.49    1.23    0.85    4.48 ^ _058087_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _004464_ (net)
                  1.23    0.00    4.48 ^ _061920_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.74    2.75    1.68    6.16 ^ _061920_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _004810_ (net)
                  2.75    0.00    6.16 ^ _065770_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     6    0.12    0.92    0.43    6.59 v _065770_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _024987_ (net)
                  0.92    0.00    6.59 v _095954_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     7    0.09    0.70    1.01    7.60 ^ _095954_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _037087_ (net)
                  0.70    0.00    7.60 ^ _058647_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.20    0.14    7.74 v _058647_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _037094_ (net)
                  0.20    0.00    7.74 v _095970_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.54    8.28 ^ _095970_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _037148_ (net)
                  0.16    0.00    8.28 ^ _066560_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    8.35 v _066560_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _054216_ (net)
                  0.08    0.00    8.35 v _102263_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.23    8.58 v _102263_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _054218_ (net)
                  0.12    0.00    8.58 v _070150_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07    8.66 ^ _070150_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _037193_ (net)
                  0.09    0.00    8.66 ^ _095982_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.44    9.10 v _095982_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _037195_ (net)
                  0.18    0.00    9.10 v _095983_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.56    9.66 ^ _095983_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _037199_ (net)
                  0.19    0.00    9.66 ^ _095984_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.44   10.10 v _095984_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _037202_ (net)
                  0.17    0.00   10.10 v _068316_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07   10.17 ^ _068316_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _054231_ (net)
                  0.08    0.00   10.17 ^ _102268_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.26    0.44   10.62 v _102268_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _054233_ (net)
                  0.26    0.00   10.62 v _084312_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.20   10.82 v _084312_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _016685_ (net)
                  0.06    0.00   10.82 v _084313_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.12    0.26   11.07 v _084313_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _016686_ (net)
                  0.12    0.00   11.07 v _084327_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.36    0.22   11.30 ^ _084327_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _016698_ (net)
                  0.36    0.00   11.30 ^ _084336_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.11    0.08   11.38 v _084336_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _016705_ (net)
                  0.11    0.00   11.38 v _084337_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20   11.58 v _084337_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _016706_ (net)
                  0.08    0.00   11.58 v _084338_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.25    0.20   11.78 ^ _084338_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _016707_ (net)
                  0.25    0.00   11.78 ^ _084349_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.10    0.60   12.38 v _084349_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _016718_ (net)
                  0.10    0.00   12.38 v _084350_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21   12.59 v _084350_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _002233_ (net)
                  0.07    0.00   12.59 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 12.59   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    7.91   library setup time
                                  7.91   data required time
-----------------------------------------------------------------------------
                                  7.91   data required time
                                -12.59   data arrival time
-----------------------------------------------------------------------------
                                 -4.68   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    1.05    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.60   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01    8.01   library recovery time
                                  8.01   data required time
-----------------------------------------------------------------------------
                                  8.01   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.62    1.16    1.15    1.15 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.16    0.00    1.15 ^ _058020_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.44    0.43    0.34    1.49 ^ _058020_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004448_ (net)
                  0.43    0.00    1.49 ^ _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    28    1.05    0.96    0.67    2.16 ^ _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004449_ (net)
                  0.96    0.00    2.16 ^ _058024_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.90    0.83    0.59    2.75 ^ _058024_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004452_ (net)
                  0.83    0.00    2.75 ^ _058068_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.51    1.28    0.88    3.63 ^ _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _004461_ (net)
                  1.28    0.00    3.63 ^ _058087_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.49    1.23    0.85    4.48 ^ _058087_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _004464_ (net)
                  1.23    0.00    4.48 ^ _061920_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.74    2.75    1.68    6.16 ^ _061920_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _004810_ (net)
                  2.75    0.00    6.16 ^ _065770_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     6    0.12    0.92    0.43    6.59 v _065770_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _024987_ (net)
                  0.92    0.00    6.59 v _095954_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     7    0.09    0.70    1.01    7.60 ^ _095954_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _037087_ (net)
                  0.70    0.00    7.60 ^ _058647_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.20    0.14    7.74 v _058647_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _037094_ (net)
                  0.20    0.00    7.74 v _095970_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.54    8.28 ^ _095970_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _037148_ (net)
                  0.16    0.00    8.28 ^ _066560_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    8.35 v _066560_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _054216_ (net)
                  0.08    0.00    8.35 v _102263_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.23    8.58 v _102263_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _054218_ (net)
                  0.12    0.00    8.58 v _070150_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07    8.66 ^ _070150_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _037193_ (net)
                  0.09    0.00    8.66 ^ _095982_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.44    9.10 v _095982_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _037195_ (net)
                  0.18    0.00    9.10 v _095983_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.56    9.66 ^ _095983_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _037199_ (net)
                  0.19    0.00    9.66 ^ _095984_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.44   10.10 v _095984_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _037202_ (net)
                  0.17    0.00   10.10 v _068316_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07   10.17 ^ _068316_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _054231_ (net)
                  0.08    0.00   10.17 ^ _102268_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.26    0.44   10.62 v _102268_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _054233_ (net)
                  0.26    0.00   10.62 v _084312_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.20   10.82 v _084312_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _016685_ (net)
                  0.06    0.00   10.82 v _084313_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     2    0.03    0.12    0.26   11.07 v _084313_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _016686_ (net)
                  0.12    0.00   11.07 v _084327_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     2    0.02    0.36    0.22   11.30 ^ _084327_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _016698_ (net)
                  0.36    0.00   11.30 ^ _084336_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.11    0.08   11.38 v _084336_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _016705_ (net)
                  0.11    0.00   11.38 v _084337_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.20   11.58 v _084337_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _016706_ (net)
                  0.08    0.00   11.58 v _084338_/C (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.25    0.20   11.78 ^ _084338_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _016707_ (net)
                  0.25    0.00   11.78 ^ _084349_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.10    0.60   12.38 v _084349_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _016718_ (net)
                  0.10    0.00   12.38 v _084350_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21   12.59 v _084350_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _002233_ (net)
                  0.07    0.00   12.59 v fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 12.59   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_0.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    7.91   library setup time
                                  7.91   data required time
-----------------------------------------------------------------------------
                                  7.91   data required time
                                -12.59   data arrival time
-----------------------------------------------------------------------------
                                 -4.68   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.21e+00   3.44e-01   2.58e-06   1.56e+00   5.2%
Combinational          1.81e+01   1.05e+01   1.02e-05   2.86e+01  94.8%
Clock                  0.00e+00   0.00e+00   3.48e-07   3.48e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.93e+01   1.08e+01   1.32e-05   3.02e+01 100.0%
                          64.1%      35.9%       0.0%
