// Seed: 2801121039
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    input wand id_5,
    input tri id_6,
    output tri0 id_7,
    input tri0 id_8,
    output tri id_9,
    input wire id_10,
    output tri id_11,
    output wire id_12,
    output tri0 id_13,
    output supply0 id_14,
    input wire id_15
);
  assign id_11 = -1;
  logic [-1 : -1] id_17 = id_2;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_22 = 32'd36
) (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    output supply0 id_4,
    output tri id_5,
    output tri id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri id_9,
    output supply0 id_10,
    input tri0 id_11,
    output wor id_12,
    output wor id_13
    , id_26,
    output supply0 id_14,
    input supply0 id_15,
    input wor id_16,
    input uwire id_17,
    input wor id_18,
    input uwire id_19,
    output uwire id_20,
    input tri id_21,
    input supply1 _id_22,
    input tri id_23,
    input tri1 id_24
);
  assign id_14 = id_15;
  wire id_27;
  time [$realtime : -1 'd0] id_28 = -1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_1,
      id_11,
      id_12,
      id_19,
      id_16,
      id_14,
      id_15,
      id_7,
      id_17,
      id_13,
      id_4,
      id_7,
      id_12,
      id_2
  );
  logic [id_22 : -1] id_29;
  xnor primCall (
      id_4,
      id_9,
      id_19,
      id_1,
      id_15,
      id_11,
      id_21,
      id_0,
      id_3,
      id_17,
      id_28,
      id_23,
      id_8,
      id_18,
      id_16,
      id_24,
      id_27
  );
endmodule
