// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="calc,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.506683,HLS_SYN_LAT=1478109699,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=137,HLS_SYN_FF=13806,HLS_SYN_LUT=13961,HLS_VERSION=2018_3}" *)

module calc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        X0_V,
        Y0_V,
        X1_V,
        mem_0_V_address0,
        mem_0_V_ce0,
        mem_0_V_we0,
        mem_0_V_d0,
        mem_1_V_address0,
        mem_1_V_ce0,
        mem_1_V_we0,
        mem_1_V_d0,
        mem_2_V_address0,
        mem_2_V_ce0,
        mem_2_V_we0,
        mem_2_V_d0,
        mem_3_V_address0,
        mem_3_V_ce0,
        mem_3_V_we0,
        mem_3_V_d0
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [68:0] X0_V;
input  [68:0] Y0_V;
input  [68:0] X1_V;
output  [17:0] mem_0_V_address0;
output   mem_0_V_ce0;
output   mem_0_V_we0;
output  [10:0] mem_0_V_d0;
output  [17:0] mem_1_V_address0;
output   mem_1_V_ce0;
output   mem_1_V_we0;
output  [10:0] mem_1_V_d0;
output  [17:0] mem_2_V_address0;
output   mem_2_V_ce0;
output   mem_2_V_we0;
output  [10:0] mem_2_V_d0;
output  [17:0] mem_3_V_address0;
output   mem_3_V_ce0;
output   mem_3_V_we0;
output  [10:0] mem_3_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mem_0_V_ce0;
reg mem_0_V_we0;
reg mem_1_V_ce0;
reg mem_1_V_we0;
reg mem_2_V_ce0;
reg mem_2_V_we0;
reg mem_3_V_ce0;
reg mem_3_V_we0;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] tmp_32_reg_1459;
reg   [59:0] tmp_1_reg_1464;
reg   [59:0] tmp_2_reg_1469;
wire   [0:0] p_Result_s_fu_301_p2;
reg   [0:0] p_Result_s_reg_1474;
wire  signed [60:0] tmp_fu_319_p3;
reg  signed [60:0] tmp_reg_1480;
wire    ap_CS_fsm_state2;
reg   [0:0] p_Result_10_reg_1485;
reg   [0:0] tmp_35_reg_1491;
wire  signed [78:0] r_V_cast_fu_411_p1;
reg  signed [78:0] r_V_cast_reg_1497;
wire    ap_CS_fsm_state3;
wire  signed [78:0] lhs_V_3_cast_fu_415_p1;
reg  signed [78:0] lhs_V_3_cast_reg_1506;
wire  signed [78:0] lhs_V_4_cast_fu_419_p1;
reg  signed [78:0] lhs_V_4_cast_reg_1511;
wire   [9:0] pix_y_V_fu_428_p2;
reg   [9:0] pix_y_V_reg_1522;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_14_fu_422_p2;
wire   [78:0] grp_fu_438_p2;
reg   [78:0] r_V_8_reg_1532;
wire    ap_CS_fsm_state8;
wire   [68:0] p_Val2_14_fu_455_p1;
reg   [68:0] p_Val2_14_reg_1537;
wire    ap_CS_fsm_state9;
wire   [0:0] overflow_3_fu_495_p2;
reg   [0:0] overflow_3_reg_1542;
wire   [0:0] underflow_3_fu_519_p2;
reg   [0:0] underflow_3_reg_1547;
wire   [68:0] p_mux3_fu_531_p3;
reg   [68:0] p_mux3_reg_1553;
wire  signed [68:0] y_V_fu_555_p3;
reg   [68:0] y_V_reg_1558;
wire    ap_CS_fsm_state10;
wire  signed [137:0] r_V_fu_562_p1;
wire   [137:0] grp_fu_566_p2;
reg   [137:0] r_V_9_reg_1572;
wire    ap_CS_fsm_state14;
reg   [0:0] p_Result_13_reg_1581;
wire   [62:0] tmp_42_fu_580_p1;
reg   [62:0] tmp_42_reg_1587;
wire   [0:0] Range2_all_ones_fu_594_p2;
reg   [0:0] Range2_all_ones_reg_1592;
wire   [0:0] Range1_all_ones_fu_610_p2;
reg   [0:0] Range1_all_ones_reg_1597;
wire   [0:0] Range1_all_zeros_fu_616_p2;
reg   [0:0] Range1_all_zeros_reg_1604;
wire   [68:0] y2_V_1_fu_673_p2;
reg   [68:0] y2_V_1_reg_1609;
wire    ap_CS_fsm_state15;
wire   [0:0] carry_4_fu_693_p2;
reg   [0:0] carry_4_reg_1615;
wire   [0:0] p_Result_15_fu_699_p3;
reg   [0:0] p_Result_15_reg_1621;
wire   [0:0] brmerge1020_demorgan_fu_732_p2;
reg   [0:0] brmerge1020_demorgan_reg_1626;
wire   [68:0] p_0_fu_816_p3;
reg   [68:0] p_0_reg_1632;
wire    ap_CS_fsm_state16;
wire   [18:0] tmp_30_cast5_fu_824_p1;
reg   [18:0] tmp_30_cast5_reg_1640;
wire    ap_CS_fsm_state17;
wire   [0:0] tmp_24_fu_828_p2;
wire   [18:0] tmp_6_fu_879_p2;
reg   [18:0] tmp_6_reg_1653;
wire   [10:0] pix_x_V_3_fu_933_p2;
reg   [10:0] pix_x_V_3_reg_1673;
wire   [78:0] grp_fu_838_p2;
reg   [78:0] r_V_s_reg_1678;
wire    ap_CS_fsm_state21;
wire   [68:0] tmp_48_fu_939_p1;
reg   [68:0] tmp_48_reg_1683;
wire   [78:0] grp_fu_898_p2;
reg   [78:0] r_V_15_1_reg_1688;
wire   [68:0] tmp_52_fu_943_p1;
reg   [68:0] tmp_52_reg_1693;
wire   [78:0] grp_fu_913_p2;
reg   [78:0] r_V_15_2_reg_1698;
wire   [68:0] tmp_55_fu_947_p1;
reg   [68:0] tmp_55_reg_1703;
wire   [78:0] grp_fu_928_p2;
reg   [78:0] r_V_15_3_reg_1708;
wire   [68:0] tmp_58_fu_951_p1;
reg   [68:0] tmp_58_reg_1713;
wire   [68:0] p_Val2_s_17_fu_967_p2;
reg   [68:0] p_Val2_s_17_reg_1718;
wire    ap_CS_fsm_state22;
wire   [0:0] overflow_5_fu_1007_p2;
reg   [0:0] overflow_5_reg_1724;
wire   [0:0] underflow_5_fu_1031_p2;
reg   [0:0] underflow_5_reg_1730;
wire   [68:0] p_Val2_28_1_fu_1049_p2;
reg   [68:0] p_Val2_28_1_reg_1737;
wire   [0:0] overflow_5_1_fu_1089_p2;
reg   [0:0] overflow_5_1_reg_1743;
wire   [0:0] underflow_5_1_fu_1113_p2;
reg   [0:0] underflow_5_1_reg_1749;
wire   [68:0] p_Val2_28_2_fu_1131_p2;
reg   [68:0] p_Val2_28_2_reg_1756;
wire   [0:0] overflow_5_2_fu_1171_p2;
reg   [0:0] overflow_5_2_reg_1762;
wire   [0:0] underflow_5_2_fu_1195_p2;
reg   [0:0] underflow_5_2_reg_1768;
wire   [68:0] p_Val2_28_3_fu_1213_p2;
reg   [68:0] p_Val2_28_3_reg_1775;
wire   [0:0] overflow_5_3_fu_1253_p2;
reg   [0:0] overflow_5_3_reg_1781;
wire   [0:0] underflow_5_3_fu_1277_p2;
reg   [0:0] underflow_5_3_reg_1787;
wire   [68:0] p_1_fu_1310_p3;
reg   [68:0] p_1_reg_1794;
wire    ap_CS_fsm_state23;
wire   [68:0] p_02_1_fu_1346_p3;
reg   [68:0] p_02_1_reg_1799;
wire   [68:0] p_02_2_fu_1382_p3;
reg   [68:0] p_02_2_reg_1804;
wire   [68:0] p_02_3_fu_1418_p3;
reg   [68:0] p_02_3_reg_1809;
wire   [9:0] grp_mandel_calc_fu_225_ap_return;
reg   [9:0] op_V_assign_reg_1814;
wire    ap_CS_fsm_state24;
wire    grp_mandel_calc_fu_225_ap_ready;
wire    grp_mandel_calc_fu_225_ap_done;
wire    grp_mandel_calc_fu_232_ap_ready;
wire    grp_mandel_calc_fu_232_ap_done;
wire    grp_mandel_calc_fu_239_ap_ready;
wire    grp_mandel_calc_fu_239_ap_done;
wire    grp_mandel_calc_fu_246_ap_ready;
wire    grp_mandel_calc_fu_246_ap_done;
reg    ap_block_state24_on_subcall_done;
wire   [9:0] grp_mandel_calc_fu_232_ap_return;
reg   [9:0] op_V_assign_0_1_reg_1819;
wire   [9:0] grp_mandel_calc_fu_239_ap_return;
reg   [9:0] op_V_assign_0_2_reg_1824;
wire   [9:0] grp_mandel_calc_fu_246_ap_return;
reg   [9:0] op_V_assign_0_3_reg_1829;
wire    grp_mandel_calc_fu_225_ap_start;
wire    grp_mandel_calc_fu_225_ap_idle;
wire    grp_mandel_calc_fu_232_ap_start;
wire    grp_mandel_calc_fu_232_ap_idle;
wire    grp_mandel_calc_fu_239_ap_start;
wire    grp_mandel_calc_fu_239_ap_idle;
wire    grp_mandel_calc_fu_246_ap_start;
wire    grp_mandel_calc_fu_246_ap_idle;
reg   [9:0] tmp_V_reg_202;
reg   [10:0] tmp_V_1_reg_214;
wire    ap_CS_fsm_state25;
reg    grp_mandel_calc_fu_225_ap_start_reg;
reg    grp_mandel_calc_fu_232_ap_start_reg;
reg    grp_mandel_calc_fu_239_ap_start_reg;
reg    grp_mandel_calc_fu_246_ap_start_reg;
wire  signed [63:0] tmp_6_cast_fu_1427_p1;
wire  signed [68:0] rhs_V_fu_257_p0;
wire  signed [69:0] lhs_V_fu_253_p1;
wire  signed [69:0] rhs_V_fu_257_p1;
wire   [69:0] ret_V_fu_261_p2;
wire   [69:0] p_neg_fu_275_p2;
wire   [60:0] p_lshr_cast_fu_307_p1;
wire   [60:0] p_neg_t_fu_310_p2;
wire   [60:0] p_lshr_f_cast_fu_316_p1;
wire   [0:0] brmerge_fu_345_p2;
wire   [0:0] tmp_s_fu_349_p2;
wire   [0:0] brmerge12_demorgan_fu_360_p2;
wire   [0:0] brmerge2_fu_364_p2;
wire   [0:0] underflow_fu_370_p2;
wire   [0:0] overflow_fu_354_p2;
wire   [0:0] brmerge3_fu_375_p2;
wire  signed [68:0] p_Val2_s_fu_342_p1;
wire   [0:0] p_1029_not_fu_381_p2;
wire   [68:0] p_mux_fu_387_p3;
wire   [68:0] p_s_fu_395_p3;
wire   [68:0] delta_V_fu_403_p3;
wire  signed [68:0] lhs_V_4_cast_fu_419_p0;
wire   [9:0] grp_fu_438_p0;
wire  signed [68:0] grp_fu_438_p1;
wire   [78:0] ret_V_7_fu_443_p2;
wire   [9:0] tmp_16_fu_467_p4;
wire   [0:0] p_Result_12_fu_459_p3;
wire   [0:0] p_not7_fu_477_p2;
wire   [0:0] p_Result_11_fu_447_p3;
wire   [0:0] brmerge4_fu_483_p2;
wire   [0:0] tmp_17_fu_489_p2;
wire   [0:0] p_not8_fu_507_p2;
wire   [0:0] neg_trg_i_i_i_i74_0_s_fu_501_p2;
wire   [0:0] brmerge5_fu_513_p2;
wire   [0:0] brmerge6_fu_525_p2;
wire   [0:0] p_1031_not_fu_539_p2;
wire   [0:0] brmerge7_fu_544_p2;
wire   [68:0] p_2_fu_549_p3;
wire  signed [68:0] grp_fu_566_p0;
wire  signed [68:0] grp_fu_566_p1;
wire   [3:0] p_Result_s_15_fu_584_p4;
wire   [4:0] p_Result_2_fu_600_p4;
wire   [0:0] r_fu_638_p2;
wire   [0:0] tmp_41_fu_631_p3;
wire   [0:0] tmp_44_fu_656_p3;
wire   [0:0] r_assign_3_fu_650_p2;
wire   [0:0] tmp_21_fu_663_p2;
wire   [68:0] tmp_22_fu_669_p1;
wire   [68:0] y2_V_fu_622_p4;
wire   [0:0] tmp_45_fu_679_p3;
wire   [0:0] p_Result_14_fu_643_p3;
wire   [0:0] rev_fu_687_p2;
wire   [0:0] tmp_47_fu_707_p3;
wire   [0:0] rev4_fu_714_p2;
wire   [0:0] p_3_fu_720_p2;
wire   [0:0] deleted_ones_fu_725_p3;
wire   [0:0] deleted_zeros_fu_738_p3;
wire   [0:0] p_not9_fu_747_p2;
wire   [0:0] brmerge8_fu_753_p2;
wire   [0:0] tmp_23_fu_758_p2;
wire   [0:0] phitmp1004_demorgan_fu_743_p2;
wire   [0:0] tmp1_demorgan_fu_769_p2;
wire   [0:0] tmp1_fu_774_p2;
wire   [0:0] underflow_4_fu_780_p2;
wire   [0:0] overflow_4_fu_763_p2;
wire   [0:0] tmp2_fu_791_p2;
wire   [0:0] brmerge9_fu_785_p2;
wire   [0:0] p_1040_not_fu_796_p2;
wire   [68:0] p_mux4_fu_802_p3;
wire   [68:0] p_4_fu_809_p3;
wire   [10:0] grp_fu_838_p0;
wire  signed [68:0] grp_fu_838_p1;
wire   [8:0] newIndex_fu_843_p4;
wire   [16:0] tmp_4_fu_861_p3;
wire   [18:0] tmp_3_fu_853_p3;
wire   [18:0] p_shl1_cast_fu_869_p1;
wire   [18:0] tmp_5_fu_873_p2;
wire   [9:0] tmp_51_fu_884_p1;
wire   [9:0] pix_x_V_s_fu_888_p2;
wire   [9:0] grp_fu_898_p0;
wire  signed [68:0] grp_fu_898_p1;
wire   [9:0] pix_x_V_1_fu_903_p2;
wire   [9:0] grp_fu_913_p0;
wire  signed [68:0] grp_fu_913_p1;
wire   [9:0] pix_x_V_2_fu_918_p2;
wire   [9:0] grp_fu_928_p0;
wire  signed [68:0] grp_fu_928_p1;
wire   [78:0] ret_V_8_fu_955_p2;
wire  signed [68:0] p_Val2_s_17_fu_967_p1;
wire   [9:0] tmp_18_fu_979_p4;
wire   [0:0] tmp_50_fu_971_p3;
wire   [0:0] p_not2_fu_989_p2;
wire   [0:0] tmp_49_fu_959_p3;
wire   [0:0] brmerge1_fu_995_p2;
wire   [0:0] tmp_25_fu_1001_p2;
wire   [0:0] p_not3_fu_1019_p2;
wire   [0:0] newsignbit_i_i_i_i_fu_1013_p2;
wire   [0:0] brmerge10_fu_1025_p2;
wire   [78:0] ret_V_8_1_fu_1037_p2;
wire  signed [68:0] p_Val2_28_1_fu_1049_p1;
wire   [9:0] tmp_19_fu_1061_p4;
wire   [0:0] tmp_54_fu_1053_p3;
wire   [0:0] p_not2_1_fu_1071_p2;
wire   [0:0] tmp_53_fu_1041_p3;
wire   [0:0] brmerge23_1_fu_1077_p2;
wire   [0:0] tmp_46_1_fu_1083_p2;
wire   [0:0] p_not3_1_fu_1101_p2;
wire   [0:0] newsignbit_i_i_i_i_0_1_fu_1095_p2;
wire   [0:0] brmerge24_1_fu_1107_p2;
wire   [78:0] ret_V_8_2_fu_1119_p2;
wire  signed [68:0] p_Val2_28_2_fu_1131_p1;
wire   [9:0] tmp_20_fu_1143_p4;
wire   [0:0] tmp_57_fu_1135_p3;
wire   [0:0] p_not2_2_fu_1153_p2;
wire   [0:0] tmp_56_fu_1123_p3;
wire   [0:0] brmerge23_2_fu_1159_p2;
wire   [0:0] tmp_46_2_fu_1165_p2;
wire   [0:0] p_not3_2_fu_1183_p2;
wire   [0:0] newsignbit_i_i_i_i_0_2_fu_1177_p2;
wire   [0:0] brmerge24_2_fu_1189_p2;
wire   [78:0] ret_V_8_3_fu_1201_p2;
wire  signed [68:0] p_Val2_28_3_fu_1213_p1;
wire   [9:0] tmp_26_fu_1225_p4;
wire   [0:0] tmp_60_fu_1217_p3;
wire   [0:0] p_not2_3_fu_1235_p2;
wire   [0:0] tmp_59_fu_1205_p3;
wire   [0:0] brmerge23_3_fu_1241_p2;
wire   [0:0] tmp_46_3_fu_1247_p2;
wire   [0:0] p_not3_3_fu_1265_p2;
wire   [0:0] newsignbit_i_i_i_i_0_3_fu_1259_p2;
wire   [0:0] brmerge24_3_fu_1271_p2;
wire   [0:0] p_1037_not_fu_1287_p2;
wire   [0:0] brmerge11_fu_1283_p2;
wire   [0:0] brmerge12_fu_1292_p2;
wire   [68:0] p_mux5_fu_1297_p3;
wire   [68:0] p_5_fu_1304_p3;
wire   [0:0] p_1037_not_1_fu_1323_p2;
wire   [0:0] brmerge25_1_fu_1319_p2;
wire   [0:0] brmerge26_1_fu_1328_p2;
wire   [68:0] p_mux5_1_fu_1333_p3;
wire   [68:0] p_5_1_fu_1340_p3;
wire   [0:0] p_1037_not_2_fu_1359_p2;
wire   [0:0] brmerge25_2_fu_1355_p2;
wire   [0:0] brmerge26_2_fu_1364_p2;
wire   [68:0] p_mux5_2_fu_1369_p3;
wire   [68:0] p_5_2_fu_1376_p3;
wire   [0:0] p_1037_not_3_fu_1395_p2;
wire   [0:0] brmerge25_3_fu_1391_p2;
wire   [0:0] brmerge26_3_fu_1400_p2;
wire   [68:0] p_mux5_3_fu_1405_p3;
wire   [68:0] p_5_3_fu_1412_p3;
reg   [24:0] ap_NS_fsm;
wire   [78:0] grp_fu_438_p00;
wire   [78:0] grp_fu_838_p00;
wire   [78:0] grp_fu_898_p00;
wire   [78:0] grp_fu_913_p00;
wire   [78:0] grp_fu_928_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 grp_mandel_calc_fu_225_ap_start_reg = 1'b0;
#0 grp_mandel_calc_fu_232_ap_start_reg = 1'b0;
#0 grp_mandel_calc_fu_239_ap_start_reg = 1'b0;
#0 grp_mandel_calc_fu_246_ap_start_reg = 1'b0;
end

mandel_calc grp_mandel_calc_fu_225(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mandel_calc_fu_225_ap_start),
    .ap_done(grp_mandel_calc_fu_225_ap_done),
    .ap_idle(grp_mandel_calc_fu_225_ap_idle),
    .ap_ready(grp_mandel_calc_fu_225_ap_ready),
    .x_in_V(p_1_reg_1794),
    .y_in_V(y_V_reg_1558),
    .y2_V(p_0_reg_1632),
    .ap_return(grp_mandel_calc_fu_225_ap_return)
);

mandel_calc grp_mandel_calc_fu_232(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mandel_calc_fu_232_ap_start),
    .ap_done(grp_mandel_calc_fu_232_ap_done),
    .ap_idle(grp_mandel_calc_fu_232_ap_idle),
    .ap_ready(grp_mandel_calc_fu_232_ap_ready),
    .x_in_V(p_02_1_reg_1799),
    .y_in_V(y_V_reg_1558),
    .y2_V(p_0_reg_1632),
    .ap_return(grp_mandel_calc_fu_232_ap_return)
);

mandel_calc grp_mandel_calc_fu_239(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mandel_calc_fu_239_ap_start),
    .ap_done(grp_mandel_calc_fu_239_ap_done),
    .ap_idle(grp_mandel_calc_fu_239_ap_idle),
    .ap_ready(grp_mandel_calc_fu_239_ap_ready),
    .x_in_V(p_02_2_reg_1804),
    .y_in_V(y_V_reg_1558),
    .y2_V(p_0_reg_1632),
    .ap_return(grp_mandel_calc_fu_239_ap_return)
);

mandel_calc grp_mandel_calc_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mandel_calc_fu_246_ap_start),
    .ap_done(grp_mandel_calc_fu_246_ap_done),
    .ap_idle(grp_mandel_calc_fu_246_ap_idle),
    .ap_ready(grp_mandel_calc_fu_246_ap_ready),
    .x_in_V(p_02_3_reg_1809),
    .y_in_V(y_V_reg_1558),
    .y2_V(p_0_reg_1632),
    .ap_return(grp_mandel_calc_fu_246_ap_return)
);

calc_mul_10ns_69sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 79 ))
calc_mul_10ns_69sdEe_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_438_p0),
    .din1(grp_fu_438_p1),
    .ce(1'b1),
    .dout(grp_fu_438_p2)
);

calc_mul_69s_69s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 69 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 138 ))
calc_mul_69s_69s_bkb_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_566_p0),
    .din1(grp_fu_566_p1),
    .ce(1'b1),
    .dout(grp_fu_566_p2)
);

calc_mul_11ns_69seOg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 79 ))
calc_mul_11ns_69seOg_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_838_p0),
    .din1(grp_fu_838_p1),
    .ce(1'b1),
    .dout(grp_fu_838_p2)
);

calc_mul_10ns_69sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 79 ))
calc_mul_10ns_69sdEe_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_898_p0),
    .din1(grp_fu_898_p1),
    .ce(1'b1),
    .dout(grp_fu_898_p2)
);

calc_mul_10ns_69sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 79 ))
calc_mul_10ns_69sdEe_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_913_p0),
    .din1(grp_fu_913_p1),
    .ce(1'b1),
    .dout(grp_fu_913_p2)
);

calc_mul_10ns_69sdEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 69 ),
    .dout_WIDTH( 79 ))
calc_mul_10ns_69sdEe_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_928_p0),
    .din1(grp_fu_928_p1),
    .ce(1'b1),
    .dout(grp_fu_928_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mandel_calc_fu_225_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_mandel_calc_fu_225_ap_start_reg <= 1'b1;
        end else if ((grp_mandel_calc_fu_225_ap_ready == 1'b1)) begin
            grp_mandel_calc_fu_225_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mandel_calc_fu_232_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_mandel_calc_fu_232_ap_start_reg <= 1'b1;
        end else if ((grp_mandel_calc_fu_232_ap_ready == 1'b1)) begin
            grp_mandel_calc_fu_232_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mandel_calc_fu_239_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_mandel_calc_fu_239_ap_start_reg <= 1'b1;
        end else if ((grp_mandel_calc_fu_239_ap_ready == 1'b1)) begin
            grp_mandel_calc_fu_239_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mandel_calc_fu_246_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_mandel_calc_fu_246_ap_start_reg <= 1'b1;
        end else if ((grp_mandel_calc_fu_246_ap_ready == 1'b1)) begin
            grp_mandel_calc_fu_246_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        tmp_V_1_reg_214 <= pix_x_V_3_reg_1673;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_V_1_reg_214 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (tmp_24_fu_828_p2 == 1'd1))) begin
        tmp_V_reg_202 <= pix_y_V_reg_1522;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_V_reg_202 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        Range1_all_ones_reg_1597 <= Range1_all_ones_fu_610_p2;
        Range1_all_zeros_reg_1604 <= Range1_all_zeros_fu_616_p2;
        Range2_all_ones_reg_1592 <= Range2_all_ones_fu_594_p2;
        p_Result_13_reg_1581 <= grp_fu_566_p2[32'd137];
        r_V_9_reg_1572 <= grp_fu_566_p2;
        tmp_42_reg_1587 <= tmp_42_fu_580_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        brmerge1020_demorgan_reg_1626 <= brmerge1020_demorgan_fu_732_p2;
        carry_4_reg_1615 <= carry_4_fu_693_p2;
        p_Result_15_reg_1621 <= y2_V_1_fu_673_p2[32'd68];
        y2_V_1_reg_1609 <= y2_V_1_fu_673_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        lhs_V_3_cast_reg_1506 <= lhs_V_3_cast_fu_415_p1;
        lhs_V_4_cast_reg_1511 <= lhs_V_4_cast_fu_419_p1;
        r_V_cast_reg_1497 <= r_V_cast_fu_411_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
        op_V_assign_0_1_reg_1819 <= grp_mandel_calc_fu_232_ap_return;
        op_V_assign_0_2_reg_1824 <= grp_mandel_calc_fu_239_ap_return;
        op_V_assign_0_3_reg_1829 <= grp_mandel_calc_fu_246_ap_return;
        op_V_assign_reg_1814 <= grp_mandel_calc_fu_225_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        overflow_3_reg_1542 <= overflow_3_fu_495_p2;
        p_Val2_14_reg_1537 <= p_Val2_14_fu_455_p1;
        p_mux3_reg_1553 <= p_mux3_fu_531_p3;
        underflow_3_reg_1547 <= underflow_3_fu_519_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        overflow_5_1_reg_1743 <= overflow_5_1_fu_1089_p2;
        overflow_5_2_reg_1762 <= overflow_5_2_fu_1171_p2;
        overflow_5_3_reg_1781 <= overflow_5_3_fu_1253_p2;
        overflow_5_reg_1724 <= overflow_5_fu_1007_p2;
        p_Val2_28_1_reg_1737 <= p_Val2_28_1_fu_1049_p2;
        p_Val2_28_2_reg_1756 <= p_Val2_28_2_fu_1131_p2;
        p_Val2_28_3_reg_1775 <= p_Val2_28_3_fu_1213_p2;
        p_Val2_s_17_reg_1718 <= p_Val2_s_17_fu_967_p2;
        underflow_5_1_reg_1749 <= underflow_5_1_fu_1113_p2;
        underflow_5_2_reg_1768 <= underflow_5_2_fu_1195_p2;
        underflow_5_3_reg_1787 <= underflow_5_3_fu_1277_p2;
        underflow_5_reg_1730 <= underflow_5_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_02_1_reg_1799 <= p_02_1_fu_1346_p3;
        p_02_2_reg_1804 <= p_02_2_fu_1382_p3;
        p_02_3_reg_1809 <= p_02_3_fu_1418_p3;
        p_1_reg_1794 <= p_1_fu_1310_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_0_reg_1632 <= p_0_fu_816_p3;
        tmp_30_cast5_reg_1640[9 : 0] <= tmp_30_cast5_fu_824_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Result_10_reg_1485 <= tmp_fu_319_p3[32'd60];
        tmp_35_reg_1491 <= tmp_fu_319_p3[32'd60];
        tmp_reg_1480 <= tmp_fu_319_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_s_reg_1474 <= p_Result_s_fu_301_p2;
        tmp_1_reg_1464 <= {{p_neg_fu_275_p2[69:10]}};
        tmp_2_reg_1469 <= {{ret_V_fu_261_p2[69:10]}};
        tmp_32_reg_1459 <= ret_V_fu_261_p2[32'd69];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (tmp_24_fu_828_p2 == 1'd0))) begin
        pix_x_V_3_reg_1673 <= pix_x_V_3_fu_933_p2;
        tmp_6_reg_1653 <= tmp_6_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pix_y_V_reg_1522 <= pix_y_V_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        r_V_15_1_reg_1688 <= grp_fu_898_p2;
        r_V_15_2_reg_1698 <= grp_fu_913_p2;
        r_V_15_3_reg_1708 <= grp_fu_928_p2;
        r_V_s_reg_1678 <= grp_fu_838_p2;
        tmp_48_reg_1683 <= tmp_48_fu_939_p1;
        tmp_52_reg_1693 <= tmp_52_fu_943_p1;
        tmp_55_reg_1703 <= tmp_55_fu_947_p1;
        tmp_58_reg_1713 <= tmp_58_fu_951_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        r_V_8_reg_1532 <= grp_fu_438_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        y_V_reg_1558 <= y_V_fu_555_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (tmp_14_fu_422_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (tmp_14_fu_422_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_0_V_ce0 = 1'b1;
    end else begin
        mem_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_0_V_we0 = 1'b1;
    end else begin
        mem_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_1_V_ce0 = 1'b1;
    end else begin
        mem_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_1_V_we0 = 1'b1;
    end else begin
        mem_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_2_V_ce0 = 1'b1;
    end else begin
        mem_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_2_V_we0 = 1'b1;
    end else begin
        mem_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_3_V_ce0 = 1'b1;
    end else begin
        mem_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_3_V_we0 = 1'b1;
    end else begin
        mem_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (tmp_14_fu_422_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (tmp_24_fu_828_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b0 == ap_block_state24_on_subcall_done) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_fu_610_p2 = ((p_Result_2_fu_600_p4 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_616_p2 = ((p_Result_2_fu_600_p4 == 5'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_594_p2 = ((p_Result_s_15_fu_584_p4 == 4'd15) ? 1'b1 : 1'b0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state24_on_subcall_done = ((grp_mandel_calc_fu_246_ap_done == 1'b0) | (grp_mandel_calc_fu_239_ap_done == 1'b0) | (grp_mandel_calc_fu_232_ap_done == 1'b0) | (grp_mandel_calc_fu_225_ap_done == 1'b0));
end

assign brmerge1020_demorgan_fu_732_p2 = (p_Result_15_fu_699_p3 & deleted_ones_fu_725_p3);

assign brmerge10_fu_1025_p2 = (p_not3_fu_1019_p2 | newsignbit_i_i_i_i_fu_1013_p2);

assign brmerge11_fu_1283_p2 = (underflow_5_reg_1730 | overflow_5_reg_1724);

assign brmerge12_demorgan_fu_360_p2 = (tmp_35_reg_1491 & p_Result_10_reg_1485);

assign brmerge12_fu_1292_p2 = (p_1037_not_fu_1287_p2 | overflow_5_reg_1724);

assign brmerge1_fu_995_p2 = (tmp_50_fu_971_p3 | p_not2_fu_989_p2);

assign brmerge23_1_fu_1077_p2 = (tmp_54_fu_1053_p3 | p_not2_1_fu_1071_p2);

assign brmerge23_2_fu_1159_p2 = (tmp_57_fu_1135_p3 | p_not2_2_fu_1153_p2);

assign brmerge23_3_fu_1241_p2 = (tmp_60_fu_1217_p3 | p_not2_3_fu_1235_p2);

assign brmerge24_1_fu_1107_p2 = (p_not3_1_fu_1101_p2 | newsignbit_i_i_i_i_0_1_fu_1095_p2);

assign brmerge24_2_fu_1189_p2 = (p_not3_2_fu_1183_p2 | newsignbit_i_i_i_i_0_2_fu_1177_p2);

assign brmerge24_3_fu_1271_p2 = (p_not3_3_fu_1265_p2 | newsignbit_i_i_i_i_0_3_fu_1259_p2);

assign brmerge25_1_fu_1319_p2 = (underflow_5_1_reg_1749 | overflow_5_1_reg_1743);

assign brmerge25_2_fu_1355_p2 = (underflow_5_2_reg_1768 | overflow_5_2_reg_1762);

assign brmerge25_3_fu_1391_p2 = (underflow_5_3_reg_1787 | overflow_5_3_reg_1781);

assign brmerge26_1_fu_1328_p2 = (p_1037_not_1_fu_1323_p2 | overflow_5_1_reg_1743);

assign brmerge26_2_fu_1364_p2 = (p_1037_not_2_fu_1359_p2 | overflow_5_2_reg_1762);

assign brmerge26_3_fu_1400_p2 = (p_1037_not_3_fu_1395_p2 | overflow_5_3_reg_1781);

assign brmerge2_fu_364_p2 = (brmerge12_demorgan_fu_360_p2 ^ 1'd1);

assign brmerge3_fu_375_p2 = (underflow_fu_370_p2 | overflow_fu_354_p2);

assign brmerge4_fu_483_p2 = (p_not7_fu_477_p2 | p_Result_12_fu_459_p3);

assign brmerge5_fu_513_p2 = (p_not8_fu_507_p2 | neg_trg_i_i_i_i74_0_s_fu_501_p2);

assign brmerge6_fu_525_p2 = (underflow_3_fu_519_p2 | overflow_3_fu_495_p2);

assign brmerge7_fu_544_p2 = (p_1031_not_fu_539_p2 | overflow_3_reg_1542);

assign brmerge8_fu_753_p2 = (p_not9_fu_747_p2 | p_Result_15_reg_1621);

assign brmerge9_fu_785_p2 = (underflow_4_fu_780_p2 | overflow_4_fu_763_p2);

assign brmerge_fu_345_p2 = (tmp_35_reg_1491 | p_Result_10_reg_1485);

assign carry_4_fu_693_p2 = (rev_fu_687_p2 & p_Result_14_fu_643_p3);

assign deleted_ones_fu_725_p3 = ((carry_4_fu_693_p2[0:0] === 1'b1) ? p_3_fu_720_p2 : Range1_all_ones_reg_1597);

assign deleted_zeros_fu_738_p3 = ((carry_4_reg_1615[0:0] === 1'b1) ? Range1_all_ones_reg_1597 : Range1_all_zeros_reg_1604);

assign delta_V_fu_403_p3 = ((p_1029_not_fu_381_p2[0:0] === 1'b1) ? p_mux_fu_387_p3 : p_s_fu_395_p3);

assign grp_fu_438_p0 = grp_fu_438_p00;

assign grp_fu_438_p00 = tmp_V_reg_202;

assign grp_fu_438_p1 = r_V_cast_reg_1497;

assign grp_fu_566_p0 = r_V_fu_562_p1;

assign grp_fu_566_p1 = r_V_fu_562_p1;

assign grp_fu_838_p0 = grp_fu_838_p00;

assign grp_fu_838_p00 = tmp_V_1_reg_214;

assign grp_fu_838_p1 = r_V_cast_reg_1497;

assign grp_fu_898_p0 = grp_fu_898_p00;

assign grp_fu_898_p00 = pix_x_V_s_fu_888_p2;

assign grp_fu_898_p1 = r_V_cast_reg_1497;

assign grp_fu_913_p0 = grp_fu_913_p00;

assign grp_fu_913_p00 = pix_x_V_1_fu_903_p2;

assign grp_fu_913_p1 = r_V_cast_reg_1497;

assign grp_fu_928_p0 = grp_fu_928_p00;

assign grp_fu_928_p00 = pix_x_V_2_fu_918_p2;

assign grp_fu_928_p1 = r_V_cast_reg_1497;

assign grp_mandel_calc_fu_225_ap_start = grp_mandel_calc_fu_225_ap_start_reg;

assign grp_mandel_calc_fu_232_ap_start = grp_mandel_calc_fu_232_ap_start_reg;

assign grp_mandel_calc_fu_239_ap_start = grp_mandel_calc_fu_239_ap_start_reg;

assign grp_mandel_calc_fu_246_ap_start = grp_mandel_calc_fu_246_ap_start_reg;

assign lhs_V_3_cast_fu_415_p1 = $signed(Y0_V);

assign lhs_V_4_cast_fu_419_p0 = X0_V;

assign lhs_V_4_cast_fu_419_p1 = lhs_V_4_cast_fu_419_p0;

assign lhs_V_fu_253_p1 = $signed(X1_V);

assign mem_0_V_address0 = tmp_6_cast_fu_1427_p1;

assign mem_0_V_d0 = op_V_assign_reg_1814;

assign mem_1_V_address0 = tmp_6_cast_fu_1427_p1;

assign mem_1_V_d0 = op_V_assign_0_1_reg_1819;

assign mem_2_V_address0 = tmp_6_cast_fu_1427_p1;

assign mem_2_V_d0 = op_V_assign_0_2_reg_1824;

assign mem_3_V_address0 = tmp_6_cast_fu_1427_p1;

assign mem_3_V_d0 = op_V_assign_0_3_reg_1829;

assign neg_trg_i_i_i_i74_0_s_fu_501_p2 = (p_Result_12_fu_459_p3 ^ 1'd1);

assign newIndex_fu_843_p4 = {{tmp_V_1_reg_214[10:2]}};

assign newsignbit_i_i_i_i_0_1_fu_1095_p2 = (tmp_54_fu_1053_p3 ^ 1'd1);

assign newsignbit_i_i_i_i_0_2_fu_1177_p2 = (tmp_57_fu_1135_p3 ^ 1'd1);

assign newsignbit_i_i_i_i_0_3_fu_1259_p2 = (tmp_60_fu_1217_p3 ^ 1'd1);

assign newsignbit_i_i_i_i_fu_1013_p2 = (tmp_50_fu_971_p3 ^ 1'd1);

assign overflow_3_fu_495_p2 = (tmp_17_fu_489_p2 & brmerge4_fu_483_p2);

assign overflow_4_fu_763_p2 = (tmp_23_fu_758_p2 & brmerge8_fu_753_p2);

assign overflow_5_1_fu_1089_p2 = (tmp_46_1_fu_1083_p2 & brmerge23_1_fu_1077_p2);

assign overflow_5_2_fu_1171_p2 = (tmp_46_2_fu_1165_p2 & brmerge23_2_fu_1159_p2);

assign overflow_5_3_fu_1253_p2 = (tmp_46_3_fu_1247_p2 & brmerge23_3_fu_1241_p2);

assign overflow_5_fu_1007_p2 = (tmp_25_fu_1001_p2 & brmerge1_fu_995_p2);

assign overflow_fu_354_p2 = (tmp_s_fu_349_p2 & brmerge_fu_345_p2);

assign p_02_1_fu_1346_p3 = ((brmerge26_1_fu_1328_p2[0:0] === 1'b1) ? p_mux5_1_fu_1333_p3 : p_5_1_fu_1340_p3);

assign p_02_2_fu_1382_p3 = ((brmerge26_2_fu_1364_p2[0:0] === 1'b1) ? p_mux5_2_fu_1369_p3 : p_5_2_fu_1376_p3);

assign p_02_3_fu_1418_p3 = ((brmerge26_3_fu_1400_p2[0:0] === 1'b1) ? p_mux5_3_fu_1405_p3 : p_5_3_fu_1412_p3);

assign p_0_fu_816_p3 = ((p_1040_not_fu_796_p2[0:0] === 1'b1) ? p_mux4_fu_802_p3 : p_4_fu_809_p3);

assign p_1029_not_fu_381_p2 = (tmp_s_fu_349_p2 | brmerge12_demorgan_fu_360_p2);

assign p_1031_not_fu_539_p2 = (underflow_3_reg_1547 ^ 1'd1);

assign p_1037_not_1_fu_1323_p2 = (underflow_5_1_reg_1749 ^ 1'd1);

assign p_1037_not_2_fu_1359_p2 = (underflow_5_2_reg_1768 ^ 1'd1);

assign p_1037_not_3_fu_1395_p2 = (underflow_5_3_reg_1787 ^ 1'd1);

assign p_1037_not_fu_1287_p2 = (underflow_5_reg_1730 ^ 1'd1);

assign p_1040_not_fu_796_p2 = (tmp2_fu_791_p2 | phitmp1004_demorgan_fu_743_p2);

assign p_1_fu_1310_p3 = ((brmerge12_fu_1292_p2[0:0] === 1'b1) ? p_mux5_fu_1297_p3 : p_5_fu_1304_p3);

assign p_2_fu_549_p3 = ((underflow_3_reg_1547[0:0] === 1'b1) ? 69'd295147905179352825856 : p_Val2_14_reg_1537);

assign p_3_fu_720_p2 = (rev4_fu_714_p2 & Range2_all_ones_reg_1592);

assign p_4_fu_809_p3 = ((underflow_4_fu_780_p2[0:0] === 1'b1) ? 69'd295147905179352825856 : y2_V_1_reg_1609);

assign p_5_1_fu_1340_p3 = ((underflow_5_1_reg_1749[0:0] === 1'b1) ? 69'd295147905179352825856 : p_Val2_28_1_reg_1737);

assign p_5_2_fu_1376_p3 = ((underflow_5_2_reg_1768[0:0] === 1'b1) ? 69'd295147905179352825856 : p_Val2_28_2_reg_1756);

assign p_5_3_fu_1412_p3 = ((underflow_5_3_reg_1787[0:0] === 1'b1) ? 69'd295147905179352825856 : p_Val2_28_3_reg_1775);

assign p_5_fu_1304_p3 = ((underflow_5_reg_1730[0:0] === 1'b1) ? 69'd295147905179352825856 : p_Val2_s_17_reg_1718);

assign p_Result_11_fu_447_p3 = ret_V_7_fu_443_p2[32'd78];

assign p_Result_12_fu_459_p3 = ret_V_7_fu_443_p2[32'd68];

assign p_Result_14_fu_643_p3 = r_V_9_reg_1572[32'd132];

assign p_Result_15_fu_699_p3 = y2_V_1_fu_673_p2[32'd68];

assign p_Result_2_fu_600_p4 = {{grp_fu_566_p2[137:133]}};

assign p_Result_s_15_fu_584_p4 = {{grp_fu_566_p2[137:134]}};

assign p_Result_s_fu_301_p2 = (($signed(ret_V_fu_261_p2) < $signed(70'd1180591620717411302401)) ? 1'b1 : 1'b0);

assign p_Val2_14_fu_455_p1 = ret_V_7_fu_443_p2[68:0];

assign p_Val2_28_1_fu_1049_p1 = X0_V;

assign p_Val2_28_1_fu_1049_p2 = ($signed(tmp_52_reg_1693) + $signed(p_Val2_28_1_fu_1049_p1));

assign p_Val2_28_2_fu_1131_p1 = X0_V;

assign p_Val2_28_2_fu_1131_p2 = ($signed(tmp_55_reg_1703) + $signed(p_Val2_28_2_fu_1131_p1));

assign p_Val2_28_3_fu_1213_p1 = X0_V;

assign p_Val2_28_3_fu_1213_p2 = ($signed(tmp_58_reg_1713) + $signed(p_Val2_28_3_fu_1213_p1));

assign p_Val2_s_17_fu_967_p1 = X0_V;

assign p_Val2_s_17_fu_967_p2 = ($signed(tmp_48_reg_1683) + $signed(p_Val2_s_17_fu_967_p1));

assign p_Val2_s_fu_342_p1 = tmp_reg_1480;

assign p_lshr_cast_fu_307_p1 = tmp_1_reg_1464;

assign p_lshr_f_cast_fu_316_p1 = tmp_2_reg_1469;

assign p_mux3_fu_531_p3 = ((brmerge6_fu_525_p2[0:0] === 1'b1) ? 69'd295147905179352825855 : p_Val2_14_fu_455_p1);

assign p_mux4_fu_802_p3 = ((brmerge9_fu_785_p2[0:0] === 1'b1) ? 69'd295147905179352825855 : y2_V_1_reg_1609);

assign p_mux5_1_fu_1333_p3 = ((brmerge25_1_fu_1319_p2[0:0] === 1'b1) ? 69'd295147905179352825855 : p_Val2_28_1_reg_1737);

assign p_mux5_2_fu_1369_p3 = ((brmerge25_2_fu_1355_p2[0:0] === 1'b1) ? 69'd295147905179352825855 : p_Val2_28_2_reg_1756);

assign p_mux5_3_fu_1405_p3 = ((brmerge25_3_fu_1391_p2[0:0] === 1'b1) ? 69'd295147905179352825855 : p_Val2_28_3_reg_1775);

assign p_mux5_fu_1297_p3 = ((brmerge11_fu_1283_p2[0:0] === 1'b1) ? 69'd295147905179352825855 : p_Val2_s_17_reg_1718);

assign p_mux_fu_387_p3 = ((brmerge3_fu_375_p2[0:0] === 1'b1) ? 69'd295147905179352825855 : p_Val2_s_fu_342_p1);

assign p_neg_fu_275_p2 = (70'd0 - ret_V_fu_261_p2);

assign p_neg_t_fu_310_p2 = (61'd0 - p_lshr_cast_fu_307_p1);

assign p_not2_1_fu_1071_p2 = ((tmp_19_fu_1061_p4 != 10'd0) ? 1'b1 : 1'b0);

assign p_not2_2_fu_1153_p2 = ((tmp_20_fu_1143_p4 != 10'd0) ? 1'b1 : 1'b0);

assign p_not2_3_fu_1235_p2 = ((tmp_26_fu_1225_p4 != 10'd0) ? 1'b1 : 1'b0);

assign p_not2_fu_989_p2 = ((tmp_18_fu_979_p4 != 10'd0) ? 1'b1 : 1'b0);

assign p_not3_1_fu_1101_p2 = ((tmp_19_fu_1061_p4 != 10'd1023) ? 1'b1 : 1'b0);

assign p_not3_2_fu_1183_p2 = ((tmp_20_fu_1143_p4 != 10'd1023) ? 1'b1 : 1'b0);

assign p_not3_3_fu_1265_p2 = ((tmp_26_fu_1225_p4 != 10'd1023) ? 1'b1 : 1'b0);

assign p_not3_fu_1019_p2 = ((tmp_18_fu_979_p4 != 10'd1023) ? 1'b1 : 1'b0);

assign p_not7_fu_477_p2 = ((tmp_16_fu_467_p4 != 10'd0) ? 1'b1 : 1'b0);

assign p_not8_fu_507_p2 = ((tmp_16_fu_467_p4 != 10'd1023) ? 1'b1 : 1'b0);

assign p_not9_fu_747_p2 = (deleted_zeros_fu_738_p3 ^ 1'd1);

assign p_s_fu_395_p3 = ((underflow_fu_370_p2[0:0] === 1'b1) ? 69'd295147905179352825856 : p_Val2_s_fu_342_p1);

assign p_shl1_cast_fu_869_p1 = tmp_4_fu_861_p3;

assign phitmp1004_demorgan_fu_743_p2 = (carry_4_reg_1615 & Range1_all_ones_reg_1597);

assign pix_x_V_1_fu_903_p2 = (tmp_51_fu_884_p1 | 10'd2);

assign pix_x_V_2_fu_918_p2 = (tmp_51_fu_884_p1 | 10'd3);

assign pix_x_V_3_fu_933_p2 = (11'd4 + tmp_V_1_reg_214);

assign pix_x_V_s_fu_888_p2 = (tmp_51_fu_884_p1 | 10'd1);

assign pix_y_V_fu_428_p2 = (tmp_V_reg_202 + 10'd1);

assign r_V_cast_fu_411_p1 = $signed(delta_V_fu_403_p3);

assign r_V_fu_562_p1 = y_V_fu_555_p3;

assign r_assign_3_fu_650_p2 = (tmp_41_fu_631_p3 | r_fu_638_p2);

assign r_fu_638_p2 = ((tmp_42_reg_1587 != 63'd0) ? 1'b1 : 1'b0);

assign ret_V_7_fu_443_p2 = ($signed(lhs_V_3_cast_reg_1506) - $signed(r_V_8_reg_1532));

assign ret_V_8_1_fu_1037_p2 = ($signed(lhs_V_4_cast_reg_1511) + $signed(r_V_15_1_reg_1688));

assign ret_V_8_2_fu_1119_p2 = ($signed(lhs_V_4_cast_reg_1511) + $signed(r_V_15_2_reg_1698));

assign ret_V_8_3_fu_1201_p2 = ($signed(lhs_V_4_cast_reg_1511) + $signed(r_V_15_3_reg_1708));

assign ret_V_8_fu_955_p2 = ($signed(lhs_V_4_cast_reg_1511) + $signed(r_V_s_reg_1678));

assign ret_V_fu_261_p2 = ($signed(lhs_V_fu_253_p1) - $signed(rhs_V_fu_257_p1));

assign rev4_fu_714_p2 = (tmp_47_fu_707_p3 ^ 1'd1);

assign rev_fu_687_p2 = (tmp_45_fu_679_p3 ^ 1'd1);

assign rhs_V_fu_257_p0 = X0_V;

assign rhs_V_fu_257_p1 = rhs_V_fu_257_p0;

assign tmp1_demorgan_fu_769_p2 = (phitmp1004_demorgan_fu_743_p2 | brmerge1020_demorgan_reg_1626);

assign tmp1_fu_774_p2 = (tmp1_demorgan_fu_769_p2 ^ 1'd1);

assign tmp2_fu_791_p2 = (tmp_23_fu_758_p2 | brmerge1020_demorgan_reg_1626);

assign tmp_14_fu_422_p2 = ((tmp_V_reg_202 == 10'd768) ? 1'b1 : 1'b0);

assign tmp_16_fu_467_p4 = {{ret_V_7_fu_443_p2[78:69]}};

assign tmp_17_fu_489_p2 = (p_Result_11_fu_447_p3 ^ 1'd1);

assign tmp_18_fu_979_p4 = {{ret_V_8_fu_955_p2[78:69]}};

assign tmp_19_fu_1061_p4 = {{ret_V_8_1_fu_1037_p2[78:69]}};

assign tmp_20_fu_1143_p4 = {{ret_V_8_2_fu_1119_p2[78:69]}};

assign tmp_21_fu_663_p2 = (tmp_44_fu_656_p3 & r_assign_3_fu_650_p2);

assign tmp_22_fu_669_p1 = tmp_21_fu_663_p2;

assign tmp_23_fu_758_p2 = (p_Result_13_reg_1581 ^ 1'd1);

assign tmp_24_fu_828_p2 = ((tmp_V_1_reg_214 == 11'd1024) ? 1'b1 : 1'b0);

assign tmp_25_fu_1001_p2 = (tmp_49_fu_959_p3 ^ 1'd1);

assign tmp_26_fu_1225_p4 = {{ret_V_8_3_fu_1201_p2[78:69]}};

assign tmp_30_cast5_fu_824_p1 = tmp_V_reg_202;

assign tmp_3_fu_853_p3 = {{newIndex_fu_843_p4}, {10'd0}};

assign tmp_41_fu_631_p3 = r_V_9_reg_1572[32'd64];

assign tmp_42_fu_580_p1 = grp_fu_566_p2[62:0];

assign tmp_44_fu_656_p3 = r_V_9_reg_1572[32'd63];

assign tmp_45_fu_679_p3 = y2_V_1_fu_673_p2[32'd68];

assign tmp_46_1_fu_1083_p2 = (tmp_53_fu_1041_p3 ^ 1'd1);

assign tmp_46_2_fu_1165_p2 = (tmp_56_fu_1123_p3 ^ 1'd1);

assign tmp_46_3_fu_1247_p2 = (tmp_59_fu_1205_p3 ^ 1'd1);

assign tmp_47_fu_707_p3 = r_V_9_reg_1572[32'd133];

assign tmp_48_fu_939_p1 = grp_fu_838_p2[68:0];

assign tmp_49_fu_959_p3 = ret_V_8_fu_955_p2[32'd78];

assign tmp_4_fu_861_p3 = {{newIndex_fu_843_p4}, {8'd0}};

assign tmp_50_fu_971_p3 = p_Val2_s_17_fu_967_p2[32'd68];

assign tmp_51_fu_884_p1 = tmp_V_1_reg_214[9:0];

assign tmp_52_fu_943_p1 = grp_fu_898_p2[68:0];

assign tmp_53_fu_1041_p3 = ret_V_8_1_fu_1037_p2[32'd78];

assign tmp_54_fu_1053_p3 = p_Val2_28_1_fu_1049_p2[32'd68];

assign tmp_55_fu_947_p1 = grp_fu_913_p2[68:0];

assign tmp_56_fu_1123_p3 = ret_V_8_2_fu_1119_p2[32'd78];

assign tmp_57_fu_1135_p3 = p_Val2_28_2_fu_1131_p2[32'd68];

assign tmp_58_fu_951_p1 = grp_fu_928_p2[68:0];

assign tmp_59_fu_1205_p3 = ret_V_8_3_fu_1201_p2[32'd78];

assign tmp_5_fu_873_p2 = (tmp_3_fu_853_p3 - p_shl1_cast_fu_869_p1);

assign tmp_60_fu_1217_p3 = p_Val2_28_3_fu_1213_p2[32'd68];

assign tmp_6_cast_fu_1427_p1 = $signed(tmp_6_reg_1653);

assign tmp_6_fu_879_p2 = (tmp_30_cast5_reg_1640 + tmp_5_fu_873_p2);

assign tmp_fu_319_p3 = ((tmp_32_reg_1459[0:0] === 1'b1) ? p_neg_t_fu_310_p2 : p_lshr_f_cast_fu_316_p1);

assign tmp_s_fu_349_p2 = (p_Result_s_reg_1474 ^ 1'd1);

assign underflow_3_fu_519_p2 = (p_Result_11_fu_447_p3 & brmerge5_fu_513_p2);

assign underflow_4_fu_780_p2 = (tmp1_fu_774_p2 & p_Result_13_reg_1581);

assign underflow_5_1_fu_1113_p2 = (tmp_53_fu_1041_p3 & brmerge24_1_fu_1107_p2);

assign underflow_5_2_fu_1195_p2 = (tmp_56_fu_1123_p3 & brmerge24_2_fu_1189_p2);

assign underflow_5_3_fu_1277_p2 = (tmp_59_fu_1205_p3 & brmerge24_3_fu_1271_p2);

assign underflow_5_fu_1031_p2 = (tmp_49_fu_959_p3 & brmerge10_fu_1025_p2);

assign underflow_fu_370_p2 = (p_Result_s_reg_1474 & brmerge2_fu_364_p2);

assign y2_V_1_fu_673_p2 = (tmp_22_fu_669_p1 + y2_V_fu_622_p4);

assign y2_V_fu_622_p4 = {{r_V_9_reg_1572[132:64]}};

assign y_V_fu_555_p3 = ((brmerge7_fu_544_p2[0:0] === 1'b1) ? p_mux3_reg_1553 : p_2_fu_549_p3);

always @ (posedge ap_clk) begin
    tmp_30_cast5_reg_1640[18:10] <= 9'b000000000;
end

endmodule //calc
