// Seed: 2493193990
module module_0 (
    input tri1  id_0,
    input tri0  id_1,
    input tri0  id_2,
    input tri0  id_3
    , id_9,
    input tri   id_4,
    input tri   id_5,
    input uwire id_6,
    input uwire id_7
);
  wire id_10;
  wire id_11;
  always @(posedge id_7) id_9 <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri id_3
);
  assign id_1 = 1 ? 1 : id_3;
  module_0(
      id_2, id_2, id_3, id_2, id_2, id_3, id_2, id_3
  );
endmodule
