# Reading L:/Programmering/Quartus_prime/modelsim_ase/tcl/vsim/pref.tcl
# do Sevenseg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying L:/Programmering/Quartus_prime/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:40 on Apr 24,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Sevenseg_pkg
# End time: 20:48:40 on Apr 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:40 on Apr 24,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Sevenseg_pkg
# -- Compiling entity Sevenseg
# -- Compiling architecture gate of Sevenseg
# End time: 20:48:40 on Apr 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:40 on Apr 24,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Sevenseg_pkg
# -- Compiling entity top
# -- Compiling architecture struct of top
# End time: 20:48:40 on Apr 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:48:40 on Apr 24,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Dizj/Documents/GIT/VHDL/Lektion 5 Sevenseg/Sevenseg_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Sevenseg_pkg
# -- Compiling entity Sevenseg_tb
# -- Compiling architecture tb of Sevenseg_tb
# End time: 20:48:40 on Apr 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  sevenseg_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" sevenseg_tb 
# Start time: 20:48:40 on Apr 24,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sevenseg_pkg
# Loading work.sevenseg_tb(tb)
# Loading work.top(struct)
# Loading work.sevenseg(gate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 20:48:55 on Apr 24,2022, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
