INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/s/a/safarhat/Documents/EC605/lab_5/final_alu/final_alu.srcs/sources_1/imports/Downloads/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/s/a/safarhat/Documents/EC605/lab_5/final_alu/final_alu.srcs/sim_1/new/alu_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_testbench
