$date
	Wed Mar 21 20:03:56 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0054 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0054 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0054 $end
$var wire 1 # p2 $end
$upscope $end
$scope module Exemplo0054 $end
$var wire 1 $ p3 $end
$upscope $end
$scope module Exemplo0054 $end
$var wire 1 % p4 $end
$upscope $end
$scope module Exemplo0054 $end
$scope module clk $end
$var reg 1 & clk $end
$upscope $end
$scope module pls1 $end
$var wire 1 ! clock $end
$var reg 1 ' signal $end
$upscope $end
$scope module pls2 $end
$var wire 1 ! clock $end
$var reg 1 ( signal $end
$upscope $end
$scope module pls3 $end
$var wire 1 ! clock $end
$var reg 1 ) signal $end
$upscope $end
$scope module pls4 $end
$var wire 1 ! clock $end
$var reg 1 * signal $end
$upscope $end
$upscope $end
$scope module clock1 $end
$var wire 1 + clk $end
$scope module CLK1 $end
$var reg 1 , clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
x*
x)
x(
x'
0&
x%
x$
x#
x"
0!
$end
#12
1'
1"
1(
1#
1,
1+
1&
1!
#16
0'
0"
#17
0(
0#
#20
1'
1"
#24
1)
1$
1*
1%
0'
0"
0,
0+
0&
0!
#28
1'
1"
#32
0'
0"
#36
1(
1#
1'
1"
1,
1+
1&
1!
#39
0)
0$
#40
0'
0"
#41
0(
0#
#44
1'
1"
0*
0%
#48
0'
0"
0,
0+
0&
0!
#52
1'
1"
#54
1)
1$
#56
0'
0"
#60
1(
1#
1'
1"
1,
1+
1&
1!
#64
0'
0"
1*
1%
#65
0(
0#
#68
1'
1"
#72
0'
0"
0,
0+
0&
0!
#76
1'
1"
#80
0'
0"
#84
1(
1#
1'
1"
1,
1+
1&
1!
0*
0%
#87
0)
0$
#88
0'
0"
#89
0(
0#
#92
1'
1"
#96
1*
1%
0'
0"
0,
0+
0&
0!
#100
1'
1"
#102
1)
1$
#104
0'
0"
#108
1(
1#
1'
1"
1,
1+
1&
1!
#112
0'
0"
#113
0(
0#
#116
1'
1"
0*
0%
#120
0'
0"
0,
0+
0&
0!
