Timing Report Max Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Fri Sep 17 12:23:37 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

-----------------------------------------------------
SUMMARY

Clock Domain:               DDR_REF
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[0]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DQS[1]
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               REF_CLK_0
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain DDR_REF

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/pcie_apblink_inst:S_CLK

SET Register to Register

Path 1
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[2]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[32]:D
  Delay (ns):              7.309
  Arrival (ns):           10.118
  Setup (ns):              0.000
  Minimum Period (ns):     7.394
  Operating Conditions: slow_lv_ht

Path 2
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[5]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[32]:D
  Delay (ns):              7.248
  Arrival (ns):           10.057
  Setup (ns):              0.000
  Minimum Period (ns):     7.333
  Operating Conditions: slow_lv_ht

Path 3
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[14]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[32]:D
  Delay (ns):              7.159
  Arrival (ns):            9.968
  Setup (ns):              0.000
  Minimum Period (ns):     7.244
  Operating Conditions: slow_lv_ht

Path 4
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[3]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[32]:D
  Delay (ns):              7.115
  Arrival (ns):            9.924
  Setup (ns):              0.000
  Minimum Period (ns):     7.200
  Operating Conditions: slow_lv_ht

Path 5
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[2]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_reg32[32]:D
  Delay (ns):              7.081
  Arrival (ns):            9.890
  Setup (ns):              0.000
  Minimum Period (ns):     7.167
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[2]:CLK
  To: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[32]:D
  data required time                                    N/C
  data arrival time                          -       10.118
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR_REF
               +     0.000          Clock source
  0.000                        DDR_REF (r)
               +     0.000          net: DDR_REF
  0.000                        DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.395          net: DDR_REF_ibuf/YIN
  1.004                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.145                        CLKINT_0/U0_IOBA:Y (r)
               +     0.518          net: CLKINT_0/U0_IOBA_net
  1.663                        CLKINT_0:A (r)
               +     0.178          cell: ADLIB:GB
  1.841                        CLKINT_0:Y (r)
               +     0.365          net: CLKINT_0/U0_Y
  2.206                        CLKINT_0/U0_RGB1_RGB2:A (r)
               +     0.058          cell: ADLIB:RGB
  2.264                        CLKINT_0/U0_RGB1_RGB2:Y (f)
               +     0.545          net: CLKINT_0/U0_RGB1_RGB2_rgb_net_1
  2.809                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[2]:CLK (r)
               +     0.194          cell: ADLIB:SLE
  3.003                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt[2]:Q (f)
               +     0.177          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/SDATASELInt_Z[2]
  3.180                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_0_o2_8:D (f)
               +     0.236          cell: ADLIB:CFG4
  3.416                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_0_o2_8:Y (f)
               +     0.343          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_0_o2_8_Z
  3.759                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_0_o2:B (f)
               +     0.236          cell: ADLIB:CFG4
  3.995                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_0_o2:Y (f)
               +     0.608          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/N_333
  4.603                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_0_a2:A (f)
               +     0.050          cell: ADLIB:CFG2
  4.653                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_0_a2:Y (r)
               +     0.128          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_17_i
  4.781                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18:A (r)
               +     0.090          cell: ADLIB:CFG2
  4.871                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18:Y (r)
               +     0.064          net: AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/un1_SDATASELInt_18_i
  4.935                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_0_a2_0_0_RNI4M281:A (r)
               +     0.053          cell: ADLIB:CFG3
  4.988                        AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_20_iv_0_0_a2_0_0_RNI4M281:Y (r)
               +     0.969          net: AXItoAPB_0/N_6458_i
  5.957                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a8_0_0_RNI6G722:C (r)
               +     0.053          cell: ADLIB:CFG3
  6.010                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_cnst_i_a8_0_0_RNI6G722:Y (r)
               +     0.352          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_16_sqmuxa_2
  6.362                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_16_sqmuxa:C (r)
               +     0.090          cell: ADLIB:CFG3
  6.452                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_16_sqmuxa:Y (r)
               +     0.116          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrEn_16_sqmuxa_Z
  6.568                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_1[0]:C (r)
               +     0.053          cell: ADLIB:CFG4
  6.621                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_1[0]:Y (r)
               +     1.133          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/N_332
  7.754                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m[32]:A (r)
               +     0.200          cell: ADLIB:CFG2
  7.954                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m[32]:Y (r)
               +     0.582          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrDataReg_m_Z[32]
  8.536                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[32]:B (r)
               +     0.200          cell: ADLIB:CFG4
  8.736                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1[32]:Y (r)
               +     0.427          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_1_Z[32]
  9.163                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[32]:B (r)
               +     0.200          cell: ADLIB:CFG4
  9.363                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4[32]:Y (r)
               +     0.348          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv_4_Z[32]
  9.711                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[32]:C (r)
               +     0.156          cell: ADLIB:CFG4
  9.867                        AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/rdFIFOWrData_4_iv[32]:Y (r)
               +     0.251          net: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/rdFIFOWrData[32]
  10.118                       AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[32]:D (r)
                                    
  10.118                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DDR_REF
               +     0.000          Clock source
  N/C                          DDR_REF (r)
               +     0.000          net: DDR_REF
  N/C                          DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  N/C                          DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.359          net: DDR_REF_ibuf/YIN
  N/C                          CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          CLKINT_0/U0_IOBA:Y (r)
               +     0.470          net: CLKINT_0/U0_IOBA_net
  N/C                          CLKINT_0:A (r)
               +     0.162          cell: ADLIB:GB
  N/C                          CLKINT_0:Y (r)
               +     0.330          net: CLKINT_0/U0_Y
  N/C                          CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.500          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[32]:CLK (r)
               +     0.204          
  N/C                          clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/wrDataReg[32]:D


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to DDR_REF

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to DDR_REF

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[0]:ALn
  Delay (ns):              3.616
  Arrival (ns):            6.410
  Recovery (ns):           0.209
  Minimum Period (ns):     3.918
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[1]:ALn
  Delay (ns):              3.202
  Arrival (ns):            5.996
  Recovery (ns):           0.196
  Minimum Period (ns):     3.492
  Skew (ns):               0.094
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[1]:ALn
  Delay (ns):              3.203
  Arrival (ns):            5.997
  Recovery (ns):           0.196
  Minimum Period (ns):     3.492
  Skew (ns):               0.093
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[0]:ALn
  Delay (ns):              3.201
  Arrival (ns):            5.995
  Recovery (ns):           0.196
  Minimum Period (ns):     3.491
  Skew (ns):               0.094
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[1]:ALn
  Delay (ns):              3.201
  Arrival (ns):            5.995
  Recovery (ns):           0.196
  Minimum Period (ns):     3.491
  Skew (ns):               0.094
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[0]:ALn
  data required time                                    N/C
  data arrival time                          -        6.410
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR_REF
               +     0.000          Clock source
  0.000                        DDR_REF (r)
               +     0.000          net: DDR_REF
  0.000                        DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.609          cell: ADLIB:IOPAD_IN
  0.609                        DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.395          net: DDR_REF_ibuf/YIN
  1.004                        CLKINT_0/U0_IOBA:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  1.145                        CLKINT_0/U0_IOBA:Y (r)
               +     0.518          net: CLKINT_0/U0_IOBA_net
  1.663                        CLKINT_0:A (r)
               +     0.178          cell: ADLIB:GB
  1.841                        CLKINT_0:Y (r)
               +     0.363          net: CLKINT_0/U0_Y
  2.204                        CLKINT_0/U0_RGB1_RGB4:A (r)
               +     0.058          cell: ADLIB:RGB
  2.262                        CLKINT_0/U0_RGB1_RGB4:Y (f)
               +     0.532          net: CLKINT_0/U0_RGB1_RGB4_rgb_net_1
  2.794                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.995                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset:Q (r)
               +     3.415          net: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset
  6.410                        AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[0]:ALn (r)
                                    
  6.410                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DDR_REF
               +     0.000          Clock source
  N/C                          DDR_REF (r)
               +     0.000          net: DDR_REF
  N/C                          DDR_REF_ibuf/U_IOPAD:PAD (r)
               +     0.528          cell: ADLIB:IOPAD_IN
  N/C                          DDR_REF_ibuf/U_IOPAD:Y (r)
               +     0.359          net: DDR_REF_ibuf/YIN
  N/C                          CLKINT_0/U0_IOBA:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          CLKINT_0/U0_IOBA:Y (r)
               +     0.470          net: CLKINT_0/U0_IOBA_net
  N/C                          CLKINT_0:A (r)
               +     0.162          cell: ADLIB:GB
  N/C                          CLKINT_0:Y (r)
               +     0.330          net: CLKINT_0/U0_Y
  N/C                          CLKINT_0/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          CLKINT_0/U0_RGB1_RGB0:Y (f)
               +     0.477          net: CLKINT_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[0]:CLK (r)
               +     0.204          
  N/C                          clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[0]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DQS[0]

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DQS[0]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_IOD_0:RX_P
  Delay (ns):              0.482
  Arrival (ns):            0.482
  Setup (ns):              1.611
  External Setup (ns):     1.095
  Operating Conditions: slow_lv_lt

Path 2
  From: DQ[6]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_6:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     1.121
  Operating Conditions: slow_lv_lt

Path 3
  From: DQ[4]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_4:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     1.121
  Operating Conditions: slow_lv_lt

Path 4
  From: DQ[2]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_2:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     1.121
  Operating Conditions: slow_lv_lt

Path 5
  From: DQ[0]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_0:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     1.121
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: DQS[0]
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_IOD_0:RX_P
  data required time                                    N/C
  data arrival time                          -        0.482
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DQS[0]
               +     0.000          Clock source
  0.000                        DQS[0] (f)
               +     0.482          cell: ADLIB:IOPADP_BI
  0.482                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:Y (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS_DQS
  0.482                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_IOD_0:RX_P (f)
                                    
  0.482                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DQS[0]
               +     0.000          Clock source
  N/C                          DQS[0] (f)
               +     0.417          cell: ADLIB:IOPADP_BI
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:Y (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS_DQS
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DQS (f)
               +     0.581          cell: ADLIB:LANECTRL
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:RX_DQS_90[0] (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/RX_DQS_90[0]
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_IOD_0:RX_DQS_90[0] (f)
               -     1.611          Library setup time: ADLIB:IOD
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_IOD_0:RX_P


Operating Conditions : slow_lv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to DQS[0]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to DQS[0]

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DQS[1]

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DQS[1]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_P
  Delay (ns):              0.482
  Arrival (ns):            0.482
  Setup (ns):              1.611
  External Setup (ns):     1.095
  Operating Conditions: slow_lv_lt

Path 2
  From: DQ[8]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     1.121
  Operating Conditions: slow_lv_lt

Path 3
  From: DQ[15]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_7:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     1.121
  Operating Conditions: slow_lv_lt

Path 4
  From: DQ[13]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_5:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     1.121
  Operating Conditions: slow_lv_lt

Path 5
  From: DQ[11]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_3:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     1.121
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: DQS[1]
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_P
  data required time                                    N/C
  data arrival time                          -        0.482
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DQS[1]
               +     0.000          Clock source
  0.000                        DQS[1] (f)
               +     0.482          cell: ADLIB:IOPADP_BI
  0.482                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:Y (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS_DQS
  0.482                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_P (f)
                                    
  0.482                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DQS[1]
               +     0.000          Clock source
  N/C                          DQS[1] (f)
               +     0.417          cell: ADLIB:IOPADP_BI
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:Y (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS_DQS
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DQS (f)
               +     0.581          cell: ADLIB:LANECTRL
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:RX_DQS_90[0] (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/RX_DQS_90_0[0]
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_DQS_90[0] (f)
               -     1.611          Library setup time: ADLIB:IOD
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_P


Operating Conditions : slow_lv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to DQS[1]

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to DQS[1]

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              8.265
  Arrival (ns):            8.265
  Recovery (ns):           1.395
  External Recovery (ns):   7.427
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        8.265
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     6.597          net: USER_RESETN_c
  8.265                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  8.265                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0_CLK_OUT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK0 (r)
               +     0.567          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.164          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.308          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.152          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.328          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.665          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.395          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TL_CLK_0/OSC_160MHz_0/OSC_160MHz_0/I_OSC_160:CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:A

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

Info: The maximum frequency of this clock domain is limited by the period of pin PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  Delay (ns):              7.673
  Arrival (ns):            7.673
  Recovery (ns):           1.495
  External Recovery (ns):   3.291
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: USER_RESETN
  To: PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N
  data required time                                    N/C
  data arrival time                          -        7.673
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.147          cell: ADLIB:IOPAD_IN
  1.147                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.147                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.279          cell: ADLIB:IOIN_IB_E
  1.426                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     6.247          net: USER_RESETN_c
  7.673                        PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N (r)
                                    
  7.673                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK
               +     0.000          Clock source
  N/C                          PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK (r)
               +     3.536          net: PCIe_EP_0/PCIe_TX_PLL_0_CLK_125
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:A (r)
               +     0.000          cell: ADLIB:ICB_INT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_1:Y (r)
               +     0.180          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:CLK1 (r)
               +     0.569          cell: ADLIB:ICB_NGMUX
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_NGMUX:Y (r)
               +     0.000          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Y_I_NGMUX_net
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:A (r)
               +     0.162          cell: ADLIB:ICB_CLKINT
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_1:Y (r)
               +     0.286          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT_NET
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT:Y (r)
               +     0.308          net: PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_Y
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:A (r)
               +     0.048          cell: ADLIB:RGB
  N/C                          PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/I_CLKINT/U0_RGB1:Y (f)
               +     0.634          net: PCIe_EP_0/PCIe_TL_CLK_0_TL_CLK
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:TL_CLK (r)
               -     1.495          Library recovery time: ADLIB:PCIE
  N/C                          PCIe_EP_0/PCIex4_0/PCIE_1:MPERST_N


Operating Conditions : slow_lv_lt

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0

SET Register to Register

Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[17]:EN
  Delay (ns):              5.416
  Arrival (ns):            7.435
  Setup (ns):              0.136
  Minimum Period (ns):     5.794
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[1]:EN
  Delay (ns):              5.415
  Arrival (ns):            7.434
  Setup (ns):              0.136
  Minimum Period (ns):     5.793
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[18]:EN
  Delay (ns):              5.416
  Arrival (ns):            7.435
  Setup (ns):              0.136
  Minimum Period (ns):     5.793
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[12]:EN
  Delay (ns):              5.415
  Arrival (ns):            7.434
  Setup (ns):              0.136
  Minimum Period (ns):     5.793
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To:   si5344a_config_0/cfg_mem_rdata_ff[13]:EN
  Delay (ns):              5.415
  Arrival (ns):            7.434
  Setup (ns):              0.136
  Minimum Period (ns):     5.792
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK
  To: si5344a_config_0/cfg_mem_rdata_ff[17]:EN
  data required time                                    N/C
  data arrival time                          -        7.435
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.200          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.200                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.347                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.696                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.169          cell: ADLIB:GB
  0.865                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.357          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.222                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  1.280                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.739          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  2.019                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:A_CLK (r)
               +     2.085          cell: ADLIB:RAM1K20_IP
  4.104                        si5344a_config_0/cfg_mem_i/mem24x24x512_0/mem24x24x512_mem24x24x512_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP:B_DOUT[16] (f)
               +     0.523          net: si5344a_config_0/cfg_mem_rdata[14]
  4.627                        si5344a_config_0/cfg_state_ns_11_0_.m60_14_0:A (f)
               +     0.116          cell: ADLIB:CFG2
  4.743                        si5344a_config_0/cfg_state_ns_11_0_.m60_14_0:Y (f)
               +     0.234          net: si5344a_config_0/m60_14_0
  4.977                        si5344a_config_0/cfg_state_ns_11_0_.m60_14:A (f)
               +     0.071          cell: ADLIB:CFG4
  5.048                        si5344a_config_0/cfg_state_ns_11_0_.m60_14:Y (f)
               +     0.562          net: si5344a_config_0/m60_14
  5.610                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_15:B (f)
               +     0.085          cell: ADLIB:CFG4
  5.695                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_15:Y (f)
               +     0.158          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_15_Z
  5.853                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk:C (f)
               +     0.193          cell: ADLIB:CFG4
  6.046                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk:Y (f)
               +     0.125          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un204_clk_Z
  6.171                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa_2:B (f)
               +     0.050          cell: ADLIB:CFG4
  6.221                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa_2:Y (r)
               +     0.352          net: si5344a_config_0/cfg_state_9_sqmuxa_2
  6.573                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa:C (r)
               +     0.171          cell: ADLIB:CFG3
  6.744                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/cfg_state_9_sqmuxa:Y (r)
               +     0.691          net: si5344a_config_0/cfg_state_9_sqmuxa
  7.435                        si5344a_config_0/cfg_mem_rdata_ff[17]:EN (r)
                                    
  7.435                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.182          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.324          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.489          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          si5344a_config_0/cfg_mem_rdata_ff[17]:CLK (r)
               +     0.135          
  N/C                          clock reconvergence pessimism
               -     0.136          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/cfg_mem_rdata_ff[17]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[9]:D
  Delay (ns):              2.630
  Arrival (ns):            2.630
  Setup (ns):              0.000
  External Setup (ns):     0.990
  Operating Conditions: slow_lv_ht

Path 2
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[11]:D
  Delay (ns):              2.627
  Arrival (ns):            2.627
  Setup (ns):              0.000
  External Setup (ns):     0.987
  Operating Conditions: slow_lv_ht

Path 3
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[20]:D
  Delay (ns):              2.619
  Arrival (ns):            2.619
  Setup (ns):              0.000
  External Setup (ns):     0.962
  Operating Conditions: slow_lv_ht

Path 4
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[4]:D
  Delay (ns):              2.617
  Arrival (ns):            2.617
  Setup (ns):              0.000
  External Setup (ns):     0.960
  Operating Conditions: slow_lv_ht

Path 5
  From: I2C_SDA
  To:   si5344a_config_0/i2c_state[18]:D
  Delay (ns):              2.614
  Arrival (ns):            2.614
  Setup (ns):              0.000
  External Setup (ns):     0.958
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: I2C_SDA
  To: si5344a_config_0/i2c_state[9]:D
  data required time                                    N/C
  data arrival time                          -        2.630
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        I2C_SDA (r)
               +     1.322          cell: ADLIB:IOPAD_BI
  1.322                        BIBUF_1/U_IOPAD:Y (r)
               +     0.000          net: BIBUF_1/YIN
  1.322                        BIBUF_1/U_IOBI:YIN (r)
               +     0.346          cell: ADLIB:IOBI_IB_OB_EB
  1.668                        BIBUF_1/U_IOBI:Y (r)
               +     0.691          net: BIBUF_1_Y
  2.359                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0_a4_1[9]:B (r)
               +     0.247          cell: ADLIB:CFG4
  2.606                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/i2c_state_srsts_0_a4_1[9]:Y (f)
               +     0.024          net: si5344a_config_0/i2c_state_nss[15]
  2.630                        si5344a_config_0/i2c_state[9]:D (f)
                                    
  2.630                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.182          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.317          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.324          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.487          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  N/C                          si5344a_config_0/i2c_state[9]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          si5344a_config_0/i2c_state[9]:D


Operating Conditions : slow_lv_ht

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: si5344a_config_0/i2c_state[12]:CLK
  To:   I2C_SCL
  Delay (ns):              6.868
  Arrival (ns):            8.699
  Clock to Out (ns):       8.699
  Operating Conditions: slow_lv_ht

Path 2
  From: si5344a_config_0/i2c_clock_divider[0]:CLK
  To:   I2C_SCL
  Delay (ns):              6.801
  Arrival (ns):            8.641
  Clock to Out (ns):       8.641
  Operating Conditions: slow_lv_ht

Path 3
  From: si5344a_config_0/i2c_state[21]:CLK
  To:   I2C_SCL
  Delay (ns):              6.740
  Arrival (ns):            8.571
  Clock to Out (ns):       8.571
  Operating Conditions: slow_lv_ht

Path 4
  From: si5344a_config_0/i2c_clock_divider[2]:CLK
  To:   I2C_SCL
  Delay (ns):              6.648
  Arrival (ns):            8.488
  Clock to Out (ns):       8.488
  Operating Conditions: slow_lv_ht

Path 5
  From: si5344a_config_0/i2c_clock_divider[3]:CLK
  To:   I2C_SCL
  Delay (ns):              6.606
  Arrival (ns):            8.446
  Clock to Out (ns):       8.446
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: si5344a_config_0/i2c_state[12]:CLK
  To: I2C_SCL
  data required time                                    N/C
  data arrival time                          -        8.699
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  0.000                        PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
               +     0.200          net: PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0_clkint_0
  0.200                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:A (r)
               +     0.147          cell: ADLIB:ICB_CLKINT
  0.347                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_1:Y (r)
               +     0.349          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0_NET
  0.696                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:A (r)
               +     0.169          cell: ADLIB:GB
  0.865                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0:Y (r)
               +     0.357          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_Y
  1.222                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  1.280                        PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0:Y (f)
               +     0.551          net: PF_CCC_C2_0/PF_CCC_C2_0/clkint_0/U0_RGB1_RGB0_rgb_net_1
  1.831                        si5344a_config_0/i2c_state[12]:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.032                        si5344a_config_0/i2c_state[12]:Q (r)
               +     0.296          net: si5344a_config_0/i2c_state_Z[12]
  2.328                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2_0:A (r)
               +     0.156          cell: ADLIB:CFG2
  2.484                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2_0:Y (r)
               +     0.451          net: si5344a_config_0.N_627_i
  2.935                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2_0_RNIV6VK:D (r)
               +     0.156          cell: ADLIB:CFG4
  3.091                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2_0_RNIV6VK:Y (r)
               +     0.250          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_631_1
  3.341                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2_0_RNI4D6S:B (r)
               +     0.090          cell: ADLIB:CFG3
  3.431                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un14_si5344a_sdao_i_o2_0_RNI4D6S:Y (r)
               +     0.158          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/N_631
  3.589                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un27_si5344a_scl:D (r)
               +     0.200          cell: ADLIB:CFG4
  3.789                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un27_si5344a_scl:Y (r)
               +     0.285          net: si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/un27_si5344a_scl
  4.074                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un45_si5344a_scl_RNILA1T:B (r)
               +     0.247          cell: ADLIB:CFG4
  4.321                        si5344a_config_0/i2c_rdata_buf_i/fifo8x8x16_0/genblk18.fifo_corefifo_sync_scntr/memwaddr_r_4_1.un45_si5344a_scl_RNILA1T:Y (f)
               +     0.321          net: si5344a_config_0.un31_si5344a_scl_i
  4.642                        INV_0:A (f)
               +     0.050          cell: ADLIB:CFG1
  4.692                        INV_0:Y (r)
               +     0.558          net: INV_0_Y
  5.250                        BIBUF_0/U_IOBI:E (r)
               +     0.210          cell: ADLIB:IOBI_IB_OB_EB
  5.460                        BIBUF_0/U_IOBI:EOUT (r)
               +     0.000          net: BIBUF_0/EOUT
  5.460                        BIBUF_0/U_IOPAD:E (r)
               +     3.239          cell: ADLIB:IOPAD_BI
  8.699                        BIBUF_0/U_IOPAD:PAD (r)
                                    
  8.699                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0
               +     0.000          Clock source
  N/C                          PF_CCC_C2_0/PF_CCC_C2_0/pll_inst_0:OUT0 (r)
                                    
  N/C                          I2C_SCL (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

SET Register to Register

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[16]:EN
  Delay (ns):              6.406
  Arrival (ns):            8.332
  Setup (ns):              0.128
  Minimum Period (ns):     6.631
  Operating Conditions: slow_lv_ht

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[13]:EN
  Delay (ns):              6.405
  Arrival (ns):            8.331
  Setup (ns):              0.128
  Minimum Period (ns):     6.630
  Operating Conditions: slow_lv_ht

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/currState[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk3.rrs/sDat[60]:EN
  Delay (ns):              6.357
  Arrival (ns):            8.281
  Setup (ns):              0.128
  Minimum Period (ns):     6.587
  Operating Conditions: slow_lv_ht

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/currState[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk3.rrs/sDat[46]:EN
  Delay (ns):              6.357
  Arrival (ns):            8.281
  Setup (ns):              0.128
  Minimum Period (ns):     6.586
  Operating Conditions: slow_lv_ht

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/currState[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk3.rrs/sDat[20]:EN
  Delay (ns):              6.356
  Arrival (ns):            8.280
  Setup (ns):              0.128
  Minimum Period (ns):     6.586
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[16]:EN
  data required time                                    N/C
  data arrival time                          -        8.332
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     0.185          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  0.185                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  0.326                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.482          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  0.808                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.174          cell: ADLIB:GB
  0.982                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.359          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  1.341                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:A (r)
               +     0.058          cell: ADLIB:RGB
  1.399                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10:Y (f)
               +     0.527          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB10_rgb_net_1
  1.926                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:CLK (r)
               +     0.209          cell: ADLIB:SLE
  2.135                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/DERR_RVALID:Q (r)
               +     1.114          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/DERR_RVALID
  3.249                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdmx/m24:C (r)
               +     0.156          cell: ADLIB:CFG3
  3.405                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdmx/m24:Y (r)
               +     0.163          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdmx/N_25_0
  3.568                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdmx/m30:C (r)
               +     0.200          cell: ADLIB:CFG4
  3.768                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdmx/m30:Y (r)
               +     0.225          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/N_31_fc
  3.993                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdmx/m31:D (r)
               +     0.078          cell: ADLIB:CFG4
  4.071                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdmx/m31:Y (r)
               +     0.394          net: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/N_32
  4.465                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdmx/N_1696_i:A (r)
               +     0.078          cell: ADLIB:CFG2
  4.543                        AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdmx/N_1696_i:Y (r)
               +     1.282          net: AXI4_Interconnect_0/AXI4_Interconnect_0/masterRVALID[1]
  5.825                        AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/currState_RNI5VNU1[1]:C (r)
               +     0.090          cell: ADLIB:CFG4
  5.915                        AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/currState_RNI5VNU1[1]:Y (r)
               +     2.417          net: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/N_388_i
  8.332                        AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[16]:EN (r)
                                    
  8.332                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.438          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.159          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.328          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6:Y (f)
               +     0.466          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB6_rgb_net_1
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[16]:CLK (r)
               +     0.098          
  N/C                          clock reconvergence pessimism
               -     0.128          Library setup time: ADLIB:SLE
  N/C                          AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat[16]:EN


Operating Conditions : slow_lv_ht

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DQ[7]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[15]:D
  Delay (ns):              3.218
  Arrival (ns):            3.218
  Setup (ns):              0.000
  External Setup (ns):     1.568
  Operating Conditions: slow_lv_lt

Path 2
  From: DQ[8]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[15]:D
  Delay (ns):              3.184
  Arrival (ns):            3.184
  Setup (ns):              0.000
  External Setup (ns):     1.535
  Operating Conditions: slow_lv_lt

Path 3
  From: DQ[8]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[2]:D
  Delay (ns):              3.129
  Arrival (ns):            3.129
  Setup (ns):              0.000
  External Setup (ns):     1.480
  Operating Conditions: slow_lv_lt

Path 4
  From: DQ[7]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[2]:D
  Delay (ns):              3.105
  Arrival (ns):            3.105
  Setup (ns):              0.000
  External Setup (ns):     1.455
  Operating Conditions: slow_lv_lt

Path 5
  From: DQ[13]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[15]:D
  Delay (ns):              3.104
  Arrival (ns):            3.104
  Setup (ns):              0.000
  External Setup (ns):     1.455
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: DQ[7]
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[15]:D
  data required time                                    N/C
  data arrival time                          -        3.218
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DQ[7] (f)
               +     0.507          cell: ADLIB:IOPAD_BI
  0.507                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_7/U_IOPAD:Y (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/Y_I_BIBUF_7_net
  0.507                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_7:RX_P (f)
               +     1.000          cell: ADLIB:IOD
  1.507                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_7:RX_DATA[0] (f)
               +     0.745          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ_RX_BYPASS_DATA_7
  2.252                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/m14_e_5:A (f)
               +     0.285          cell: ADLIB:CFG4
  2.537                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/m14_e_5:Y (r)
               +     0.358          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/m14_e_5_Z
  2.895                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO[15]:C (r)
               +     0.297          cell: ADLIB:CFG4
  3.192                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO[15]:Y (f)
               +     0.026          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/N_33_mux
  3.218                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[15]:D (f)
                                    
  3.218                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.118          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.395          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.162          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.308          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.048          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.450          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[15]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[15]:D


Operating Conditions : slow_lv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX_CLK
  To:   DQ[10]
  Delay (ns):              2.839
  Arrival (ns):            5.036
  Clock to Out (ns):       5.036
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_6:TX_CLK
  To:   DQ[14]
  Delay (ns):              2.839
  Arrival (ns):            5.027
  Clock to Out (ns):       5.027
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_7:TX_CLK
  To:   DQ[7]
  Delay (ns):              2.839
  Arrival (ns):            5.027
  Clock to Out (ns):       5.027
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_4:TX_CLK
  To:   DQ[12]
  Delay (ns):              2.839
  Arrival (ns):            5.026
  Clock to Out (ns):       5.026
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_3:TX_CLK
  To:   DQ[11]
  Delay (ns):              2.837
  Arrival (ns):            5.020
  Clock to Out (ns):       5.020
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX_CLK
  To: DQ[10]
  data required time                                    N/C
  data arrival time                          -        5.036
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     0.185          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  0.185                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  0.326                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.482          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  0.808                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.174          cell: ADLIB:GB
  0.982                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.364          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  1.346                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  1.404                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.793          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  2.197                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX_CLK (r)
               +     1.218          cell: ADLIB:IOD
  3.415                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX (r)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/D_I_BIBUF_2_net
  3.415                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_2/U_IOPAD:D (r)
               +     1.621          cell: ADLIB:IOPAD_BI
  5.036                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_2/U_IOPAD:PAD (r)
                                    
  5.036                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
                                    
  N/C                          DQ[10] (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TL_CLK_0/CLK_DIV2_0/CLK_DIV2_0/I_CD:Y_DIV to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PCIe_EP_0/PCIe_TX_PLL_0/PCIe_TX_PLL_0/txpll_isnt_0:DIV_CLK to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2 to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

No Path 

END SET PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[4]:ALn
  Delay (ns):              3.589
  Arrival (ns):            5.539
  Recovery (ns):           0.209
  Minimum Period (ns):     3.905
  Skew (ns):               0.107
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[2]:ALn
  Delay (ns):              3.589
  Arrival (ns):            5.539
  Recovery (ns):           0.209
  Minimum Period (ns):     3.905
  Skew (ns):               0.107
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_2[1]:ALn
  Delay (ns):              3.587
  Arrival (ns):            5.537
  Recovery (ns):           0.209
  Minimum Period (ns):     3.904
  Skew (ns):               0.108
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_0[3]:ALn
  Delay (ns):              3.587
  Arrival (ns):            5.537
  Recovery (ns):           0.209
  Minimum Period (ns):     3.904
  Skew (ns):               0.108
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_0[2]:ALn
  Delay (ns):              3.588
  Arrival (ns):            5.538
  Recovery (ns):           0.209
  Minimum Period (ns):     3.904
  Skew (ns):               0.107
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[4]:ALn
  data required time                                    N/C
  data arrival time                          -        5.539
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     0.185          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  0.185                        PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.141          cell: ADLIB:ICB_CLKINT
  0.326                        PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.482          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  0.808                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.174          cell: ADLIB:GB
  0.982                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.364          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  1.346                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:A (r)
               +     0.058          cell: ADLIB:RGB
  1.404                        PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0:Y (f)
               +     0.546          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB0_rgb_net_1
  1.950                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK (r)
               +     0.201          cell: ADLIB:SLE
  2.151                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q (r)
               +     2.263          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z
  4.414                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA:A (r)
               +     0.129          cell: ADLIB:GB
  4.543                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA:Y (r)
               +     0.357          net: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_Y
  4.900                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_RGB1:A (r)
               +     0.058          cell: ADLIB:RGB
  4.958                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNI3QGA/U0_RGB1:Y (f)
               +     0.581          net: PF_DDR4_SS_0/reset_n_int_arst
  5.539                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[4]:ALn (r)
                                    
  5.539                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.438          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:A (r)
               +     0.159          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4:Y (r)
               +     0.329          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_Y
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1:Y (f)
               +     0.498          net: PF_DDR4_SS_0_SYS_CLK
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[4]:CLK (r)
               +     0.079          
  N/C                          clock reconvergence pessimism
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[4]:ALn


Operating Conditions : slow_lv_ht

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[9]:ALn
  Delay (ns):              9.212
  Arrival (ns):            9.212
  Recovery (ns):           0.209
  External Recovery (ns):   7.685
  Operating Conditions: slow_lv_ht

Path 2
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P2_OUT[9]:ALn
  Delay (ns):              9.212
  Arrival (ns):            9.212
  Recovery (ns):           0.209
  External Recovery (ns):   7.685
  Operating Conditions: slow_lv_ht

Path 3
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P1_OUT[6]:ALn
  Delay (ns):              9.211
  Arrival (ns):            9.211
  Recovery (ns):           0.209
  External Recovery (ns):   7.684
  Operating Conditions: slow_lv_ht

Path 4
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[9]:ALn
  Delay (ns):              9.211
  Arrival (ns):            9.211
  Recovery (ns):           0.209
  External Recovery (ns):   7.684
  Operating Conditions: slow_lv_ht

Path 5
  From: USER_RESETN
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[6]:ALn
  Delay (ns):              9.211
  Arrival (ns):            9.211
  Recovery (ns):           0.209
  External Recovery (ns):   7.684
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: USER_RESETN
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[9]:ALn
  data required time                                    N/C
  data arrival time                          -        9.212
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        USER_RESETN (r)
               +     0.000          net: USER_RESETN
  0.000                        USER_RESETN_ibuf/U_IOPAD:PAD (r)
               +     1.322          cell: ADLIB:IOPAD_IN
  1.322                        USER_RESETN_ibuf/U_IOPAD:Y (r)
               +     0.000          net: USER_RESETN_ibuf/YIN
  1.322                        USER_RESETN_ibuf/U_IOIN:YIN (r)
               +     0.346          cell: ADLIB:IOIN_IB_E
  1.668                        USER_RESETN_ibuf/U_IOIN:Y (r)
               +     4.222          net: USER_RESETN_c
  5.890                        AND3_0:C (r)
               +     0.156          cell: ADLIB:CFG3
  6.046                        AND3_0:Y (r)
               +     3.166          net: AND3_0_Y
  9.212                        PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[9]:ALn (r)
                                    
  9.212                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 (r)
               +     0.169          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_clkint_4
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:A (r)
               +     0.122          cell: ADLIB:ICB_CLKINT
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4_1:Y (r)
               +     0.438          net: PF_DDR4_SS_0/CCC_0/clkint_4_NET
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:A (r)
               +     0.159          cell: ADLIB:GB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_GB0:Y (r)
               +     0.327          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_gbs_1
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1:Y (f)
               +     0.472          net: PF_DDR4_SS_0/CCC_0/clkint_4/U0_RGB1_RGB1_rgb_net_1
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[9]:CLK (r)
               -     0.209          Library recovery time: ADLIB:SLE
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P3_OUT[9]:ALn


Operating Conditions : slow_lv_ht

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2

SET Register to Register

Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_IOD_0:TX_DQS
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQSW_TRAINING/I_IOD_0:RX_N
  Delay (ns):              3.100
  Arrival (ns):            4.314
  Setup (ns):              1.565
  Minimum Period (ns):     5.328
  Operating Conditions: slow_lv_lt

Path 2
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DM/I_IOD_0:TX_DQS
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQSW_TRAINING/I_IOD_0:RX_N
  Delay (ns):              3.099
  Arrival (ns):            4.313
  Setup (ns):              1.565
  Minimum Period (ns):     5.327
  Operating Conditions: slow_lv_lt

Path 3
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_A_12/I_IOD_0:TX_DQS_270
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_A_12/I_IOD_0:RX_P
  Delay (ns):              3.053
  Arrival (ns):            4.223
  Setup (ns):              1.296
  Minimum Period (ns):     4.968
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_IOD_0:TX_DQS
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQSW_TRAINING/I_IOD_0:RX_N
  data required time                                    N/C
  data arrival time                          -        4.314
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2 (f)
               +     0.314          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_hs_io_clk_11
  0.314                        PF_DDR4_SS_0/CCC_0/hs_io_clk_11:A (f)
               +     0.230          cell: ADLIB:HS_IO_CLK
  0.544                        PF_DDR4_SS_0/CCC_0/hs_io_clk_11:Y (f)
               +     0.008          net: PF_DDR4_SS_0/CCC_0/Y_0
  0.552                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0] (f)
               +     0.662          cell: ADLIB:LANECTRL
  1.214                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/TX_DQS_0
  1.214                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_IOD_0:TX_DQS (f)
               +     1.149          cell: ADLIB:IOD
  2.363                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_IOD_0:TX (r)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/D_I_TRIBUFF_FEEDBACK_0_net
  2.363                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:D (r)
               +     1.460          cell: ADLIB:IOPAD_FEEDBACK
  3.823                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:PAD (r)
               +     0.491          cell: ADLIB:IOPAD_FEEDBACK
  4.314                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:Y (r)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM_RX_FB
  4.314                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQSW_TRAINING/I_IOD_0:RX_N (r)
                                    
  4.314                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2 (f)
               +     0.286          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_hs_io_clk_11
  N/C                          PF_DDR4_SS_0/CCC_0/hs_io_clk_11:A (f)
               +     0.199          cell: ADLIB:HS_IO_CLK
  N/C                          PF_DDR4_SS_0/CCC_0/hs_io_clk_11:Y (f)
               +     0.007          net: PF_DDR4_SS_0/CCC_0/Y_0
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQSW_TRAINING/I_IOD_0:HS_IO_CLK[0] (f)
               +     0.059          
  N/C                          clock reconvergence pessimism
               -     1.565          Library setup time: ADLIB:IOD
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQSW_TRAINING/I_IOD_0:RX_N


Operating Conditions : slow_lv_lt

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DM_N[0]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQSW_TRAINING/I_IOD_0:RX_N
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.651
  External Setup (ns):     1.667
  Operating Conditions: slow_lv_lt

Path 2
  From: DM_N[1]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQSW_TRAINING/I_IOD_0:RX_N
  Delay (ns):              0.507
  Arrival (ns):            0.507
  Setup (ns):              1.651
  External Setup (ns):     1.666
  Operating Conditions: slow_lv_lt

Path 3
  From: A[12]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_A_12/I_IOD_0:RX_P
  Delay (ns):              0.520
  Arrival (ns):            0.520
  Setup (ns):              1.296
  External Setup (ns):     1.324
  Operating Conditions: slow_lv_lt

Path 4
  From: CK0
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_REF_CLK_TRAINING/I_IOD_0:RX_P
  Delay (ns):              0.483
  Arrival (ns):            0.483
  Setup (ns):              1.296
  External Setup (ns):     1.287
  Operating Conditions: slow_lv_lt

Path 5
  From: DQS_N[0]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_READ_TRAINING/I_IOD_0:RX_P
  Delay (ns):              0.482
  Arrival (ns):            0.482
  Setup (ns):              1.296
  External Setup (ns):     1.286
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: DM_N[0]
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQSW_TRAINING/I_IOD_0:RX_N
  data required time                                    N/C
  data arrival time                          -        0.508
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DM_N[0] (f)
               +     0.000          net: DM_N[0]
  0.000                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:PAD (f)
               +     0.508          cell: ADLIB:IOPAD_FEEDBACK
  0.508                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:Y (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DM_RX_FB
  0.508                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQSW_TRAINING/I_IOD_0:RX_N (f)
                                    
  0.508                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2 (f)
               +     0.286          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_hs_io_clk_11
  N/C                          PF_DDR4_SS_0/CCC_0/hs_io_clk_11:A (f)
               +     0.199          cell: ADLIB:HS_IO_CLK
  N/C                          PF_DDR4_SS_0/CCC_0/hs_io_clk_11:Y (f)
               +     0.007          net: PF_DDR4_SS_0/CCC_0/Y_0
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQSW_TRAINING/I_IOD_0:HS_IO_CLK[0] (f)
               -     1.651          Library setup time: ADLIB:IOD
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQSW_TRAINING/I_IOD_0:RX_N


Operating Conditions : slow_lv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX_DQS
  To:   DQ[10]
  Delay (ns):              2.693
  Arrival (ns):            4.049
  Clock to Out (ns):       4.049
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_7:TX_DQS
  To:   DQ[7]
  Delay (ns):              2.693
  Arrival (ns):            4.049
  Clock to Out (ns):       4.049
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_5:TX_DQS
  To:   DQ[5]
  Delay (ns):              2.693
  Arrival (ns):            4.049
  Clock to Out (ns):       4.049
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_3:TX_DQS
  To:   DQ[3]
  Delay (ns):              2.693
  Arrival (ns):            4.049
  Clock to Out (ns):       4.049
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_1:TX_DQS
  To:   DQ[1]
  Delay (ns):              2.693
  Arrival (ns):            4.049
  Clock to Out (ns):       4.049
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX_DQS
  To: DQ[10]
  data required time                                    N/C
  data arrival time                          -        4.049
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2 (f)
               +     0.305          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_hs_io_clk_11
  0.305                        PF_DDR4_SS_0/CCC_0/hs_io_clk_11:A (f)
               +     0.228          cell: ADLIB:HS_IO_CLK
  0.533                        PF_DDR4_SS_0/CCC_0/hs_io_clk_11:Y (f)
               +     0.008          net: PF_DDR4_SS_0/CCC_0/Y_0
  0.541                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0] (f)
               +     0.815          cell: ADLIB:LANECTRL
  1.356                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/TX_DQS_0
  1.356                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX_DQS (f)
               +     1.072          cell: ADLIB:IOD
  2.428                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX (r)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/D_I_BIBUF_2_net
  2.428                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_2/U_IOPAD:D (r)
               +     1.621          cell: ADLIB:IOPAD_BI
  4.049                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_2/U_IOPAD:PAD (r)
                                    
  4.049                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2 (r)
                                    
  N/C                          DQ[10] (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2

No Path 

END SET DDR_REF to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3 to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT2

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DQ[2]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_2:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     0.948
  Operating Conditions: slow_lv_lt

Path 2
  From: DQ[15]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_7:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     0.948
  Operating Conditions: slow_lv_lt

Path 3
  From: DQ[13]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_5:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     0.948
  Operating Conditions: slow_lv_lt

Path 4
  From: DQ[11]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_3:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     0.948
  Operating Conditions: slow_lv_lt

Path 5
  From: DQ[0]
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_0:RX_P
  Delay (ns):              0.508
  Arrival (ns):            0.508
  Setup (ns):              1.611
  External Setup (ns):     0.948
  Operating Conditions: slow_lv_lt


Expanded Path 1
  From: DQ[2]
  To: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_2:RX_P
  data required time                                    N/C
  data arrival time                          -        0.508
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DQ[2] (f)
               +     0.508          cell: ADLIB:IOPAD_BI
  0.508                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_2/U_IOPAD:Y (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/Y_I_BIBUF_2_net
  0.508                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_2:RX_P (f)
                                    
  0.508                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3 (f)
               +     0.292          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_hs_io_clk_15
  N/C                          PF_DDR4_SS_0/CCC_0/hs_io_clk_15:A (f)
               +     0.196          cell: ADLIB:HS_IO_CLK
  N/C                          PF_DDR4_SS_0/CCC_0/hs_io_clk_15:Y (f)
               +     0.007          net: PF_DDR4_SS_0/CCC_0/Y
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:HS_IO_CLK[1] (f)
               +     0.676          cell: ADLIB:LANECTRL
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:RX_DQS_90[0] (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/RX_DQS_90[0]
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_2:RX_DQS_90[0] (f)
               -     1.611          Library setup time: ADLIB:IOD
  N/C                          PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_2:RX_P


Operating Conditions : slow_lv_lt

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX_DQS
  To:   DQ[10]
  Delay (ns):              2.693
  Arrival (ns):            4.048
  Clock to Out (ns):       4.048
  Operating Conditions: slow_lv_ht

Path 2
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_7:TX_DQS
  To:   DQ[7]
  Delay (ns):              2.693
  Arrival (ns):            4.048
  Clock to Out (ns):       4.048
  Operating Conditions: slow_lv_ht

Path 3
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_5:TX_DQS
  To:   DQ[5]
  Delay (ns):              2.693
  Arrival (ns):            4.048
  Clock to Out (ns):       4.048
  Operating Conditions: slow_lv_ht

Path 4
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_3:TX_DQS
  To:   DQ[3]
  Delay (ns):              2.693
  Arrival (ns):            4.048
  Clock to Out (ns):       4.048
  Operating Conditions: slow_lv_ht

Path 5
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_1:TX_DQS
  To:   DQ[1]
  Delay (ns):              2.693
  Arrival (ns):            4.048
  Clock to Out (ns):       4.048
  Operating Conditions: slow_lv_ht


Expanded Path 1
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX_DQS
  To: DQ[10]
  data required time                                    N/C
  data arrival time                          -        4.048
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3
               +     0.000          Clock source
  0.000                        PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3 (f)
               +     0.307          net: PF_DDR4_SS_0/CCC_0/pll_inst_0_hs_io_clk_15
  0.307                        PF_DDR4_SS_0/CCC_0/hs_io_clk_15:A (f)
               +     0.225          cell: ADLIB:HS_IO_CLK
  0.532                        PF_DDR4_SS_0/CCC_0/hs_io_clk_15:Y (f)
               +     0.008          net: PF_DDR4_SS_0/CCC_0/Y
  0.540                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[1] (f)
               +     0.815          cell: ADLIB:LANECTRL
  1.355                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS (f)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/TX_DQS_0
  1.355                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX_DQS (f)
               +     1.072          cell: ADLIB:IOD
  2.427                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:TX (r)
               +     0.000          net: PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/D_I_BIBUF_2_net
  2.427                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_2/U_IOPAD:D (r)
               +     1.621          cell: ADLIB:IOPAD_BI
  4.048                        PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_2/U_IOPAD:PAD (r)
                                    
  4.048                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3
               +     0.000          Clock source
  N/C                          PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3 (r)
                                    
  N/C                          DQ[10] (r)


Operating Conditions : slow_lv_ht

END SET Clock to Output

----------------------------------------------------

SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3

No Path 

END SET DQS[0] to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3

----------------------------------------------------

SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3

No Path 

END SET DQS[1] to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT3

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin PF_DDR4_SS_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET PF_DDR4_SS_0/CCC_0/pll_inst_0:OUT1 to PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

