xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
pll_8MHz_clk_wiz.v,verilog,xil_defaultlib,../../../tbs_core_board.gen/sources_1/ip/pll_8MHz/pll_8MHz_clk_wiz.v,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
pll_8MHz.v,verilog,xil_defaultlib,../../../tbs_core_board.gen/sources_1/ip/pll_8MHz/pll_8MHz.v,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
TBSSimVals_p.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sim/vhdl/TBSSimVals_p.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
AdaptiveCtrlSimVals_p.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/AdaptiveCtrlSimVals_p.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
adaptive_std_p.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-Buffering/sim/vhdl/adaptive_std_p.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
adaptive_std_p.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/sim/vhdl/adaptive_std_p.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
adaptive_std_p.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
spike_shift_reg_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-Buffering/rtl/spike_shift_reg_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
spike_2_thermocode_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
priority_encoder_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
weyls_discrepancy_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
adaptive_threshold_control_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/rtl/adaptive_threshold_control_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
analog_trigger_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/analog_trigger/rtl/analog_trigger_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
sync_chain_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sync_chain/rtl/sync_chain_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
dac_control_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/dac_control/rtl/dac_control_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
debouncer_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/debouncer/rtl/debouncer_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
dual_ram_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/ethernet/rtl/dual_ram_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
memory2uart_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/memory2uart/rtl/memory2uart_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
sc_noc_generator_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sc_noc_generator/rtl/sc_noc_generator_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
spike_detector_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_detector/rtl/spike_detector_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
spike_encoder_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_encoder/rtl/spike_encoder_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
spike_memory_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/spike_memory/rtl/spike_memory_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
time_measurement_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/time_measurement/rtl/time_measurement_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
uart_tx_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_tx_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
uart_rx_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_rx_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
uart_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/uart/rtl/uart_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
tbs_core_ea.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/tbs_core_ea.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
tbs_core_board.vhd,vhdl,xil_defaultlib,../../../../../../../../Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/rtl/vivado_board/tbs_core_board.vhd,incdir="../../../tbs_core_board.gen/sources_1/ip/pll_8MHz"
glbl.v,Verilog,xil_defaultlib,glbl.v
