<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Clock control, can be changed on-the-fly (except for auxsrc)"><title>rp2040_pac::clocks::clk_rtc_ctrl - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module clk_rtc_ctrl</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module clk_<wbr>rtc_<wbr>ctrl</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>clocks</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">clocks</a></div><h1>Module <span>clk_<wbr>rtc_<wbr>ctrl</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/clocks/clk_rtc_ctrl.rs.html#1-228">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Clock control, can be changed on-the-fly (except for auxsrc)</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.CLK_RTC_CTRL_SPEC.html" title="struct rp2040_pac::clocks::clk_rtc_ctrl::CLK_RTC_CTRL_SPEC">CLK_<wbr>RTC_<wbr>CTRL_<wbr>SPEC</a></dt><dd>Clock control, can be changed on-the-fly (except for auxsrc)</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="enum" href="enum.AUXSRC_A.html" title="enum rp2040_pac::clocks::clk_rtc_ctrl::AUXSRC_A">AUXSRC_<wbr>A</a></dt><dd>Selects the auxiliary clock source, will glitch when switching</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="type" href="type.AUXSRC_R.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::AUXSRC_R">AUXSRC_<wbr>R</a></dt><dd>Field <code>AUXSRC</code> reader - Selects the auxiliary clock source, will glitch when switching</dd><dt><a class="type" href="type.AUXSRC_W.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::AUXSRC_W">AUXSRC_<wbr>W</a></dt><dd>Field <code>AUXSRC</code> writer - Selects the auxiliary clock source, will glitch when switching</dd><dt><a class="type" href="type.ENABLE_R.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::ENABLE_R">ENABLE_<wbr>R</a></dt><dd>Field <code>ENABLE</code> reader - Starts and stops the clock generator cleanly</dd><dt><a class="type" href="type.ENABLE_W.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::ENABLE_W">ENABLE_<wbr>W</a></dt><dd>Field <code>ENABLE</code> writer - Starts and stops the clock generator cleanly</dd><dt><a class="type" href="type.KILL_R.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::KILL_R">KILL_R</a></dt><dd>Field <code>KILL</code> reader - Asynchronously kills the clock generator</dd><dt><a class="type" href="type.KILL_W.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::KILL_W">KILL_W</a></dt><dd>Field <code>KILL</code> writer - Asynchronously kills the clock generator</dd><dt><a class="type" href="type.NUDGE_R.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::NUDGE_R">NUDGE_R</a></dt><dd>Field <code>NUDGE</code> reader - An edge on this signal shifts the phase of the output by 1 cycle of the input clock<br />
This can be done at any time</dd><dt><a class="type" href="type.NUDGE_W.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::NUDGE_W">NUDGE_W</a></dt><dd>Field <code>NUDGE</code> writer - An edge on this signal shifts the phase of the output by 1 cycle of the input clock<br />
This can be done at any time</dd><dt><a class="type" href="type.PHASE_R.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::PHASE_R">PHASE_R</a></dt><dd>Field <code>PHASE</code> reader - This delays the enable signal by up to 3 cycles of the input clock<br />
This must be set before the clock is enabled to have any effect</dd><dt><a class="type" href="type.PHASE_W.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::PHASE_W">PHASE_W</a></dt><dd>Field <code>PHASE</code> writer - This delays the enable signal by up to 3 cycles of the input clock<br />
This must be set before the clock is enabled to have any effect</dd><dt><a class="type" href="type.R.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::R">R</a></dt><dd>Register <code>CLK_RTC_CTRL</code> reader</dd><dt><a class="type" href="type.W.html" title="type rp2040_pac::clocks::clk_rtc_ctrl::W">W</a></dt><dd>Register <code>CLK_RTC_CTRL</code> writer</dd></dl></section></div></main></body></html>