==17880== Cachegrind, a cache and branch-prediction profiler
==17880== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==17880== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==17880== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==17880== 
--17880-- warning: L3 cache found, using its data for the LL simulation.
--17880-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--17880-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==17880== 
==17880== I   refs:      33,946,172,953
==17880== I1  misses:         6,950,244
==17880== LLi misses:             5,290
==17880== I1  miss rate:           0.02%
==17880== LLi miss rate:           0.00%
==17880== 
==17880== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==17880== D1  misses:       181,028,627  (  126,617,918 rd   +    54,410,709 wr)
==17880== LLd misses:           107,638  (       44,819 rd   +        62,819 wr)
==17880== D1  miss rate:            2.1% (          1.8%     +           3.5%  )
==17880== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==17880== 
==17880== LL refs:          187,978,871  (  133,568,162 rd   +    54,410,709 wr)
==17880== LL misses:            112,928  (       50,109 rd   +        62,819 wr)
==17880== LL miss rate:             0.0% (          0.0%     +           0.0%  )
