// æŒ‡ä»¤å¯„å­˜å™¨PC

`include "defines.v"

module pc_reg(

	input wire clk,
	input wire rst,
	
	// æš‚åœæ§åˆ¶
	input wire[5:0] stall,

	// æ¥è‡ªè¯‘ç é˜¶æ®µIDæ¨¡å—çš„ä¿¡æ?
	input wire branch_flag_i,
	input wire[`RegBus] branch_target_address_i,
	
	output reg[`InstAddrBus] pc,
	output reg ce
	
);

	always @ (posedge clk) begin
		if (rst == `RstEnable) begin
			ce <= `ChipDisable;
		end else begin
			ce <= `ChipEnable;
		end
	end

	always @ (posedge clk) begin
		if (ce == `ChipDisable) begin
			pc <= 32'hbfc00000;
		end else if (stall[0] == `NoStop) begin			// å½“stall[0]ä¸ºNoStopæ—¶è¿›è¡Œè½¬ç§»åˆ¤æ–?
			if(branch_flag_i == `Branch) begin			// å¦‚æœæ˜¯è½¬ç§»æŒ‡ä»¤ä¸”æ»¡è¶³è½¬ç§»æ¡ä»¶ï¼Œå°†è½¬ç§»ç›®æ ‡åœ°å€èµ‹ç»™pc
				pc <= branch_target_address_i;
			end else begin								// å¦åˆ™pc+4
				pc <= pc + 4'h4;
			end
		end
	end

endmodule