[06/02 09:31:13      0s] 
[06/02 09:31:13      0s] Cadence Innovus(TM) Implementation System.
[06/02 09:31:13      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/02 09:31:13      0s] 
[06/02 09:31:13      0s] Version:	v19.11-s128_1, built Tue Aug 20 20:54:34 PDT 2019
[06/02 09:31:13      0s] Options:	
[06/02 09:31:13      0s] Date:		Wed Jun  2 09:31:13 2021
[06/02 09:31:13      0s] Host:		portatil (x86_64 w/Linux 3.10.0-1127.13.1.el7.x86_64) (1core*4cpus*Intel(R) Core(TM) i7-7700 CPU @ 3.60GHz 8192KB)
[06/02 09:31:13      0s] OS:		CentOS Linux release 7.8.2003 (Core)
[06/02 09:31:13      0s] 
[06/02 09:31:13      0s] License:
[06/02 09:31:13      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[06/02 09:31:13      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/02 09:31:23      9s] @(#)CDS: Innovus v19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/02 09:31:23      9s] @(#)CDS: NanoRoute 19.11-s128_1 NR190815-2055/19_11-UB (database version 18.20, 469.7.1) {superthreading v1.51}
[06/02 09:31:23      9s] @(#)CDS: AAE 19.11-s034 (64bit) 08/20/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/02 09:31:23      9s] @(#)CDS: CTE 19.11-s040_1 () Aug  1 2019 08:53:57 ( )
[06/02 09:31:23      9s] @(#)CDS: SYNTECH 19.11-e010_1 () Jul 15 2019 20:31:02 ( )
[06/02 09:31:23      9s] @(#)CDS: CPE v19.11-s006
[06/02 09:31:23      9s] @(#)CDS: IQuantus/TQuantus 19.1.2-s245 (64bit) Thu Aug 1 10:22:01 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/02 09:31:23      9s] @(#)CDS: OA 22.60-p020 Mon May 13 19:21:36 2019
[06/02 09:31:23      9s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[06/02 09:31:23      9s] @(#)CDS: RCDB 11.14.18
[06/02 09:31:23      9s] @(#)CDS: STYLUS 19.10-s008_1 (06/27/2019 02:55 PDT)
[06/02 09:31:23      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_30822_portatil_cadence_MuSjTq.

[06/02 09:31:23      9s] Change the soft stacksize limit to 0.2%RAM (84 mbytes). Set global soft_stack_size_limit to change the value.
[06/02 09:31:24     10s] 
[06/02 09:31:24     10s] **INFO:  MMMC transition support version v31-84 
[06/02 09:31:24     10s] 
[06/02 09:31:24     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/02 09:31:24     10s] <CMD> suppressMessage ENCEXT-2799
[06/02 09:31:24     10s] <CMD> getVersion
[06/02 09:31:25     10s] [INFO] Loading PVS 19.10 fill procedures
[06/02 09:31:25     10s] <CMD> win
[06/02 09:32:31     19s] <CMD> encMessage warning 0
[06/02 09:32:31     19s] Suppress "**WARN ..." messages.
[06/02 09:32:31     19s] <CMD> encMessage debug 0
[06/02 09:32:31     19s] <CMD> encMessage info 0
[06/02 09:32:31     20s] **WARN: (IMPLF-122):	The direction of the layer 'IA' is the same as
[06/02 09:32:31     20s] the previous routing layer. Make sure this is on purpose or correct
[06/02 09:32:31     20s] the direction of the layer. In most cases, the routing layers
[06/02 09:32:31     20s] alternate in direction between HORIZONTAL and VERTICAL.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCP[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCP[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCP[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCP[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCP[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCP[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCP[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCP[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCP[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCP[4]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCP[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCP[5]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCP[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCP[6]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'REFIOA' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'REFIOA' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'REFIOB' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'REFIOB' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_FC_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[0]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[1]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[2]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-201):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (IMPLF-200):	Pin 'ASRCN[3]' in macro 'IO_PMOSBIAS_EXT_1V8_POS_CSF_CL_LIN' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/02 09:32:32     20s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/02 09:32:32     20s] To increase the message display limit, refer to the product command reference manual.
[06/02 09:32:32     20s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/02 09:32:32     20s] To increase the message display limit, refer to the product command reference manual.
[06/02 09:32:32     20s] Loading view definition file from /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postCTS.dat/viewDefinition.tcl
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP2'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERPFOP16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE2'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_FILLERFLPCHKAE16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT4'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT32'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_DECAPXT16'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LR_ANTPROTGVFILLERSNPW8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LRF_DECAPXT8'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] **WARN: (TECHLIB-302):	No function defined for cell 'C12T28SOI_LRF_DECAPXT64'. The cell will only be used for analysis. (File /usr/local/cmos28fdsoi_12/C28SOI_SC_12_PR_LR/5.3.a-00.80/libs/C28SOI_SC_12_PR_LR_tt28_1.00V_25C.lib.gz)
[06/02 09:32:34     23s] *** End library_loading (cpu=0.04min, real=0.03min, mem=34.0M, fe_cpu=0.39min, fe_real=1.35min, fe_mem=714.9M) ***
[06/02 09:32:35     24s] *** Netlist is unique.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'CORE12TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'CORE12TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_92800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_95800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_3000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_186600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_80000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_125800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_95000' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_110500' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_93800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_184600' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'SITE_IO_90800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'COREECO8T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'COREECO12T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG_DV' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'CORE16TEG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'CORE16T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (IMPFP-3961):	The techSite 'CORE12T_NG' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/02 09:32:35     24s] **WARN: (EMS-27):	Message (IMPFP-3961) has exceeded the current message display limit of 20.
[06/02 09:32:35     24s] To increase the message display limit, refer to the product command reference manual.
[06/02 09:32:35     24s] Loading preference file /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postCTS.dat/gui.pref.tcl ...
[06/02 09:32:36     25s] **WARN: (IMPSYC-2):	Timing information is not defined for cell IO_PMOSBIAS_EXT_1V8_NEG_CSF_FC_LIN; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[06/02 09:32:36     25s] **WARN: (IMPSYC-2):	Timing information is not defined for cell IO_NMOSBIAS_EXT_1V8_POS_CSF_FC_LIN; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the check_library command to verify if the timing library has complete information after the design is loaded.
[06/02 09:32:37     26s] Loading place ...
[06/02 09:32:44     32s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.11-s128_1. They will be removed in the next release. 
[06/02 09:32:44     32s] timing_enable_default_delay_arc
[06/02 09:34:14     44s] <CMD> routeDesign
[06/02 09:34:14     44s] #% Begin routeDesign (date=06/02 09:34:14, mem=3000.4M)
[06/02 09:34:14     44s] ### Time Record (routeDesign) is installed.
[06/02 09:34:14     44s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3000.44 (MB), peak = 3016.29 (MB)
[06/02 09:34:14     44s] #**INFO: setDesignMode -flowEffort standard
[06/02 09:34:14     44s] #**INFO: multi-cut via swapping will be performed after routing.
[06/02 09:34:14     44s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/02 09:34:14     44s] OPERPROF: Starting checkPlace at level 1, MEM:3166.0M
[06/02 09:34:14     44s] #spOpts: N=28 autoPA advPA 
[06/02 09:34:14     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3166.0M
[06/02 09:34:14     44s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3166.0M
[06/02 09:34:14     44s] **WARN: (IMPSP-362):	Site 'CORE12T' has one std.Cell height, so ignoring its X-symmetry.
[06/02 09:34:14     44s] Type 'man IMPSP-362' for more detail.
[06/02 09:34:14     44s] Core basic site is CORE12T
[06/02 09:34:14     44s] Use non-trimmed site array because memory saving is not enough.
[06/02 09:34:14     44s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 09:34:14     44s] SiteArray: use 4,966,739,968 bytes
[06/02 09:34:14     44s] SiteArray: current memory after site array memory allocation 7943.7M
[06/02 09:34:14     44s] SiteArray: FP blocked sites are writable
[06/02 09:34:24     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:10.080, REAL:10.078, MEM:7944.7M
[06/02 09:34:26     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:11.710, REAL:11.707, MEM:7945.7M
[06/02 09:34:26     55s] Begin checking placement ... (start mem=3166.0M, init mem=7945.7M)
[06/02 09:34:26     55s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:7945.7M
[06/02 09:34:26     55s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.010, MEM:7945.7M
[06/02 09:34:26     56s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:7945.7M
[06/02 09:34:26     56s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:7945.7M
[06/02 09:34:26     56s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:7945.7M
[06/02 09:34:26     56s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.160, REAL:0.161, MEM:7959.7M
[06/02 09:34:26     56s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7959.7M
[06/02 09:34:26     56s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.050, REAL:0.040, MEM:7959.7M
[06/02 09:34:27     56s] *info: Placed = 74224          (Fixed = 28)
[06/02 09:34:27     56s] *info: Unplaced = 0           
[06/02 09:34:27     56s] Placement Density:0.05%(104903/202297954)
[06/02 09:34:27     56s] Placement Density (including fixed std cells):0.05%(104903/202297954)
[06/02 09:34:28     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:7959.7M
[06/02 09:34:28     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.023, MEM:3223.0M
[06/02 09:34:28     58s] Finished checkPlace (total: cpu=0:00:14.1, real=0:00:14.0; vio checks: cpu=0:00:01.0, real=0:00:01.0; mem=3223.0M)
[06/02 09:34:28     58s] OPERPROF: Finished checkPlace at level 1, CPU:14.090, REAL:14.097, MEM:3223.0M
[06/02 09:34:28     58s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/02 09:34:28     58s] 
[06/02 09:34:28     58s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/02 09:34:28     58s] *** Changed status on (0) nets in Clock.
[06/02 09:34:28     58s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3223.0M) ***
[06/02 09:34:28     58s] #Start route 2 clock and analog nets...
[06/02 09:34:28     58s] % Begin globalDetailRoute (date=06/02 09:34:28, mem=3011.8M)
[06/02 09:34:28     58s] 
[06/02 09:34:28     58s] globalDetailRoute
[06/02 09:34:28     58s] 
[06/02 09:34:28     58s] #setNanoRouteMode -drouteEndIteration 5
[06/02 09:34:28     58s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[06/02 09:34:28     58s] #setNanoRouteMode -routeAntennaCellName "C12T28SOI_LR_ANTPROT3"
[06/02 09:34:28     58s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[06/02 09:34:28     58s] #setNanoRouteMode -routeInsertAntennaDiode true
[06/02 09:34:28     58s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[06/02 09:34:28     58s] #setNanoRouteMode -routeTopRoutingLayer 9
[06/02 09:34:28     58s] #setNanoRouteMode -routeUseAutoVia "true"
[06/02 09:34:28     58s] #setNanoRouteMode -routeWithEco true
[06/02 09:34:28     58s] #setNanoRouteMode -routeWithLithoDriven true
[06/02 09:34:28     58s] #setNanoRouteMode -routeWithSiDriven true
[06/02 09:34:28     58s] #setNanoRouteMode -routeWithTimingDriven true
[06/02 09:34:28     58s] ### Time Record (globalDetailRoute) is installed.
[06/02 09:34:28     58s] #Start globalDetailRoute on Wed Jun  2 09:34:28 2021
[06/02 09:34:28     58s] #
[06/02 09:34:28     58s] ### Time Record (Pre Callback) is installed.
[06/02 09:34:28     58s] RC Grid backup saved.
[06/02 09:34:38     68s] ### Time Record (Pre Callback) is uninstalled.
[06/02 09:34:38     68s] ### Time Record (DB Import) is installed.
[06/02 09:34:38     68s] ### Time Record (Timing Data Generation) is installed.
[06/02 09:34:38     68s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 09:34:39     69s] #WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
[06/02 09:34:40     70s] LayerId::1 widthSet size::1
[06/02 09:34:40     70s] LayerId::2 widthSet size::1
[06/02 09:34:40     70s] LayerId::3 widthSet size::1
[06/02 09:34:40     70s] LayerId::4 widthSet size::1
[06/02 09:34:40     70s] LayerId::5 widthSet size::1
[06/02 09:34:40     70s] LayerId::6 widthSet size::1
[06/02 09:34:40     70s] LayerId::7 widthSet size::1
[06/02 09:34:40     70s] LayerId::8 widthSet size::1
[06/02 09:34:40     70s] LayerId::9 widthSet size::1
[06/02 09:34:40     70s] Skipped RC grid update for preRoute extraction.
[06/02 09:34:40     70s] Initializing multi-corner resistance tables ...
[06/02 09:34:45     75s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:34:45     75s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 09:34:45     75s] #To increase the message display limit, refer to the product command reference manual.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[31] of net rst_vec[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[30] of net rst_vec[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[29] of net rst_vec[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[28] of net rst_vec[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[27] of net rst_vec[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[26] of net rst_vec[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[25] of net rst_vec[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[24] of net rst_vec[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[23] of net rst_vec[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[22] of net rst_vec[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[21] of net rst_vec[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[20] of net rst_vec[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[19] of net rst_vec[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[18] of net rst_vec[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[17] of net rst_vec[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[16] of net rst_vec[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[15] of net rst_vec[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:34:45     75s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/02 09:34:45     75s] #To increase the message display limit, refer to the product command reference manual.
[06/02 09:34:46     76s] ### Net info: total nets: 130666
[06/02 09:34:46     76s] ### Net info: dirty nets: 536
[06/02 09:34:46     76s] ### Net info: marked as disconnected nets: 0
[06/02 09:34:46     76s] #num needed restored net=130664
[06/02 09:34:46     76s] #need_extraction net=130664 (total=130666)
[06/02 09:34:46     76s] ### Net info: fully routed nets: 0
[06/02 09:34:46     76s] ### Net info: trivial (< 2 pins) nets: 53201
[06/02 09:34:46     76s] ### Net info: unrouted nets: 77465
[06/02 09:34:46     76s] ### Net info: re-extraction nets: 0
[06/02 09:34:46     76s] ### Net info: ignored nets: 0
[06/02 09:34:46     76s] ### Net info: skip routing nets: 130664
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:34:46     76s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[06/02 09:34:46     76s] #To increase the message display limit, refer to the product command reference manual.
[06/02 09:34:46     77s] ### Time Record (DB Import) is uninstalled.
[06/02 09:34:46     77s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[06/02 09:34:47     77s] #RTESIG:78da95d4cf4bc330140770cffe158f6e870adbcc7b697e1d553c08b2499d5e4b75dd56e8
[06/02 09:34:47     77s] #       5a68d3c3fe7b23886cac36b1d77c78f9f6e52593e9fb630a119a05e2bc43d219c23245c3
[06/02 09:34:47     77s] #       348a3931216ed1646ee9ed3eba9e4c572f6b420e02e2b2b6c5ae6867d077450b5d616d59
[06/02 09:34:47     77s] #       ef6e7e0831b06d5f40fcd134d50c36c73a3f949fb029b6795fd90b2d809d141cd75ce199
[06/02 09:34:47     77s] #       1ed89e1bfac7f6821444796f9b08625bb475de1e677f512d20da97bbbda39d6dddc2e0fe
[06/02 09:34:47     77s] #       9a31d8e655f71b60c8a8f3160d10a324b00513cc7d106fab26b7830e194b0221f7074324
[06/02 09:34:47     77s] #       0a411a92f15340e4086e825c32e64d86428008830a702102a0e2404115b5f724100d0618
[06/02 09:34:47     77s] #       1e6012af21a2001350876bd0210d20e10f4e12038c84e8506ccafe307e3f90dc647b478c
[06/02 09:34:47     77s] #       bb67c18b1224881e90d6a45f574fd9739add2dd72fe96acd3d1112d7c180ab8c8930107d
[06/02 09:34:47     77s] #       fff9891b7f4f5026dadb2b298dd7283708c673c714c98b78838efb874a71e937090b3063
[06/02 09:34:47     77s] #       f374f505f229f466
[06/02 09:34:47     77s] #
[06/02 09:34:47     77s] #Skip comparing routing design signature in db-snapshot flow
[06/02 09:34:47     77s] #RTESIG:78da95d4cf4bc330140770cffe158f6e870adbcc7b697e1d553c08b2499d5e4b75dd56e8
[06/02 09:34:47     77s] #       5a68d3c3fe7b23886cac36b1d77c78f9f6e52593e9fb630a119a05e2bc43d219c23245c3
[06/02 09:34:47     77s] #       348a3931216ed1646ee9ed3eba9e4c572f6b420e02e2b2b6c5ae6867d077450b5d616d59
[06/02 09:34:47     77s] #       ef6e7e0831b06d5f40fcd134d50c36c73a3f949fb029b6795fd90b2d809d141cd75ce199
[06/02 09:34:47     77s] #       1ed89e1bfac7f6821444796f9b08625bb475de1e677f512d20da97bbbda39d6dddc2e0fe
[06/02 09:34:47     77s] #       9a31d8e655f71b60c8a8f3160d10a324b00513cc7d106fab26b7830e194b0221f7074324
[06/02 09:34:47     77s] #       0a411a92f15340e4086e825c32e64d86428008830a702102a0e2404115b5f724100d0618
[06/02 09:34:47     77s] #       1e6012af21a2001350876bd0210d20e10f4e12038c84e8506ccafe307e3f90dc647b478c
[06/02 09:34:47     77s] #       bb67c18b1224881e90d6a45f574fd9739add2dd72fe96acd3d1112d7c180ab8c8930107d
[06/02 09:34:47     77s] #       fff9891b7f4f5026dadb2b298dd7283708c673c714c98b78838efb874a71e937090b3063
[06/02 09:34:47     77s] #       f374f505f229f466
[06/02 09:34:47     77s] #
[06/02 09:34:47     77s] ### Time Record (Data Preparation) is installed.
[06/02 09:34:47     77s] #Start routing data preparation on Wed Jun  2 09:34:47 2021
[06/02 09:34:47     77s] #
[06/02 09:34:48     78s] #Found 1 nets which trigger voltage spacing rules.
[06/02 09:34:48     78s] #Minimum voltage of a net in the design = 0.000.
[06/02 09:34:48     78s] #Maximum voltage of a net in the design = 1.800.
[06/02 09:34:48     78s] #Voltage range [0.000 - 1.000] has 130660 nets.
[06/02 09:34:48     78s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/02 09:34:48     78s] #Voltage range [1.000 - 1.000] has 2 nets.
[06/02 09:34:48     78s] #Voltage range [1.800 - 1.800] has 1 net.
[06/02 09:34:48     78s] ### Time Record (Cell Pin Access) is installed.
[06/02 09:34:48     78s] #Restoring pin access data from file /home/cadence/TFG2020-21_RISC-V/tools/innovus/swerv_wrapper_postCTS.dat/swerv_wrapper.apa ...
[06/02 09:34:48     78s] #Done restoring pin access data
[06/02 09:36:04    154s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 09:36:05    155s] # M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
[06/02 09:36:05    155s] # M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 09:36:05    155s] # M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 09:36:05    155s] # M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 09:36:05    155s] # M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 09:36:05    155s] # M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 09:36:05    155s] # IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 09:36:05    155s] # IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 09:36:05    155s] # LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
[06/02 09:36:06    156s] #Regenerating Ggrids automatically.
[06/02 09:36:06    156s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
[06/02 09:36:06    156s] #Using automatically generated G-grids.
[06/02 09:36:06    156s] #Done routing data preparation.
[06/02 09:36:06    156s] #cpu time = 00:01:19, elapsed time = 00:01:19, memory = 3740.56 (MB), peak = 7955.46 (MB)
[06/02 09:36:06    156s] ### Time Record (Data Preparation) is uninstalled.
[06/02 09:36:06    156s] ### Time Record (Special Wire Merging) is installed.
[06/02 09:36:06    156s] #Merging special wires: starts on Wed Jun  2 09:36:06 2021 with memory = 3748.61 (MB), peak = 7955.46 (MB)
[06/02 09:36:07    157s] #
[06/02 09:36:07    157s] #Merging special wires: cpu:00:00:01, real:00:00:01, mem:3.7 GB, peak:7.8 GB
[06/02 09:36:07    157s] ### Time Record (Special Wire Merging) is uninstalled.
[06/02 09:36:07    157s] #Start instance access analysis using 1 thread...
[06/02 09:36:07    157s] ### Time Record (Instance Pin Access) is installed.
[06/02 09:36:08    158s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    158s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    158s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    158s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
[06/02 09:36:08    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
[06/02 09:36:09    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
[06/02 09:36:09    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
[06/02 09:36:09    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
[06/02 09:36:09    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
[06/02 09:36:09    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
[06/02 09:36:09    159s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
[06/02 09:36:09    159s] #WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
[06/02 09:36:09    159s] #To increase the message display limit, refer to the product command reference manual.
[06/02 09:36:14    164s] #258 out of 77253(0.33%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[06/02 09:36:14    164s] #258 instance pins are hard to access
[06/02 09:36:14    164s] #Instance access analysis statistics:
[06/02 09:36:14    164s] #Cpu time = 00:00:07
[06/02 09:36:14    164s] #Elapsed time = 00:00:07
[06/02 09:36:14    164s] #Increased memory = 40.87 (MB)
[06/02 09:36:14    164s] #Total memory = 3795.39 (MB)
[06/02 09:36:14    164s] #Peak memory = 7955.46 (MB)
[06/02 09:36:14    164s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 09:36:14    164s] #
[06/02 09:36:14    164s] #Finished routing data preparation on Wed Jun  2 09:36:14 2021
[06/02 09:36:14    164s] #
[06/02 09:36:14    164s] #Cpu time = 00:01:27
[06/02 09:36:14    164s] #Elapsed time = 00:01:27
[06/02 09:36:14    164s] #Increased memory = 303.32 (MB)
[06/02 09:36:14    164s] #Total memory = 3795.39 (MB)
[06/02 09:36:14    164s] #Peak memory = 7955.46 (MB)
[06/02 09:36:14    164s] #
[06/02 09:36:14    164s] ### Time Record (Global Routing) is installed.
[06/02 09:36:14    164s] #
[06/02 09:36:14    164s] #Start global routing on Wed Jun  2 09:36:14 2021
[06/02 09:36:14    164s] #
[06/02 09:36:14    164s] #
[06/02 09:36:14    164s] #Start global routing initialization on Wed Jun  2 09:36:14 2021
[06/02 09:36:14    164s] #
[06/02 09:36:14    164s] #WARNING (NRGR-22) Design is already detail routed.
[06/02 09:36:14    164s] ### Time Record (Global Routing) is uninstalled.
[06/02 09:36:14    164s] ### Time Record (Track Assignment) is installed.
[06/02 09:36:14    164s] ### Time Record (Track Assignment) is uninstalled.
[06/02 09:36:14    164s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/02 09:36:14    164s] #Cpu time = 00:01:28
[06/02 09:36:14    164s] #Elapsed time = 00:01:28
[06/02 09:36:14    164s] #Increased memory = 303.49 (MB)
[06/02 09:36:14    164s] #Total memory = 3795.47 (MB)
[06/02 09:36:14    164s] #Peak memory = 7955.46 (MB)
[06/02 09:36:14    164s] ### Time Record (Detail Routing) is installed.
[06/02 09:36:15    165s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 09:36:16    166s] #
[06/02 09:36:16    166s] #Start Detail Routing..
[06/02 09:36:16    166s] #
[06/02 09:36:16    166s] #Start litho driven routing to prevent litho hotspot patterns.
[06/02 09:36:16    166s] #start initial detail routing ...
[06/02 09:36:16    166s] ### Design has 0 dirty nets
[06/02 09:36:19    169s] #   Improving pin accessing ...
[06/02 09:36:19    169s] #    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 5726.14 (MB), peak = 7955.46 (MB)
[06/02 09:36:20    171s] #   Improving pin accessing ...
[06/02 09:36:20    171s] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 5726.35 (MB), peak = 7955.46 (MB)
[06/02 09:36:22    172s] #   Improving pin accessing ...
[06/02 09:36:22    172s] #    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 5726.35 (MB), peak = 7955.46 (MB)
[06/02 09:36:24    174s] #   Improving pin accessing ...
[06/02 09:36:24    174s] #    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 5726.35 (MB), peak = 7955.46 (MB)
[06/02 09:36:25    176s] #   Improving pin accessing ...
[06/02 09:36:25    176s] #    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 5726.35 (MB), peak = 7955.46 (MB)
[06/02 09:36:27    177s] #   Improving pin accessing ...
[06/02 09:36:27    177s] #    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 5726.35 (MB), peak = 7955.46 (MB)
[06/02 09:36:29    179s] #   Improving pin accessing ...
[06/02 09:36:29    179s] #    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 5726.35 (MB), peak = 7955.46 (MB)
[06/02 09:36:31    181s] #   Improving pin accessing ...
[06/02 09:36:31    181s] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 5726.35 (MB), peak = 7955.46 (MB)
[06/02 09:36:32    182s] #   Improving pin accessing ...
[06/02 09:36:32    182s] #    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 5726.35 (MB), peak = 7955.46 (MB)
[06/02 09:36:34    184s] #   Improving pin accessing ...
[06/02 09:36:34    184s] #    cpu time = 00:00:18, elapsed time = 00:00:18, memory = 5726.35 (MB), peak = 7955.46 (MB)
[06/02 09:36:34    184s] #   number of violations = 0
[06/02 09:36:34    184s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 5715.86 (MB), peak = 7955.46 (MB)
[06/02 09:36:34    184s] #Complete Detail Routing.
[06/02 09:36:34    184s] #Total number of nets with non-default rule or having extra spacing = 2
[06/02 09:36:34    184s] #Total wire length = 0 um.
[06/02 09:36:34    184s] #Total half perimeter of net bounding box = 0 um.
[06/02 09:36:34    184s] #Total wire length on LAYER M1 = 0 um.
[06/02 09:36:34    184s] #Total wire length on LAYER M2 = 0 um.
[06/02 09:36:34    184s] #Total wire length on LAYER M3 = 0 um.
[06/02 09:36:34    184s] #Total wire length on LAYER M4 = 0 um.
[06/02 09:36:34    184s] #Total wire length on LAYER M5 = 0 um.
[06/02 09:36:34    184s] #Total wire length on LAYER M6 = 0 um.
[06/02 09:36:34    184s] #Total wire length on LAYER IA = 0 um.
[06/02 09:36:34    184s] #Total wire length on LAYER IB = 0 um.
[06/02 09:36:34    184s] #Total wire length on LAYER LB = 0 um.
[06/02 09:36:34    184s] #Total number of vias = 0
[06/02 09:36:34    184s] #Up-Via Summary (total 0):
[06/02 09:36:34    184s] #           
[06/02 09:36:34    184s] #-----------------------
[06/02 09:36:34    184s] #-----------------------
[06/02 09:36:34    184s] #                     0 
[06/02 09:36:34    184s] #
[06/02 09:36:34    184s] #Total number of DRC violations = 0
[06/02 09:36:34    184s] ### Time Record (Detail Routing) is uninstalled.
[06/02 09:36:34    184s] #Cpu time = 00:00:20
[06/02 09:36:34    184s] #Elapsed time = 00:00:20
[06/02 09:36:34    184s] #Increased memory = 1664.40 (MB)
[06/02 09:36:34    184s] #Total memory = 5459.87 (MB)
[06/02 09:36:34    184s] #Peak memory = 7955.46 (MB)
[06/02 09:36:34    184s] #detailRoute Statistics:
[06/02 09:36:34    184s] #Cpu time = 00:00:20
[06/02 09:36:34    184s] #Elapsed time = 00:00:20
[06/02 09:36:34    184s] #Increased memory = 1664.40 (MB)
[06/02 09:36:34    184s] #Total memory = 5459.87 (MB)
[06/02 09:36:34    184s] #Peak memory = 7955.46 (MB)
[06/02 09:36:34    184s] #Skip updating routing design signature in db-snapshot flow
[06/02 09:36:34    184s] ### Time Record (DB Export) is installed.
[06/02 09:36:35    185s] ### Time Record (DB Export) is uninstalled.
[06/02 09:36:35    185s] ### Time Record (Post Callback) is installed.
[06/02 09:36:35    185s] ### Time Record (Post Callback) is uninstalled.
[06/02 09:36:35    185s] #
[06/02 09:36:35    185s] #globalDetailRoute statistics:
[06/02 09:36:35    185s] #Cpu time = 00:02:07
[06/02 09:36:35    185s] #Elapsed time = 00:02:07
[06/02 09:36:35    185s] #Increased memory = 1612.93 (MB)
[06/02 09:36:35    185s] #Total memory = 4624.70 (MB)
[06/02 09:36:35    185s] #Peak memory = 7955.46 (MB)
[06/02 09:36:35    185s] #Number of warnings = 87
[06/02 09:36:35    185s] #Total number of warnings = 88
[06/02 09:36:35    185s] #Number of fails = 0
[06/02 09:36:35    185s] #Total number of fails = 0
[06/02 09:36:35    185s] #Complete globalDetailRoute on Wed Jun  2 09:36:35 2021
[06/02 09:36:35    185s] #
[06/02 09:36:35    185s] ### Time Record (globalDetailRoute) is uninstalled.
[06/02 09:36:35    185s] % End globalDetailRoute (date=06/02 09:36:35, total cpu=0:02:07, real=0:02:07, peak res=4624.7M, current mem=4624.7M)
[06/02 09:36:35    185s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[06/02 09:36:35    185s] % Begin globalDetailRoute (date=06/02 09:36:35, mem=4624.8M)
[06/02 09:36:35    185s] 
[06/02 09:36:35    185s] globalDetailRoute
[06/02 09:36:35    185s] 
[06/02 09:36:35    185s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[06/02 09:36:35    185s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[06/02 09:36:35    185s] #setNanoRouteMode -routeAntennaCellName "C12T28SOI_LR_ANTPROT3"
[06/02 09:36:35    185s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[06/02 09:36:35    185s] #setNanoRouteMode -routeInsertAntennaDiode true
[06/02 09:36:35    185s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[06/02 09:36:35    185s] #setNanoRouteMode -routeTopRoutingLayer 9
[06/02 09:36:35    185s] #setNanoRouteMode -routeUseAutoVia "true"
[06/02 09:36:35    185s] #setNanoRouteMode -routeWithLithoDriven true
[06/02 09:36:35    185s] #setNanoRouteMode -routeWithSiDriven true
[06/02 09:36:35    185s] #setNanoRouteMode -routeWithTimingDriven true
[06/02 09:36:35    185s] ### Time Record (globalDetailRoute) is installed.
[06/02 09:36:35    185s] #Start globalDetailRoute on Wed Jun  2 09:36:35 2021
[06/02 09:36:35    185s] #
[06/02 09:36:35    185s] ### Time Record (Pre Callback) is installed.
[06/02 09:36:35    185s] ### Time Record (Pre Callback) is uninstalled.
[06/02 09:36:35    185s] ### Time Record (DB Import) is installed.
[06/02 09:36:35    185s] ### Time Record (Timing Data Generation) is installed.
[06/02 09:36:35    185s] #Generating timing data, please wait...
[06/02 09:36:35    185s] #103122 total nets, 0 already routed, 0 will ignore in trialRoute
[06/02 09:36:35    185s] ### run_trial_route starts on Wed Jun  2 09:36:35 2021 with memory = 4135.99 (MB), peak = 7955.46 (MB)
[06/02 09:38:51    321s] ### run_trial_route cpu:00:02:16, real:00:02:16, mem:3.1 GB, peak:10.3 GB
[06/02 09:38:51    321s] ### dump_timing_file starts on Wed Jun  2 09:38:51 2021 with memory = 3161.82 (MB), peak = 10529.61 (MB)
[06/02 09:38:51    321s] ### extractRC starts on Wed Jun  2 09:38:51 2021 with memory = 3161.82 (MB), peak = 10529.61 (MB)
[06/02 09:38:57    328s] ### extractRC cpu:00:00:07, real:00:00:07, mem:3.5 GB, peak:10.3 GB
[06/02 09:38:57    328s] 0 out of 1 active views are pruned
[06/02 09:38:57    328s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3586.89 (MB), peak = 10529.61 (MB)
[06/02 09:38:57    328s] ### generate_timing_data starts on Wed Jun  2 09:38:57 2021 with memory = 3586.92 (MB), peak = 10529.61 (MB)
[06/02 09:38:57    328s] #Reporting timing...
[06/02 09:39:00    330s] ### report_timing starts on Wed Jun  2 09:39:00 2021 with memory = 3628.26 (MB), peak = 10529.61 (MB)
[06/02 09:39:01    332s] Start AAE Lib Loading. (MEM=5052.91)
[06/02 09:39:01    332s] End AAE Lib Loading. (MEM=5071.99 CPU=0:00:00.0 Real=0:00:00.0)
[06/02 09:39:01    332s] End AAE Lib Interpolated Model. (MEM=5071.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 09:39:01    332s] First Iteration Infinite Tw... 
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 09:39:06    336s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[06/02 09:39:06    336s] To increase the message display limit, refer to the product command reference manual.
[06/02 09:39:23    353s] Total number of fetched objects 108066
[06/02 09:39:23    354s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/02 09:39:23    354s] End delay calculation. (MEM=5181.84 CPU=0:00:17.8 REAL=0:00:17.0)
[06/02 09:39:26    356s] ### report_timing cpu:00:00:26, real:00:00:26, mem:3.7 GB, peak:10.3 GB
[06/02 09:39:26    356s] #Normalized TNS: -3611.84 -> -3611.84, r2r -3611.84 -> -3611.84, unit 1000.00, clk period 1.00
[06/02 09:39:26    356s] #Stage 1: cpu time = 00:00:28, elapsed time = 00:00:28, memory = 3748.85 (MB), peak = 10529.61 (MB)
[06/02 09:39:26    356s] #Library Standard Delay: 8.00ps
[06/02 09:39:26    356s] #Slack threshold: 16.00ps
[06/02 09:39:26    356s] ### generate_cdm_net_timing starts on Wed Jun  2 09:39:26 2021 with memory = 3748.86 (MB), peak = 10529.61 (MB)
[06/02 09:39:26    356s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:10.3 GB
[06/02 09:39:26    356s] #*** Analyzed 0 timing critical paths
[06/02 09:39:26    356s] ### get_cap_violations starts on Wed Jun  2 09:39:26 2021 with memory = 3751.73 (MB), peak = 10529.61 (MB)
[06/02 09:39:28    358s] ### get_cap_violations cpu:00:00:02, real:00:00:02, mem:3.7 GB, peak:10.3 GB
[06/02 09:39:28    358s] ### get_max_trans_slack starts on Wed Jun  2 09:39:28 2021 with memory = 3751.91 (MB), peak = 10529.61 (MB)
[06/02 09:39:28    358s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:10.3 GB
[06/02 09:39:28    358s] #Stage 2: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3751.96 (MB), peak = 10529.61 (MB)
[06/02 09:39:28    358s] ### Use bna from skp: 0
[06/02 09:39:30    360s] #Stage 3: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3762.38 (MB), peak = 10529.61 (MB)
[06/02 09:39:30    360s] #Default setup view is reset to nominal_analysis_view.
[06/02 09:39:30    360s] ### cache starts on Wed Jun  2 09:39:30 2021 with memory = 3766.39 (MB), peak = 10529.61 (MB)
[06/02 09:39:31    361s] ### cache cpu:00:00:01, real:00:00:01, mem:3.7 GB, peak:10.3 GB
[06/02 09:39:31    361s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[06/02 09:39:31    361s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3809.23 (MB), peak = 10529.61 (MB)
[06/02 09:39:31    361s] ### generate_timing_data cpu:00:00:34, real:00:00:34, mem:3.7 GB, peak:10.3 GB
[06/02 09:39:31    361s] #Current view: nominal_analysis_view 
[06/02 09:39:31    361s] #Current enabled view: nominal_analysis_view 
[06/02 09:39:31    361s] ### run_free_timing_graph starts on Wed Jun  2 09:39:31 2021 with memory = 3809.33 (MB), peak = 10529.61 (MB)
[06/02 09:39:32    362s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:3.7 GB, peak:10.3 GB
[06/02 09:39:32    362s] ### run_build_timing_graph starts on Wed Jun  2 09:39:32 2021 with memory = 3769.26 (MB), peak = 10529.61 (MB)
[06/02 09:39:33    363s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:10.3 GB
[06/02 09:39:33    363s] #Generating timing data took: cpu time = 00:00:42, elapsed time = 00:00:42, memory = 3685.95 (MB), peak = 10529.61 (MB)
[06/02 09:39:33    363s] ### dump_timing_file cpu:00:00:42, real:00:00:42, mem:3.6 GB, peak:10.3 GB
[06/02 09:39:43    373s] #Done generating timing data.
[06/02 09:39:43    373s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 09:39:43    373s] ### info: trigger full reload of library data.
[06/02 09:39:44    375s] #WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
[06/02 09:39:44    375s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 09:39:44    375s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 09:39:44    375s] #To increase the message display limit, refer to the product command reference manual.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[31] of net rst_vec[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[30] of net rst_vec[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[29] of net rst_vec[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[28] of net rst_vec[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[27] of net rst_vec[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[26] of net rst_vec[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[25] of net rst_vec[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[24] of net rst_vec[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[23] of net rst_vec[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[22] of net rst_vec[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[21] of net rst_vec[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[20] of net rst_vec[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[19] of net rst_vec[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[18] of net rst_vec[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[17] of net rst_vec[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[16] of net rst_vec[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[15] of net rst_vec[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 09:39:44    375s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/02 09:39:44    375s] #To increase the message display limit, refer to the product command reference manual.
[06/02 09:39:45    375s] ### Net info: total nets: 130666
[06/02 09:39:45    375s] ### Net info: dirty nets: 0
[06/02 09:39:45    375s] ### Net info: marked as disconnected nets: 0
[06/02 09:39:45    375s] #num needed restored net=0
[06/02 09:39:45    375s] #need_extraction net=0 (total=130666)
[06/02 09:39:45    375s] ### Net info: fully routed nets: 0
[06/02 09:39:45    375s] ### Net info: trivial (< 2 pins) nets: 53201
[06/02 09:39:45    375s] ### Net info: unrouted nets: 77465
[06/02 09:39:45    375s] ### Net info: re-extraction nets: 0
[06/02 09:39:45    375s] ### Net info: ignored nets: 0
[06/02 09:39:45    375s] ### Net info: skip routing nets: 0
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 09:39:46    376s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[06/02 09:39:46    376s] #To increase the message display limit, refer to the product command reference manual.
[06/02 09:39:46    376s] ### Time Record (DB Import) is uninstalled.
[06/02 09:39:46    376s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[06/02 09:39:46    376s] #RTESIG:78da9594314fc330108599f915a7b44390dae2bbd8b13d42c580845a14026b14a8db464a
[06/02 09:39:46    376s] #       13297186fe7bcc002a106ae331fe747e7e7e2f93e9cb5d0611ea05e2bc475205c22a43cd
[06/02 09:39:46    376s] #       148a393121ae51176eebf936ba9c4cd78f391103db0d06e2d7b6ad67b03936e5a17a838d
[06/02 09:39:46    376s] #       d996436da137d656cdeeea9316c020ae1a6b76a6f3d189a67fcc1624212a07db46105bd3
[06/02 09:39:46    376s] #       3565779cfd850a82e8e0be57cbc13abcb79ddb9cc1d09bee27aa0444fb6ab73f8f29c660
[06/02 09:39:46    376s] #       5bd6fd97d631467eb76a04d13205b66082b905f1b66e4b3bce6915a20a19e341f390b987
[06/02 09:39:46    376s] #       f1684324f2ded1410af8c90b8f3209820b9313c6bcc250081061a0045c88005026404113
[06/02 09:39:46    376s] #       15f37ba23180490218ee658828800998932850210690f00ba714fda1a034757d339b6a38
[06/02 09:39:46    376s] #       78024bae00be2339baf62e9172524febfbe2212b6e56f963b6ce13cf70eecc09690d171a
[06/02 09:39:46    376s] #       a20f1527dcf97f0fa65c7975a7a9f63332acd8d265417b6a2629fd758d512ef17b2e390b
[06/02 09:39:46    376s] #       60cec5e5e21d6274ee38
[06/02 09:39:46    376s] #
[06/02 09:39:46    376s] #RTESIG:78da9594314fc330108599f915a7b44390dae2bbd8b13d42c580845a14026b14a8db464a
[06/02 09:39:46    376s] #       13297186fe7bcc002a106ae331fe747e7e7e2f93e9cb5d0611ea05e2bc475205c22a43cd
[06/02 09:39:46    376s] #       148a393121ae51176eebf936ba9c4cd78f391103db0d06e2d7b6ad67b03936e5a17a838d
[06/02 09:39:46    376s] #       d996436da137d656cdeeea9316c020ae1a6b76a6f3d189a67fcc1624212a07db46105bd3
[06/02 09:39:46    376s] #       3565779cfd850a82e8e0be57cbc13abcb79ddb9cc1d09bee27aa0444fb6ab73f8f29c660
[06/02 09:39:46    376s] #       5bd6fd97d631467eb76a04d13205b66082b905f1b66e4b3bce6915a20a19e341f390b987
[06/02 09:39:46    376s] #       f1684324f2ded1410af8c90b8f3209820b9313c6bcc250081061a0045c88005026404113
[06/02 09:39:46    376s] #       15f37ba23180490218ee658828800998932850210690f00ba714fda1a034757d339b6a38
[06/02 09:39:46    376s] #       78024bae00be2339baf62e9172524febfbe2212b6e56f963b6ce13cf70eecc09690d171a
[06/02 09:39:46    376s] #       a20f1527dcf97f0fa65c7975a7a9f63332acd8d265417b6a2629fd758d512ef17b2e390b
[06/02 09:39:46    376s] #       60cec5e5e21d6274ee38
[06/02 09:39:46    376s] #
[06/02 09:39:46    376s] ### Time Record (Data Preparation) is installed.
[06/02 09:39:46    376s] #Start routing data preparation on Wed Jun  2 09:39:46 2021
[06/02 09:39:46    376s] #
[06/02 09:39:47    377s] #Found 1 nets which trigger voltage spacing rules.
[06/02 09:39:47    377s] #Minimum voltage of a net in the design = 0.000.
[06/02 09:39:47    377s] #Maximum voltage of a net in the design = 1.800.
[06/02 09:39:47    377s] #Voltage range [0.000 - 1.000] has 130660 nets.
[06/02 09:39:47    377s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/02 09:39:47    377s] #Voltage range [1.000 - 1.000] has 2 nets.
[06/02 09:39:47    377s] #Voltage range [1.800 - 1.800] has 1 net.
[06/02 09:39:47    377s] ### Time Record (Cell Pin Access) is installed.
[06/02 09:42:41    551s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 09:42:42    552s] # M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
[06/02 09:42:42    552s] # M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 09:42:42    552s] # M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 09:42:42    552s] # M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 09:42:42    552s] # M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 09:42:42    552s] # M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 09:42:42    552s] # IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 09:42:42    552s] # IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 09:42:42    552s] # LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
[06/02 09:42:43    554s] #Regenerating Ggrids automatically.
[06/02 09:42:43    554s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
[06/02 09:42:43    554s] #Using automatically generated G-grids.
[06/02 09:42:43    554s] #Done routing data preparation.
[06/02 09:42:43    554s] #cpu time = 00:02:58, elapsed time = 00:02:57, memory = 4027.38 (MB), peak = 10529.61 (MB)
[06/02 09:42:43    554s] ### Time Record (Data Preparation) is uninstalled.
[06/02 09:42:43    554s] #Start instance access analysis using 1 thread...
[06/02 09:42:43    554s] ### Time Record (Instance Pin Access) is installed.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    555s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    556s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    556s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
[06/02 09:42:45    556s] #WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
[06/02 09:42:45    556s] #To increase the message display limit, refer to the product command reference manual.
[06/02 09:42:49    560s] #258 out of 77253(0.33%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[06/02 09:42:49    560s] #258 instance pins are hard to access
[06/02 09:42:49    560s] #Instance access analysis statistics:
[06/02 09:42:49    560s] #Cpu time = 00:00:06
[06/02 09:42:49    560s] #Elapsed time = 00:00:06
[06/02 09:42:49    560s] #Increased memory = 56.84 (MB)
[06/02 09:42:49    560s] #Total memory = 4084.42 (MB)
[06/02 09:42:49    560s] #Peak memory = 10529.61 (MB)
[06/02 09:42:49    560s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 09:42:49    560s] #
[06/02 09:42:49    560s] #Summary of active signal nets routing constraints set by OPT:
[06/02 09:42:49    560s] #	preferred routing layers      : 19
[06/02 09:42:49    560s] #	(IA)19 
[06/02 09:42:49    560s] #	preferred routing layer effort: 0
[06/02 09:42:49    560s] #	preferred extra space         : 0
[06/02 09:42:49    560s] #	preferred multi-cut via       : 0
[06/02 09:42:49    560s] #	avoid detour                  : 0
[06/02 09:42:49    560s] #	expansion ratio               : 18
[06/02 09:42:49    560s] #	net priority                  : 18
[06/02 09:42:49    560s] #	s2s control                   : 0
[06/02 09:42:49    560s] #	avoid chaining                : 0
[06/02 09:42:49    560s] #	inst-based stacking via       : 0
[06/02 09:42:49    560s] #
[06/02 09:42:49    560s] #Summary of active signal nets routing constraints set by USER:
[06/02 09:42:49    560s] #	preferred routing layers      : 0
[06/02 09:42:49    560s] #	preferred routing layer effort     : 0
[06/02 09:42:49    560s] #	preferred extra space              : 0
[06/02 09:42:49    560s] #	preferred multi-cut via            : 0
[06/02 09:42:49    560s] #	avoid detour                       : 0
[06/02 09:42:49    560s] #	net weight                         : 0
[06/02 09:42:49    560s] #	avoid chaining                     : 0
[06/02 09:42:49    560s] #	cell-based stacking via (required) : 0
[06/02 09:42:49    560s] #	cell-based stacking via (optional) : 0
[06/02 09:42:49    560s] #
[06/02 09:42:49    560s] #Start timing driven prevention iteration
[06/02 09:42:49    560s] ### td_prevention_read_timing_data starts on Wed Jun  2 09:42:49 2021 with memory = 4084.43 (MB), peak = 10529.61 (MB)
[06/02 09:42:50    560s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:10.3 GB
[06/02 09:42:50    560s] #
[06/02 09:42:50    560s] #----------------------------------------------------
[06/02 09:42:50    560s] # Summary of active signal nets routing constraints
[06/02 09:42:50    560s] #+--------------------------+-----------+
[06/02 09:42:50    560s] #| Max Expansion Ratio      |        18 |
[06/02 09:42:50    560s] #| Preferred Layer Effort   |        19 |
[06/02 09:42:50    560s] #+--------------------------+-----------+
[06/02 09:42:50    560s] #  Bottom Preferred Layer
[06/02 09:42:50    560s] #+----------------+----------+
[06/02 09:42:50    560s] #|      Layer     | OPT_LA   |
[06/02 09:42:50    560s] #+----------------+----------+
[06/02 09:42:50    560s] #| IA (z=6)       |       19 |
[06/02 09:42:50    560s] #+----------------+----------+
[06/02 09:42:50    560s] #
[06/02 09:42:50    560s] #----------------------------------------------------
[06/02 09:42:50    560s] #Done timing-driven prevention
[06/02 09:42:50    560s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4084.46 (MB), peak = 10529.61 (MB)
[06/02 09:42:50    560s] ### Time Record (Special Wire Merging) is installed.
[06/02 09:42:50    560s] #Merging special wires: starts on Wed Jun  2 09:42:50 2021 with memory = 4084.46 (MB), peak = 10529.61 (MB)
[06/02 09:42:50    561s] #
[06/02 09:42:50    561s] #Merging special wires: cpu:00:00:01, real:00:00:01, mem:4.0 GB, peak:10.3 GB
[06/02 09:42:50    561s] ### Time Record (Special Wire Merging) is uninstalled.
[06/02 09:42:51    561s] #
[06/02 09:42:51    561s] #Finished routing data preparation on Wed Jun  2 09:42:51 2021
[06/02 09:42:51    561s] #
[06/02 09:42:51    561s] #Cpu time = 00:00:01
[06/02 09:42:51    561s] #Elapsed time = 00:00:01
[06/02 09:42:51    561s] #Increased memory = 4.38 (MB)
[06/02 09:42:51    561s] #Total memory = 4088.84 (MB)
[06/02 09:42:51    561s] #Peak memory = 10529.61 (MB)
[06/02 09:42:51    561s] #
[06/02 09:42:51    561s] ### Time Record (Global Routing) is installed.
[06/02 09:42:51    561s] #
[06/02 09:42:51    561s] #Start global routing on Wed Jun  2 09:42:51 2021
[06/02 09:42:51    561s] #
[06/02 09:42:51    561s] #
[06/02 09:42:51    561s] #Start global routing initialization on Wed Jun  2 09:42:51 2021
[06/02 09:42:51    561s] #
[06/02 09:42:51    561s] #Number of eco nets is 0
[06/02 09:42:51    561s] #
[06/02 09:42:51    561s] #Start global routing data preparation on Wed Jun  2 09:42:51 2021
[06/02 09:42:51    561s] #
[06/02 09:42:51    561s] ### build_merged_routing_blockage_rect_list starts on Wed Jun  2 09:42:51 2021 with memory = 4202.43 (MB), peak = 10529.61 (MB)
[06/02 09:42:51    561s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:10.3 GB
[06/02 09:42:51    561s] #Start routing resource analysis on Wed Jun  2 09:42:51 2021
[06/02 09:42:51    561s] #
[06/02 09:42:51    561s] ### init_is_bin_blocked starts on Wed Jun  2 09:42:51 2021 with memory = 4203.83 (MB), peak = 10529.61 (MB)
[06/02 09:42:51    562s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:10.3 GB
[06/02 09:42:54    564s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jun  2 09:42:54 2021 with memory = 14849.83 (MB), peak = 14849.83 (MB)
[06/02 09:44:45    675s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:01:51, real:00:01:51, mem:14.5 GB, peak:14.6 GB
[06/02 09:44:45    675s] ### adjust_flow_cap starts on Wed Jun  2 09:44:45 2021 with memory = 14851.70 (MB), peak = 14983.95 (MB)
[06/02 09:44:52    682s] ### adjust_flow_cap cpu:00:00:07, real:00:00:07, mem:14.5 GB, peak:14.6 GB
[06/02 09:44:52    682s] ### adjust_partial_route_blockage starts on Wed Jun  2 09:44:52 2021 with memory = 14851.70 (MB), peak = 14983.95 (MB)
[06/02 09:44:52    682s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:14.5 GB, peak:14.6 GB
[06/02 09:44:52    682s] ### set_via_blocked starts on Wed Jun  2 09:44:52 2021 with memory = 14851.70 (MB), peak = 14983.95 (MB)
[06/02 09:44:57    687s] ### set_via_blocked cpu:00:00:05, real:00:00:05, mem:14.5 GB, peak:14.6 GB
[06/02 09:44:57    687s] ### copy_flow starts on Wed Jun  2 09:44:57 2021 with memory = 14851.70 (MB), peak = 14983.95 (MB)
[06/02 09:45:00    690s] ### copy_flow cpu:00:00:03, real:00:00:03, mem:14.5 GB, peak:14.6 GB
[06/02 09:45:03    694s] #Routing resource analysis is done on Wed Jun  2 09:45:03 2021
[06/02 09:45:03    694s] #
[06/02 09:45:03    694s] ### report_flow_cap starts on Wed Jun  2 09:45:03 2021 with memory = 14851.70 (MB), peak = 14983.95 (MB)
[06/02 09:45:09    699s] #  Resource Analysis:
[06/02 09:45:09    699s] #
[06/02 09:45:09    699s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/02 09:45:09    699s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/02 09:45:09    699s] #  --------------------------------------------------------------
[06/02 09:45:09    699s] #  M1             V      103431        2904    92948881     2.96%
[06/02 09:45:09    699s] #  M2             H      140737        3878    92948881     2.82%
[06/02 09:45:09    699s] #  M3             V      140742        3873    92948881     2.67%
[06/02 09:45:09    699s] #  M4             H      140669        3946    92948881     2.70%
[06/02 09:45:09    699s] #  M5             V      140903        3712    92948881     2.56%
[06/02 09:45:09    699s] #  M6             H      140891        3724    92948881     2.57%
[06/02 09:45:09    699s] #  IA             H       17593         484    92948881     2.68%
[06/02 09:45:09    699s] #  IB             V       17559         518    92948881     2.85%
[06/02 09:45:09    699s] #  LB             H        1438           8    92948881    85.08%
[06/02 09:45:09    699s] #  --------------------------------------------------------------
[06/02 09:45:09    699s] #  Total                 843965       2.45%   836539929    11.88%
[06/02 09:45:09    699s] #
[06/02 09:45:09    699s] #  2 nets (0.00%) with 1 preferred extra spacing.
[06/02 09:45:09    699s] #
[06/02 09:45:09    699s] #
[06/02 09:45:09    699s] ### report_flow_cap cpu:00:00:06, real:00:00:06, mem:14.5 GB, peak:14.6 GB
[06/02 09:45:09    699s] ### analyze_m2_tracks starts on Wed Jun  2 09:45:09 2021 with memory = 14851.70 (MB), peak = 14983.95 (MB)
[06/02 09:45:10    700s] ### analyze_m2_tracks cpu:00:00:01, real:00:00:01, mem:14.5 GB, peak:14.6 GB
[06/02 09:45:10    700s] ### report_initial_resource starts on Wed Jun  2 09:45:10 2021 with memory = 14851.71 (MB), peak = 14983.95 (MB)
[06/02 09:45:10    700s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:14.5 GB, peak:14.6 GB
[06/02 09:45:10    700s] ### mark_pg_pins_accessibility starts on Wed Jun  2 09:45:10 2021 with memory = 14851.71 (MB), peak = 14983.95 (MB)
[06/02 09:45:10    700s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:14.5 GB, peak:14.6 GB
[06/02 09:45:10    700s] ### set_net_region starts on Wed Jun  2 09:45:10 2021 with memory = 14851.71 (MB), peak = 14983.95 (MB)
[06/02 09:45:10    700s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:14.5 GB, peak:14.6 GB
[06/02 09:45:10    700s] #
[06/02 09:45:10    700s] #Global routing data preparation is done on Wed Jun  2 09:45:10 2021
[06/02 09:45:10    700s] #
[06/02 09:45:10    700s] #cpu time = 00:02:19, elapsed time = 00:02:19, memory = 14851.71 (MB), peak = 14983.95 (MB)
[06/02 09:45:10    700s] #
[06/02 09:45:10    700s] ### prepare_level starts on Wed Jun  2 09:45:10 2021 with memory = 14851.73 (MB), peak = 14983.95 (MB)
[06/02 09:45:10    700s] ### init level 1 starts on Wed Jun  2 09:45:10 2021 with memory = 14851.73 (MB), peak = 14983.95 (MB)
[06/02 09:45:10    701s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:14.5 GB, peak:14.6 GB
[06/02 09:45:10    701s] ### Level 1 hgrid = 9641 X 9641
[06/02 09:45:10    701s] ### init level 2 starts on Wed Jun  2 09:45:10 2021 with memory = 14851.78 (MB), peak = 14983.95 (MB)
[06/02 09:45:25    716s] ### init level 2 cpu:00:00:15, real:00:00:15, mem:16.3 GB, peak:16.3 GB
[06/02 09:45:25    716s] ### Level 2 hgrid = 2411 X 2411
[06/02 09:45:25    716s] ### init level 3 starts on Wed Jun  2 09:45:25 2021 with memory = 16689.15 (MB), peak = 16689.15 (MB)
[06/02 09:45:26    716s] ### init level 3 cpu:00:00:01, real:00:00:01, mem:16.4 GB, peak:16.4 GB
[06/02 09:45:26    716s] ### Level 3 hgrid = 603 X 603
[06/02 09:45:26    716s] ### init level 4 starts on Wed Jun  2 09:45:26 2021 with memory = 16804.18 (MB), peak = 16804.18 (MB)
[06/02 09:45:26    716s] ### init level 4 cpu:00:00:00, real:00:00:00, mem:16.4 GB, peak:16.4 GB
[06/02 09:45:26    716s] ### Level 4 hgrid = 151 X 151
[06/02 09:45:26    716s] ### init level 5 starts on Wed Jun  2 09:45:26 2021 with memory = 16814.96 (MB), peak = 16814.96 (MB)
[06/02 09:45:26    716s] ### init level 5 cpu:00:00:00, real:00:00:00, mem:16.5 GB, peak:16.5 GB
[06/02 09:45:26    716s] ### Level 5 hgrid = 38 X 38  (large_net only)
[06/02 09:45:26    716s] ### prepare_level_flow starts on Wed Jun  2 09:45:26 2021 with memory = 16861.87 (MB), peak = 16861.87 (MB)
[06/02 09:45:26    716s] ### init_flow_edge starts on Wed Jun  2 09:45:26 2021 with memory = 16861.87 (MB), peak = 16861.87 (MB)
[06/02 09:45:30    720s] ### init_flow_edge cpu:00:00:04, real:00:00:04, mem:16.5 GB, peak:16.5 GB
[06/02 09:45:30    720s] ### init_flow_edge starts on Wed Jun  2 09:45:30 2021 with memory = 16865.40 (MB), peak = 16866.87 (MB)
[06/02 09:45:50    741s] ### init_flow_edge cpu:00:00:20, real:00:00:20, mem:16.5 GB, peak:16.5 GB
[06/02 09:45:50    741s] ### init_flow_edge starts on Wed Jun  2 09:45:50 2021 with memory = 16865.50 (MB), peak = 16866.87 (MB)
[06/02 09:45:51    741s] ### init_flow_edge cpu:00:00:01, real:00:00:01, mem:16.5 GB, peak:16.5 GB
[06/02 09:45:51    741s] ### init_flow_edge starts on Wed Jun  2 09:45:51 2021 with memory = 16865.50 (MB), peak = 16866.87 (MB)
[06/02 09:45:51    741s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:16.5 GB, peak:16.5 GB
[06/02 09:45:51    741s] ### init_flow_edge starts on Wed Jun  2 09:45:51 2021 with memory = 16865.50 (MB), peak = 16866.87 (MB)
[06/02 09:45:51    741s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:16.5 GB, peak:16.5 GB
[06/02 09:45:51    741s] ### prepare_level_flow cpu:00:00:25, real:00:00:25, mem:16.5 GB, peak:16.5 GB
[06/02 09:45:51    741s] ### prepare_level cpu:00:00:41, real:00:00:41, mem:16.5 GB, peak:16.5 GB
[06/02 09:45:51    742s] #
[06/02 09:45:51    742s] #Global routing initialization is done on Wed Jun  2 09:45:51 2021
[06/02 09:45:51    742s] #
[06/02 09:45:51    742s] #cpu time = 00:03:00, elapsed time = 00:03:00, memory = 16865.50 (MB), peak = 16866.87 (MB)
[06/02 09:45:51    742s] #
[06/02 09:45:51    742s] ### routing large nets 
[06/02 09:45:51    742s] #start global routing iteration 1...
[06/02 09:45:51    742s] ### init_flow_edge starts on Wed Jun  2 09:45:51 2021 with memory = 16865.53 (MB), peak = 16866.87 (MB)
[06/02 09:45:51    742s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:16.5 GB, peak:16.5 GB
[06/02 09:45:51    742s] ### routing at level 5 (topmost level) iter 0
[06/02 09:45:51    742s] ### routing at level 4 iter 0 for 0 hboxes
[06/02 09:45:51    742s] ### routing at level 3 iter 0 for 0 hboxes
[06/02 09:45:52    742s] ### routing at level 2 iter 0 for 0 hboxes
[06/02 09:45:55    746s] ### routing at level 1 iter 0 for 0 hboxes
[06/02 09:46:27    780s] #cpu time = 00:00:39, elapsed time = 00:00:36, memory = 17577.75 (MB), peak = 17578.59 (MB)
[06/02 09:46:27    780s] #
[06/02 09:46:27    780s] #Route nets in 1/2 round...
[06/02 09:46:27    780s] #start global routing iteration 2...
[06/02 09:46:27    780s] ### init_flow_edge starts on Wed Jun  2 09:46:27 2021 with memory = 17577.78 (MB), peak = 17578.59 (MB)
[06/02 09:46:31    784s] ### init_flow_edge cpu:00:00:04, real:00:00:04, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:31    784s] ### cal_flow starts on Wed Jun  2 09:46:31 2021 with memory = 17577.78 (MB), peak = 17578.59 (MB)
[06/02 09:46:31    784s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:31    784s] ### routing at level 1 iter 0 for 0 hboxes
[06/02 09:46:31    784s] ### measure_qor starts on Wed Jun  2 09:46:31 2021 with memory = 17577.81 (MB), peak = 17578.59 (MB)
[06/02 09:46:31    784s] ### measure_congestion starts on Wed Jun  2 09:46:31 2021 with memory = 17577.81 (MB), peak = 17578.59 (MB)
[06/02 09:46:40    793s] ### measure_congestion cpu:00:00:08, real:00:00:08, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:40    793s] ### measure_qor cpu:00:00:08, real:00:00:08, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:40    793s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:40    793s] #
[06/02 09:46:40    793s] #start global routing iteration 3...
[06/02 09:46:40    793s] ### init_flow_edge starts on Wed Jun  2 09:46:40 2021 with memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:57    810s] ### init_flow_edge cpu:00:00:17, real:00:00:17, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:57    810s] ### cal_flow starts on Wed Jun  2 09:46:57 2021 with memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:57    810s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:57    810s] ### routing at level 2 iter 0 for 0 hboxes
[06/02 09:46:57    810s] ### measure_qor starts on Wed Jun  2 09:46:57 2021 with memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:57    810s] ### measure_congestion starts on Wed Jun  2 09:46:57 2021 with memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:58    811s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:58    811s] ### measure_qor cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:58    811s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:58    811s] #
[06/02 09:46:58    811s] #start global routing iteration 4...
[06/02 09:46:58    811s] ### init_flow_edge starts on Wed Jun  2 09:46:58 2021 with memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:58    811s] ### init_flow_edge cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:58    811s] ### cal_flow starts on Wed Jun  2 09:46:58 2021 with memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:58    812s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### routing at level 3 iter 0 for 0 hboxes
[06/02 09:46:59    812s] ### measure_qor starts on Wed Jun  2 09:46:59 2021 with memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion starts on Wed Jun  2 09:46:59 2021 with memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] #
[06/02 09:46:59    812s] #start global routing iteration 5...
[06/02 09:46:59    812s] ### init_flow_edge starts on Wed Jun  2 09:46:59 2021 with memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### cal_flow starts on Wed Jun  2 09:46:59 2021 with memory = 17577.82 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### routing at level 4 (topmost level) iter 0
[06/02 09:46:59    812s] ### measure_qor starts on Wed Jun  2 09:46:59 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion starts on Wed Jun  2 09:46:59 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### routing at level 4 (topmost level) iter 1
[06/02 09:46:59    812s] ### measure_qor starts on Wed Jun  2 09:46:59 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion starts on Wed Jun  2 09:46:59 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] #
[06/02 09:46:59    812s] #start global routing iteration 6...
[06/02 09:46:59    812s] ### routing at level 3 iter 0 for 0 hboxes
[06/02 09:46:59    812s] ### measure_qor starts on Wed Jun  2 09:46:59 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion starts on Wed Jun  2 09:46:59 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### measure_congestion starts on Wed Jun  2 09:46:59 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### routing at level 3 iter 1 for 0 hboxes
[06/02 09:46:59    812s] ### measure_qor starts on Wed Jun  2 09:46:59 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion starts on Wed Jun  2 09:46:59 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:46:59    812s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:46:59    812s] #
[06/02 09:46:59    812s] #start global routing iteration 7...
[06/02 09:46:59    812s] ### routing at level 2 iter 0 for 0 hboxes
[06/02 09:47:00    813s] ### measure_qor starts on Wed Jun  2 09:47:00 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:47:00    813s] ### measure_congestion starts on Wed Jun  2 09:47:00 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:47:01    814s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:01    814s] ### measure_qor cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:01    814s] ### measure_congestion starts on Wed Jun  2 09:47:01 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:47:01    814s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:01    814s] ### routing at level 2 iter 1 for 0 hboxes
[06/02 09:47:01    814s] ### measure_qor starts on Wed Jun  2 09:47:01 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:47:01    814s] ### measure_congestion starts on Wed Jun  2 09:47:01 2021 with memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:47:02    815s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:02    815s] ### measure_qor cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:02    815s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 17577.84 (MB), peak = 17578.59 (MB)
[06/02 09:47:02    815s] #
[06/02 09:47:02    815s] #start global routing iteration 8...
[06/02 09:47:02    815s] ### routing at level 1 iter 0 for 0 hboxes
[06/02 09:47:06    819s] ### measure_qor starts on Wed Jun  2 09:47:06 2021 with memory = 17565.43 (MB), peak = 17578.62 (MB)
[06/02 09:47:06    819s] ### measure_congestion starts on Wed Jun  2 09:47:06 2021 with memory = 17565.43 (MB), peak = 17578.62 (MB)
[06/02 09:47:14    827s] ### measure_congestion cpu:00:00:09, real:00:00:09, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:14    827s] ### measure_qor cpu:00:00:09, real:00:00:09, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:14    827s] ### measure_congestion starts on Wed Jun  2 09:47:14 2021 with memory = 17565.43 (MB), peak = 17578.62 (MB)
[06/02 09:47:24    837s] ### measure_congestion cpu:00:00:10, real:00:00:10, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:24    837s] ### routing at level 1 iter 1 for 0 hboxes
[06/02 09:47:27    840s] ### measure_qor starts on Wed Jun  2 09:47:27 2021 with memory = 17565.43 (MB), peak = 17578.62 (MB)
[06/02 09:47:27    840s] ### measure_congestion starts on Wed Jun  2 09:47:27 2021 with memory = 17565.43 (MB), peak = 17578.62 (MB)
[06/02 09:47:37    850s] ### measure_congestion cpu:00:00:10, real:00:00:10, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:37    850s] ### measure_qor cpu:00:00:10, real:00:00:10, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:37    850s] #cpu time = 00:00:35, elapsed time = 00:00:35, memory = 17565.43 (MB), peak = 17578.62 (MB)
[06/02 09:47:37    850s] #
[06/02 09:47:37    850s] #Route nets in 2/2 round...
[06/02 09:47:37    850s] #start global routing iteration 9...
[06/02 09:47:37    850s] ### init_flow_edge starts on Wed Jun  2 09:47:37 2021 with memory = 17565.43 (MB), peak = 17578.62 (MB)
[06/02 09:47:41    854s] ### init_flow_edge cpu:00:00:04, real:00:00:04, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:41    854s] ### cal_flow starts on Wed Jun  2 09:47:41 2021 with memory = 17565.43 (MB), peak = 17578.62 (MB)
[06/02 09:47:41    854s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:47:41    854s] ### routing at level 1 iter 0 for 0 hboxes
[06/02 09:47:57    871s] ### measure_qor starts on Wed Jun  2 09:47:57 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:47:57    871s] ### measure_congestion starts on Wed Jun  2 09:47:57 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:06    879s] ### measure_congestion cpu:00:00:08, real:00:00:08, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:06    879s] ### measure_qor cpu:00:00:08, real:00:00:08, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:06    879s] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:06    879s] #
[06/02 09:48:06    879s] #start global routing iteration 10...
[06/02 09:48:06    879s] ### init_flow_edge starts on Wed Jun  2 09:48:06 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:23    896s] ### init_flow_edge cpu:00:00:17, real:00:00:17, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:23    896s] ### cal_flow starts on Wed Jun  2 09:48:23 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:23    896s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:23    896s] ### routing at level 2 iter 0 for 0 hboxes
[06/02 09:48:26    900s] ### measure_qor starts on Wed Jun  2 09:48:26 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:26    900s] ### measure_congestion starts on Wed Jun  2 09:48:26 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:27    900s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:27    900s] ### measure_qor cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:27    900s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:27    900s] #
[06/02 09:48:27    900s] #start global routing iteration 11...
[06/02 09:48:27    900s] ### init_flow_edge starts on Wed Jun  2 09:48:27 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:28    901s] ### init_flow_edge cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:28    901s] ### cal_flow starts on Wed Jun  2 09:48:28 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:28    901s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:28    901s] ### routing at level 3 iter 0 for 0 hboxes
[06/02 09:48:29    902s] ### measure_qor starts on Wed Jun  2 09:48:29 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:29    902s] ### measure_congestion starts on Wed Jun  2 09:48:29 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:29    902s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:29    902s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:29    902s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:29    902s] #
[06/02 09:48:29    902s] #start global routing iteration 12...
[06/02 09:48:29    902s] ### init_flow_edge starts on Wed Jun  2 09:48:29 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:29    902s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:29    902s] ### cal_flow starts on Wed Jun  2 09:48:29 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:29    902s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:29    902s] ### routing at level 4 (topmost level) iter 0
[06/02 09:48:30    903s] ### measure_qor starts on Wed Jun  2 09:48:30 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:30    903s] ### measure_congestion starts on Wed Jun  2 09:48:30 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:30    903s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:30    904s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:30    904s] ### routing at level 4 (topmost level) iter 1
[06/02 09:48:31    904s] ### measure_qor starts on Wed Jun  2 09:48:31 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:31    904s] ### measure_congestion starts on Wed Jun  2 09:48:31 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:31    904s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:31    904s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:31    904s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:31    904s] #
[06/02 09:48:31    904s] #start global routing iteration 13...
[06/02 09:48:31    904s] ### routing at level 3 iter 0 for 0 hboxes
[06/02 09:48:32    905s] ### measure_qor starts on Wed Jun  2 09:48:32 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:32    905s] ### measure_congestion starts on Wed Jun  2 09:48:32 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:32    905s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:32    905s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:32    905s] ### measure_congestion starts on Wed Jun  2 09:48:32 2021 with memory = 17575.80 (MB), peak = 17578.62 (MB)
[06/02 09:48:32    905s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:32    905s] ### routing at level 3 iter 1 for 0 hboxes
[06/02 09:48:33    906s] ### measure_qor starts on Wed Jun  2 09:48:33 2021 with memory = 17575.83 (MB), peak = 17578.62 (MB)
[06/02 09:48:33    906s] ### measure_congestion starts on Wed Jun  2 09:48:33 2021 with memory = 17575.83 (MB), peak = 17578.62 (MB)
[06/02 09:48:33    906s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:33    906s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:33    906s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 17575.83 (MB), peak = 17578.62 (MB)
[06/02 09:48:33    906s] #
[06/02 09:48:33    906s] #start global routing iteration 14...
[06/02 09:48:33    906s] ### routing at level 2 iter 0 for 0 hboxes
[06/02 09:48:39    913s] ### measure_qor starts on Wed Jun  2 09:48:39 2021 with memory = 17575.94 (MB), peak = 17578.62 (MB)
[06/02 09:48:39    913s] ### measure_congestion starts on Wed Jun  2 09:48:39 2021 with memory = 17575.94 (MB), peak = 17578.62 (MB)
[06/02 09:48:40    913s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:40    913s] ### measure_qor cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:40    913s] ### measure_congestion starts on Wed Jun  2 09:48:40 2021 with memory = 17575.94 (MB), peak = 17578.62 (MB)
[06/02 09:48:41    914s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:41    914s] ### routing at level 2 iter 1 for 0 hboxes
[06/02 09:48:49    923s] ### measure_qor starts on Wed Jun  2 09:48:49 2021 with memory = 17575.71 (MB), peak = 17578.62 (MB)
[06/02 09:48:49    923s] ### measure_congestion starts on Wed Jun  2 09:48:49 2021 with memory = 17575.71 (MB), peak = 17578.62 (MB)
[06/02 09:48:50    923s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:50    923s] ### measure_qor cpu:00:00:01, real:00:00:01, mem:17.2 GB, peak:17.2 GB
[06/02 09:48:50    923s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 17575.71 (MB), peak = 17578.62 (MB)
[06/02 09:48:50    923s] #
[06/02 09:48:50    923s] #start global routing iteration 15...
[06/02 09:48:50    923s] ### routing at level 1 iter 0 for 0 hboxes
[06/02 09:49:58    991s] ### measure_qor starts on Wed Jun  2 09:49:58 2021 with memory = 17577.46 (MB), peak = 17581.75 (MB)
[06/02 09:49:58    991s] ### measure_congestion starts on Wed Jun  2 09:49:58 2021 with memory = 17577.46 (MB), peak = 17581.75 (MB)
[06/02 09:50:06   1000s] ### measure_congestion cpu:00:00:08, real:00:00:08, mem:17.2 GB, peak:17.2 GB
[06/02 09:50:06   1000s] ### measure_qor cpu:00:00:09, real:00:00:09, mem:17.2 GB, peak:17.2 GB
[06/02 09:50:06   1000s] ### measure_congestion starts on Wed Jun  2 09:50:06 2021 with memory = 17577.46 (MB), peak = 17581.75 (MB)
[06/02 09:50:16   1009s] ### measure_congestion cpu:00:00:09, real:00:00:09, mem:17.2 GB, peak:17.2 GB
[06/02 09:50:16   1009s] ### routing at level 1 iter 1 for 0 hboxes
[06/02 09:51:44   1098s] ### measure_qor starts on Wed Jun  2 09:51:44 2021 with memory = 18825.39 (MB), peak = 18863.73 (MB)
[06/02 09:51:44   1098s] ### measure_congestion starts on Wed Jun  2 09:51:44 2021 with memory = 18825.39 (MB), peak = 18863.73 (MB)
[06/02 09:51:53   1106s] ### measure_congestion cpu:00:00:09, real:00:00:09, mem:18.4 GB, peak:18.4 GB
[06/02 09:51:53   1106s] ### measure_qor cpu:00:00:09, real:00:00:09, mem:18.4 GB, peak:18.4 GB
[06/02 09:51:53   1106s] #cpu time = 00:03:03, elapsed time = 00:03:03, memory = 18825.39 (MB), peak = 18863.73 (MB)
[06/02 09:51:53   1106s] #
[06/02 09:51:53   1106s] ### route_end starts on Wed Jun  2 09:51:53 2021 with memory = 18825.39 (MB), peak = 18863.73 (MB)
[06/02 09:51:53   1106s] #
[06/02 09:51:53   1106s] #Total number of trivial nets (e.g. < 2 pins) = 53201 (skipped).
[06/02 09:51:53   1106s] #Total number of routable nets = 77465.
[06/02 09:51:53   1106s] #Total number of nets in the design = 130666.
[06/02 09:51:53   1106s] #
[06/02 09:51:53   1106s] #77465 routable nets have only global wires.
[06/02 09:51:53   1106s] #19 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/02 09:51:53   1106s] #
[06/02 09:51:53   1106s] #Routed nets constraints summary:
[06/02 09:51:53   1106s] #------------------------------------------------------------
[06/02 09:51:53   1106s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[06/02 09:51:53   1106s] #------------------------------------------------------------
[06/02 09:51:53   1106s] #      Default           19                18           77446  
[06/02 09:51:53   1106s] #------------------------------------------------------------
[06/02 09:51:53   1106s] #        Total           19                18           77446  
[06/02 09:51:53   1106s] #------------------------------------------------------------
[06/02 09:51:53   1106s] #
[06/02 09:51:53   1106s] #Routing constraints summary of the whole design:
[06/02 09:51:53   1106s] #------------------------------------------------------------
[06/02 09:51:53   1106s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[06/02 09:51:53   1106s] #------------------------------------------------------------
[06/02 09:51:53   1106s] #      Default           19                18           77446  
[06/02 09:51:53   1106s] #------------------------------------------------------------
[06/02 09:51:53   1106s] #        Total           19                18           77446  
[06/02 09:51:53   1106s] #------------------------------------------------------------
[06/02 09:51:53   1106s] #
[06/02 09:51:53   1106s] ### cal_base_flow starts on Wed Jun  2 09:51:53 2021 with memory = 18825.39 (MB), peak = 18863.73 (MB)
[06/02 09:51:53   1106s] ### init_flow_edge starts on Wed Jun  2 09:51:53 2021 with memory = 18825.39 (MB), peak = 18863.73 (MB)
[06/02 09:51:56   1110s] ### init_flow_edge cpu:00:00:04, real:00:00:04, mem:18.4 GB, peak:18.4 GB
[06/02 09:51:56   1110s] ### cal_flow starts on Wed Jun  2 09:51:56 2021 with memory = 18825.39 (MB), peak = 18863.73 (MB)
[06/02 09:51:57   1111s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:18.4 GB, peak:18.4 GB
[06/02 09:51:57   1111s] ### cal_base_flow cpu:00:00:04, real:00:00:04, mem:18.4 GB, peak:18.4 GB
[06/02 09:51:57   1111s] ### report_overcon starts on Wed Jun  2 09:51:57 2021 with memory = 18825.39 (MB), peak = 18863.73 (MB)
[06/02 09:52:21   1135s] #
[06/02 09:52:21   1135s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/02 09:52:21   1135s] #
[06/02 09:52:21   1135s] #                 OverCon       OverCon       OverCon       OverCon          
[06/02 09:52:21   1135s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[06/02 09:52:21   1135s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[06/02 09:52:21   1135s] #  ----------------------------------------------------------------------------------------
[06/02 09:52:21   1135s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/02 09:52:21   1135s] #  M2           48(0.00%)      9(0.00%)      1(0.00%)      1(0.00%)   (0.00%)     0.25  
[06/02 09:52:21   1135s] #  M3           10(0.00%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/02 09:52:21   1135s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/02 09:52:21   1135s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/02 09:52:21   1135s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/02 09:52:21   1135s] #  IA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/02 09:52:21   1135s] #  IB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/02 09:52:21   1135s] #  LB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[06/02 09:52:21   1135s] #  ----------------------------------------------------------------------------------------
[06/02 09:52:21   1135s] #     Total     58(0.00%)     10(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
[06/02 09:52:21   1135s] #
[06/02 09:52:21   1135s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[06/02 09:52:21   1135s] #  Overflow after GR: 0.00% H + 0.00% V
[06/02 09:52:21   1135s] #
[06/02 09:52:21   1135s] ### report_overcon cpu:00:00:24, real:00:00:24, mem:18.4 GB, peak:18.4 GB
[06/02 09:52:21   1135s] ### cal_base_flow starts on Wed Jun  2 09:52:21 2021 with memory = 18825.41 (MB), peak = 18863.73 (MB)
[06/02 09:52:21   1135s] ### init_flow_edge starts on Wed Jun  2 09:52:21 2021 with memory = 18825.41 (MB), peak = 18863.73 (MB)
[06/02 09:52:25   1138s] ### init_flow_edge cpu:00:00:04, real:00:00:04, mem:18.4 GB, peak:18.4 GB
[06/02 09:52:25   1138s] ### cal_flow starts on Wed Jun  2 09:52:25 2021 with memory = 18825.41 (MB), peak = 18863.73 (MB)
[06/02 09:52:25   1139s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:18.4 GB, peak:18.4 GB
[06/02 09:52:25   1139s] ### cal_base_flow cpu:00:00:04, real:00:00:04, mem:18.4 GB, peak:18.4 GB
[06/02 09:52:25   1139s] ### export_cong_map starts on Wed Jun  2 09:52:25 2021 with memory = 18825.41 (MB), peak = 18863.73 (MB)
[06/02 09:52:39   1153s] ### PDZT_Export::export_cong_map starts on Wed Jun  2 09:52:39 2021 with memory = 20300.26 (MB), peak = 20300.26 (MB)
[06/02 09:52:40   1153s] ### PDZT_Export::export_cong_map cpu:00:00:01, real:00:00:01, mem:19.8 GB, peak:19.8 GB
[06/02 09:52:40   1153s] ### export_cong_map cpu:00:00:14, real:00:00:14, mem:19.8 GB, peak:19.8 GB
[06/02 09:52:40   1153s] ### import_cong_map starts on Wed Jun  2 09:52:40 2021 with memory = 20300.27 (MB), peak = 20300.27 (MB)
[06/02 09:52:40   1153s] #Hotspot report including placement blocked areas
[06/02 09:52:40   1153s] OPERPROF: Starting HotSpotCal at level 1, MEM:21688.9M
[06/02 09:52:40   1153s] [hotspot] +------------+---------------+---------------+
[06/02 09:52:40   1153s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[06/02 09:52:40   1153s] [hotspot] +------------+---------------+---------------+
[06/02 09:52:45   1158s] [hotspot] |    M1(V)   |       2316.23 |       4823.24 |
[06/02 09:52:50   1163s] [hotspot] |    M2(H)   |       2427.49 |       4744.07 |
[06/02 09:52:55   1168s] [hotspot] |    M3(V)   |          0.00 |          0.00 |
[06/02 09:53:00   1173s] [hotspot] |    M4(H)   |          0.00 |          0.00 |
[06/02 09:53:05   1179s] [hotspot] |    M5(V)   |          0.00 |          0.00 |
[06/02 09:53:10   1183s] [hotspot] |    M6(H)   |          0.00 |          0.00 |
[06/02 09:53:15   1188s] [hotspot] |    IA(H)   |          0.00 |          0.00 |
[06/02 09:53:20   1193s] [hotspot] |    IB(V)   |          0.00 |          0.00 |
[06/02 09:53:25   1199s] [hotspot] |    LB(H)   |          0.00 |          0.00 |
[06/02 09:53:25   1199s] [hotspot] +------------+---------------+---------------+
[06/02 09:53:25   1199s] [hotspot] |   worst    | (M2)  2427.49 | (M1)  4823.24 |
[06/02 09:53:25   1199s] [hotspot] +------------+---------------+---------------+
[06/02 09:53:42   1216s] [hotspot] | all layers |          0.00 |          0.00 |
[06/02 09:53:42   1216s] [hotspot] +------------+---------------+---------------+
[06/02 09:53:42   1216s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 09:53:42   1216s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[06/02 09:53:42   1216s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 09:53:42   1216s] OPERPROF: Finished HotSpotCal at level 1, CPU:62.620, REAL:62.601, MEM:22195.4M
[06/02 09:53:42   1216s] ### import_cong_map cpu:00:01:03, real:00:01:03, mem:19.8 GB, peak:20.4 GB
[06/02 09:53:42   1216s] ### update starts on Wed Jun  2 09:53:42 2021 with memory = 20306.26 (MB), peak = 20853.00 (MB)
[06/02 09:53:42   1216s] #Complete Global Routing.
[06/02 09:53:43   1216s] #Total number of nets with non-default rule or having extra spacing = 3
[06/02 09:53:43   1216s] #Total wire length = 13328524 um.
[06/02 09:53:43   1216s] #Total half perimeter of net bounding box = 13145425 um.
[06/02 09:53:43   1216s] #Total wire length on LAYER M1 = 1679968 um.
[06/02 09:53:43   1216s] #Total wire length on LAYER M2 = 4155536 um.
[06/02 09:53:43   1216s] #Total wire length on LAYER M3 = 4010289 um.
[06/02 09:53:43   1216s] #Total wire length on LAYER M4 = 1653993 um.
[06/02 09:53:43   1216s] #Total wire length on LAYER M5 = 1103764 um.
[06/02 09:53:43   1216s] #Total wire length on LAYER M6 = 692412 um.
[06/02 09:53:43   1216s] #Total wire length on LAYER IA = 10197 um.
[06/02 09:53:43   1216s] #Total wire length on LAYER IB = 22365 um.
[06/02 09:53:43   1216s] #Total wire length on LAYER LB = 0 um.
[06/02 09:53:43   1216s] #Total number of vias = 703950
[06/02 09:53:43   1216s] #Up-Via Summary (total 703950):
[06/02 09:53:43   1216s] #           
[06/02 09:53:43   1216s] #-----------------------
[06/02 09:53:43   1216s] # M1             301437
[06/02 09:53:43   1216s] # M2             236124
[06/02 09:53:43   1216s] # M3             108605
[06/02 09:53:43   1216s] # M4              41801
[06/02 09:53:43   1216s] # M5              15486
[06/02 09:53:43   1216s] # M6                351
[06/02 09:53:43   1216s] # IA                146
[06/02 09:53:43   1216s] #-----------------------
[06/02 09:53:43   1216s] #                703950 
[06/02 09:53:43   1216s] #
[06/02 09:53:43   1216s] #Total number of involved regular nets 24249
[06/02 09:53:43   1216s] #Maximum src to sink distance  12667.6
[06/02 09:53:43   1216s] #Average of max src_to_sink distance  110.0
[06/02 09:53:43   1216s] #Average of ave src_to_sink distance  80.6
[06/02 09:53:43   1216s] #Total number of involved priority nets 18
[06/02 09:53:43   1216s] #Maximum src to sink distance for priority net 3219.5
[06/02 09:53:43   1216s] #Average of max src_to_sink distance for priority net 1602.6
[06/02 09:53:43   1216s] #Average of ave src_to_sink distance for priority net 1574.9
[06/02 09:53:43   1216s] ### update cpu:00:00:00, real:00:00:00, mem:19.8 GB, peak:20.4 GB
[06/02 09:53:43   1216s] ### report_overcon starts on Wed Jun  2 09:53:43 2021 with memory = 20306.69 (MB), peak = 20853.00 (MB)
[06/02 09:53:43   1216s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:19.8 GB, peak:20.4 GB
[06/02 09:53:43   1216s] ### report_overcon starts on Wed Jun  2 09:53:43 2021 with memory = 20306.69 (MB), peak = 20853.00 (MB)
[06/02 09:54:06   1240s] #Max overcon = 4 tracks.
[06/02 09:54:06   1240s] #Total overcon = 0.00%.
[06/02 09:54:06   1240s] #Worst layer Gcell overcon rate = 0.00%.
[06/02 09:54:06   1240s] ### report_overcon cpu:00:00:24, real:00:00:24, mem:19.8 GB, peak:20.4 GB
[06/02 09:54:07   1240s] ### route_end cpu:00:02:14, real:00:02:14, mem:19.6 GB, peak:20.4 GB
[06/02 09:54:07   1240s] #
[06/02 09:54:07   1240s] #Global routing statistics:
[06/02 09:54:07   1240s] #Cpu time = 00:11:19
[06/02 09:54:07   1240s] #Elapsed time = 00:11:16
[06/02 09:54:07   1240s] #Increased memory = 15957.98 (MB)
[06/02 09:54:07   1240s] #Total memory = 20046.85 (MB)
[06/02 09:54:07   1240s] #Peak memory = 20853.00 (MB)
[06/02 09:54:07   1240s] #
[06/02 09:54:07   1240s] #Finished global routing on Wed Jun  2 09:54:07 2021
[06/02 09:54:07   1240s] #
[06/02 09:54:07   1240s] #
[06/02 09:54:07   1240s] ### Time Record (Global Routing) is uninstalled.
[06/02 09:54:07   1241s] ### Time Record (Track Assignment) is installed.
[06/02 09:54:07   1241s] ### Time Record (Track Assignment) is uninstalled.
[06/02 09:54:07   1241s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5835.63 (MB), peak = 20853.00 (MB)
[06/02 09:54:07   1241s] ### Time Record (Track Assignment) is installed.
[06/02 09:54:08   1241s] #Start Track Assignment.
[06/02 09:54:24   1257s] #Done with 192048 horizontal wires in 76 hboxes and 184766 vertical wires in 76 hboxes.
[06/02 09:54:41   1275s] #Done with 58032 horizontal wires in 76 hboxes and 29721 vertical wires in 76 hboxes.
[06/02 09:54:45   1279s] #Done with 76 horizontal wires in 76 hboxes and 76 vertical wires in 76 hboxes.
[06/02 09:54:45   1279s] #
[06/02 09:54:45   1279s] #Track assignment summary:
[06/02 09:54:45   1279s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/02 09:54:45   1279s] #------------------------------------------------------------------------
[06/02 09:54:45   1279s] # M1       1680581.88 	  0.01%  	  0.00% 	  0.01%
[06/02 09:54:45   1279s] # M2       4153614.31 	  0.01%  	  0.00% 	  0.00%
[06/02 09:54:45   1279s] # M3       4010945.44 	  0.07%  	  0.00% 	  0.06%
[06/02 09:54:45   1279s] # M4       1652976.14 	  0.01%  	  0.00% 	  0.00%
[06/02 09:54:45   1279s] # M5       1103452.50 	  0.00%  	  0.00% 	  0.00%
[06/02 09:54:45   1279s] # M6        692280.20 	  0.00%  	  0.00% 	  0.00%
[06/02 09:54:45   1279s] # IA         10256.30 	  0.00%  	  0.00% 	  0.00%
[06/02 09:54:45   1279s] # IB         22389.70 	  0.00%  	  0.00% 	  0.00%
[06/02 09:54:45   1279s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[06/02 09:54:45   1279s] #------------------------------------------------------------------------
[06/02 09:54:45   1279s] # All     13326496.48  	  0.03% 	  0.00% 	  0.00%
[06/02 09:54:45   1279s] #Complete Track Assignment.
[06/02 09:54:45   1279s] #Total number of nets with non-default rule or having extra spacing = 3
[06/02 09:54:45   1279s] #Total wire length = 13390287 um.
[06/02 09:54:45   1279s] #Total half perimeter of net bounding box = 13145425 um.
[06/02 09:54:45   1279s] #Total wire length on LAYER M1 = 1723785 um.
[06/02 09:54:45   1279s] #Total wire length on LAYER M2 = 4166137 um.
[06/02 09:54:45   1279s] #Total wire length on LAYER M3 = 4011958 um.
[06/02 09:54:45   1279s] #Total wire length on LAYER M4 = 1658174 um.
[06/02 09:54:45   1279s] #Total wire length on LAYER M5 = 1104402 um.
[06/02 09:54:45   1279s] #Total wire length on LAYER M6 = 693214 um.
[06/02 09:54:45   1279s] #Total wire length on LAYER IA = 10245 um.
[06/02 09:54:45   1279s] #Total wire length on LAYER IB = 22371 um.
[06/02 09:54:45   1279s] #Total wire length on LAYER LB = 0 um.
[06/02 09:54:45   1279s] #Total number of vias = 703950
[06/02 09:54:45   1279s] #Up-Via Summary (total 703950):
[06/02 09:54:45   1279s] #           
[06/02 09:54:45   1279s] #-----------------------
[06/02 09:54:45   1279s] # M1             301437
[06/02 09:54:45   1279s] # M2             236124
[06/02 09:54:45   1279s] # M3             108605
[06/02 09:54:45   1279s] # M4              41801
[06/02 09:54:45   1279s] # M5              15486
[06/02 09:54:45   1279s] # M6                351
[06/02 09:54:45   1279s] # IA                146
[06/02 09:54:45   1279s] #-----------------------
[06/02 09:54:45   1279s] #                703950 
[06/02 09:54:45   1279s] #
[06/02 09:54:46   1279s] ### Time Record (Track Assignment) is uninstalled.
[06/02 09:54:46   1279s] #cpu time = 00:00:39, elapsed time = 00:00:39, memory = 5994.02 (MB), peak = 20853.00 (MB)
[06/02 09:54:46   1279s] #
[06/02 09:54:46   1279s] #number of short segments in preferred routing layers
[06/02 09:54:46   1279s] #	IA        IB        Total 
[06/02 09:54:46   1279s] #	6         4         10        
[06/02 09:54:46   1279s] #
[06/02 09:54:46   1279s] #Start post global route fixing for timing critical nets ...
[06/02 09:54:46   1279s] #
[06/02 09:54:46   1279s] ### update_timing_after_routing starts on Wed Jun  2 09:54:46 2021 with memory = 5997.25 (MB), peak = 20853.00 (MB)
[06/02 09:54:46   1279s] ### Time Record (Timing Data Generation) is installed.
[06/02 09:54:46   1279s] #* Updating design timing data...
[06/02 09:54:46   1279s] #Extracting RC...
[06/02 09:54:46   1279s] Un-suppress "**WARN ..." messages.
[06/02 09:54:46   1279s] #
[06/02 09:54:46   1279s] #Start tQuantus RC extraction...
[06/02 09:54:46   1279s] #Extract in track assign mode
[06/02 09:54:46   1279s] #Start building rc corner(s)...
[06/02 09:54:46   1279s] #Number of RC Corner = 1
[06/02 09:54:46   1279s] #Corner nominal_rc_corner /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 (real) 
[06/02 09:54:46   1279s] #M1 -> M1 (1)
[06/02 09:54:46   1279s] #M2 -> M2 (2)
[06/02 09:54:46   1279s] #M3 -> M3 (3)
[06/02 09:54:46   1279s] #M4 -> M4 (4)
[06/02 09:54:46   1279s] #M5 -> M5 (5)
[06/02 09:54:46   1279s] #M6 -> M6 (6)
[06/02 09:54:46   1279s] #IA -> IA (7)
[06/02 09:54:46   1279s] #IB -> IB (8)
[06/02 09:54:46   1279s] #LB -> LB (9)
[06/02 09:54:46   1279s] #SADV_On
[06/02 09:54:46   1279s] # Corner(s) : 
[06/02 09:54:46   1279s] #nominal_rc_corner [25.00]
[06/02 09:54:47   1280s] # Corner id: 0
[06/02 09:54:47   1280s] # Layout Scale: 0.900000
[06/02 09:54:47   1280s] # Has Metal Fill model: yes
[06/02 09:54:47   1280s] # Temperature was set
[06/02 09:54:47   1280s] # Temperature : 25.000000
[06/02 09:54:47   1280s] # Ref. Temp   : 25.000000
[06/02 09:54:47   1280s] #SADV_Off
[06/02 09:54:47   1280s] #total pattern=165 [9, 450]
[06/02 09:54:47   1280s] #Generating the tQuantus model file automatically.
[06/02 09:54:47   1280s] #num_tile=11988 avg_aspect_ratio=1.997998 
[06/02 09:54:47   1280s] #Vertical num_row 41 per_row= 288 halo= 20000 
[06/02 09:54:47   1280s] #hor_num_col = 50 final aspect_ratio= 3.185241
[06/02 09:55:02   1296s] #Build RC corners: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 6043.89 (MB), peak = 20853.00 (MB)
[06/02 09:55:03   1296s] ### Time Record (Track Assignment) is installed.
[06/02 09:55:03   1296s] ### Time Record (Track Assignment) is uninstalled.
[06/02 09:55:03   1297s] ### Time Record (Track Assignment) is installed.
[06/02 09:55:04   1297s] #
[06/02 09:55:04   1297s] #Start Post Track Assignment Wire Spread.
[06/02 09:55:15   1308s] #Done with 57287 horizontal wires in 76 hboxes and 58170 vertical wires in 76 hboxes.
[06/02 09:55:15   1308s] #Complete Post Track Assignment Wire Spread.
[06/02 09:55:15   1308s] #
[06/02 09:55:15   1308s] ### Time Record (Track Assignment) is uninstalled.
[06/02 09:55:15   1309s] #Length limit = 200 pitches
[06/02 09:55:15   1309s] #opt mode = 2
[06/02 09:55:35   1328s] #Init Design Signature = -43975036
[06/02 09:55:35   1328s] #Start generate extraction boxes.
[06/02 09:55:35   1328s] #
[06/02 09:55:35   1328s] #Extract using 30 x 30 Hboxes
[06/02 09:55:35   1328s] #323x323 initial hboxes
[06/02 09:55:35   1328s] #Use area based hbox pruning.
[06/02 09:55:35   1328s] #0/0 hboxes pruned.
[06/02 09:55:35   1328s] #363/1000 hboxes pruned.
[06/02 09:55:35   1328s] #750/2000 hboxes pruned.
[06/02 09:55:35   1328s] #1024/3000 hboxes pruned.
[06/02 09:55:35   1328s] #1262/4000 hboxes pruned.
[06/02 09:55:35   1328s] #1420/5000 hboxes pruned.
[06/02 09:55:35   1328s] #1569/6000 hboxes pruned.
[06/02 09:55:35   1328s] #1703/7000 hboxes pruned.
[06/02 09:55:35   1328s] #1883/8000 hboxes pruned.
[06/02 09:55:35   1328s] #2070/9000 hboxes pruned.
[06/02 09:55:35   1328s] #2328/10000 hboxes pruned.
[06/02 09:55:35   1328s] #2590/11000 hboxes pruned.
[06/02 09:55:35   1328s] #2874/12000 hboxes pruned.
[06/02 09:55:35   1328s] #3135/13000 hboxes pruned.
[06/02 09:55:35   1328s] #3530/14000 hboxes pruned.
[06/02 09:55:35   1328s] #3907/15000 hboxes pruned.
[06/02 09:55:35   1328s] #3990/16000 hboxes pruned.
[06/02 09:55:35   1329s] #4296/17000 hboxes pruned.
[06/02 09:55:35   1329s] #4796/18000 hboxes pruned.
[06/02 09:55:35   1329s] #5295/19000 hboxes pruned.
[06/02 09:55:35   1329s] #5624/20000 hboxes pruned.
[06/02 09:55:35   1329s] #5829/21000 hboxes pruned.
[06/02 09:55:35   1329s] #6203/22000 hboxes pruned.
[06/02 09:55:35   1329s] #6583/23000 hboxes pruned.
[06/02 09:55:35   1329s] #7123/24000 hboxes pruned.
[06/02 09:55:35   1329s] #7515/25000 hboxes pruned.
[06/02 09:55:35   1329s] #7844/26000 hboxes pruned.
[06/02 09:55:35   1329s] #8126/27000 hboxes pruned.
[06/02 09:55:35   1329s] #8496/28000 hboxes pruned.
[06/02 09:55:35   1329s] #8769/29000 hboxes pruned.
[06/02 09:55:35   1329s] #9017/30000 hboxes pruned.
[06/02 09:55:35   1329s] #9196/31000 hboxes pruned.
[06/02 09:55:35   1329s] #9339/32000 hboxes pruned.
[06/02 09:55:35   1329s] #9485/33000 hboxes pruned.
[06/02 09:55:35   1329s] #9611/34000 hboxes pruned.
[06/02 09:55:35   1329s] #9801/35000 hboxes pruned.
[06/02 09:55:35   1329s] #10025/36000 hboxes pruned.
[06/02 09:55:35   1329s] #10292/37000 hboxes pruned.
[06/02 09:55:35   1329s] #10577/38000 hboxes pruned.
[06/02 09:55:35   1329s] #10819/39000 hboxes pruned.
[06/02 09:55:36   1329s] #11159/40000 hboxes pruned.
[06/02 09:55:36   1329s] #11481/41000 hboxes pruned.
[06/02 09:55:36   1329s] #11681/42000 hboxes pruned.
[06/02 09:55:36   1329s] #12001/43000 hboxes pruned.
[06/02 09:55:36   1329s] #12460/44000 hboxes pruned.
[06/02 09:55:36   1329s] #12936/45000 hboxes pruned.
[06/02 09:55:36   1329s] #13351/46000 hboxes pruned.
[06/02 09:55:36   1329s] #13706/47000 hboxes pruned.
[06/02 09:55:36   1329s] #14101/48000 hboxes pruned.
[06/02 09:55:36   1329s] #14490/49000 hboxes pruned.
[06/02 09:55:36   1329s] #15057/50000 hboxes pruned.
[06/02 09:55:36   1329s] #15458/51000 hboxes pruned.
[06/02 09:55:36   1329s] #15949/52000 hboxes pruned.
[06/02 09:55:36   1329s] #16186/53000 hboxes pruned.
[06/02 09:55:36   1329s] #16497/54000 hboxes pruned.
[06/02 09:55:36   1329s] #16753/55000 hboxes pruned.
[06/02 09:55:36   1329s] #16960/56000 hboxes pruned.
[06/02 09:55:36   1329s] #17074/57000 hboxes pruned.
[06/02 09:55:36   1329s] #17190/58000 hboxes pruned.
[06/02 09:55:36   1329s] #17294/59000 hboxes pruned.
[06/02 09:55:36   1329s] #17470/60000 hboxes pruned.
[06/02 09:55:36   1329s] #17651/61000 hboxes pruned.
[06/02 09:55:36   1329s] #17886/62000 hboxes pruned.
[06/02 09:55:36   1329s] #18129/63000 hboxes pruned.
[06/02 09:55:36   1329s] #18356/64000 hboxes pruned.
[06/02 09:55:36   1329s] #18604/65000 hboxes pruned.
[06/02 09:55:36   1329s] #19024/66000 hboxes pruned.
[06/02 09:55:36   1329s] #19343/67000 hboxes pruned.
[06/02 09:55:36   1329s] #19429/68000 hboxes pruned.
[06/02 09:55:36   1329s] #19808/69000 hboxes pruned.
[06/02 09:55:36   1329s] #20319/70000 hboxes pruned.
[06/02 09:55:36   1329s] #20760/71000 hboxes pruned.
[06/02 09:55:36   1329s] #21120/72000 hboxes pruned.
[06/02 09:55:36   1329s] #21275/73000 hboxes pruned.
[06/02 09:55:36   1329s] #21649/74000 hboxes pruned.
[06/02 09:55:36   1329s] #22051/75000 hboxes pruned.
[06/02 09:55:36   1329s] #22579/76000 hboxes pruned.
[06/02 09:55:36   1329s] #22920/77000 hboxes pruned.
[06/02 09:55:36   1329s] #23217/78000 hboxes pruned.
[06/02 09:55:36   1329s] #23506/79000 hboxes pruned.
[06/02 09:55:36   1329s] #23815/80000 hboxes pruned.
[06/02 09:55:36   1329s] #24055/81000 hboxes pruned.
[06/02 09:55:36   1329s] #24261/82000 hboxes pruned.
[06/02 09:55:36   1329s] #24399/83000 hboxes pruned.
[06/02 09:55:36   1329s] #24513/84000 hboxes pruned.
[06/02 09:55:36   1329s] #24617/85000 hboxes pruned.
[06/02 09:55:36   1329s] #24733/86000 hboxes pruned.
[06/02 09:55:36   1330s] #24933/87000 hboxes pruned.
[06/02 09:55:36   1330s] #25130/88000 hboxes pruned.
[06/02 09:55:36   1330s] #25381/89000 hboxes pruned.
[06/02 09:55:36   1330s] #25616/90000 hboxes pruned.
[06/02 09:55:36   1330s] #25842/91000 hboxes pruned.
[06/02 09:55:36   1330s] #26236/92000 hboxes pruned.
[06/02 09:55:36   1330s] #26497/93000 hboxes pruned.
[06/02 09:55:36   1330s] #26707/94000 hboxes pruned.
[06/02 09:55:36   1330s] #27076/95000 hboxes pruned.
[06/02 09:55:36   1330s] #27556/96000 hboxes pruned.
[06/02 09:55:36   1330s] #28043/97000 hboxes pruned.
[06/02 09:55:36   1330s] #28388/98000 hboxes pruned.
[06/02 09:55:36   1330s] #28713/99000 hboxes pruned.
[06/02 09:55:36   1330s] #29081/100000 hboxes pruned.
[06/02 09:55:36   1330s] #29526/101000 hboxes pruned.
[06/02 09:55:36   1330s] #30049/102000 hboxes pruned.
[06/02 09:55:36   1330s] #30391/103000 hboxes pruned.
[06/02 09:55:36   1330s] #Complete generating extraction boxes.
[06/02 09:55:37   1330s] #Extract 73003 hboxes with single thread on machine with  Core_i7 3.60GHz 8192KB Cache 4CPU...
[06/02 09:55:37   1330s] #Process 0 special clock nets for rc extraction
[06/02 09:55:37   1330s] #0 temporary NDR added
[06/02 09:55:38   1331s] #Total 77465 nets were built. 571663 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/02 10:30:53   3448s] #Run Statistics for Extraction:
[06/02 10:30:53   3448s] #   Cpu time = 00:35:18, elapsed time = 00:35:16 .
[06/02 10:30:53   3448s] #   Increased memory =   279.31 (MB), total memory = 12597.68 (MB), peak memory = 20853.00 (MB)
[06/02 10:30:53   3449s] #
[06/02 10:30:53   3449s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[06/02 10:30:54   3449s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 12574.32 (MB), peak = 20853.00 (MB)
[06/02 10:30:55   3450s] #RC Statistics: 1036261 Res, 891415 Ground Cap, 250083 XCap (Edge to Edge)
[06/02 10:30:55   3450s] #RC V/H edge ratio: 0.91, Avg V/H Edge Length: 14029.82 (874798), Avg L-Edge Length: 10971.34 (116078)
[06/02 10:30:55   3450s] #Start writing rcdb into /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d
[06/02 10:30:57   3452s] #Finish writing rcdb with 1191766 nodes, 1114301 edges, and 596298 xcaps
[06/02 10:30:57   3452s] #571663 inserted nodes are removed
[06/02 10:30:57   3452s] ### Time Record (Track Assignment) is installed.
[06/02 10:30:57   3453s] ### Time Record (Track Assignment) is uninstalled.
[06/02 10:30:58   3453s] ### Time Record (Track Assignment) is installed.
[06/02 10:30:58   3453s] #Remove Post Track Assignment Wire Spread
[06/02 10:30:58   3454s] ### Time Record (Track Assignment) is uninstalled.
[06/02 10:30:58   3454s] Restoring parasitic data from file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d' ...
[06/02 10:30:58   3454s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d' for reading (mem: 14342.738M)
[06/02 10:30:58   3454s] Reading RCDB with compressed RC data.
[06/02 10:30:58   3454s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d' for content verification (mem: 14342.738M)
[06/02 10:30:58   3454s] Reading RCDB with compressed RC data.
[06/02 10:30:58   3454s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d': 0 access done (mem: 14342.738M)
[06/02 10:30:58   3454s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d': 0 access done (mem: 14342.738M)
[06/02 10:30:58   3454s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 14342.738M)
[06/02 10:30:58   3454s] Following multi-corner parasitics specified:
[06/02 10:30:58   3454s] 	/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d (rcdb)
[06/02 10:30:58   3454s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d' for reading (mem: 14342.738M)
[06/02 10:30:58   3454s] Reading RCDB with compressed RC data.
[06/02 10:30:58   3454s] 		Cell swerv_wrapper has rcdb /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d specified
[06/02 10:30:58   3454s] Cell swerv_wrapper, hinst 
[06/02 10:30:58   3454s] processing rcdb (/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d) for hinst (top) of cell (swerv_wrapper);
[06/02 10:30:59   3455s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_PpCtGd.rcdb.d': 0 access done (mem: 14342.738M)
[06/02 10:30:59   3455s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=14227.738M)
[06/02 10:30:59   3455s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_23ffvY.rcdb.d/swerv_wrapper.rcdb.d' for reading (mem: 14227.738M)
[06/02 10:30:59   3455s] Reading RCDB with compressed RC data.
[06/02 10:30:59   3455s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_23ffvY.rcdb.d/swerv_wrapper.rcdb.d': 0 access done (mem: 14230.238M)
[06/02 10:30:59   3455s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=14230.238M)
[06/02 10:30:59   3455s] Done read_parasitics... (cpu: 0:00:01.8 real: 0:00:01.0 mem: 14230.238M)
[06/02 10:30:59   3455s] #
[06/02 10:30:59   3455s] #Restore RCDB.
[06/02 10:31:00   3456s] ### Time Record (Track Assignment) is installed.
[06/02 10:31:00   3456s] ### Time Record (Track Assignment) is uninstalled.
[06/02 10:31:00   3456s] ### Time Record (Track Assignment) is installed.
[06/02 10:31:00   3456s] #Remove Post Track Assignment Wire Spread
[06/02 10:31:01   3457s] ### Time Record (Track Assignment) is uninstalled.
[06/02 10:31:01   3457s] #Final Design Signature = -295190966
[06/02 10:31:01   3457s] #
[06/02 10:31:01   3457s] #Complete tQuantus RC extraction.
[06/02 10:31:01   3457s] #Cpu time = 00:36:18
[06/02 10:31:01   3457s] #Elapsed time = 00:36:15
[06/02 10:31:01   3457s] #Increased memory = 6435.88 (MB)
[06/02 10:31:01   3457s] #Total memory = 12433.14 (MB)
[06/02 10:31:01   3457s] #Peak memory = 20853.00 (MB)
[06/02 10:31:01   3457s] #
[06/02 10:31:01   3457s] Un-suppress "**WARN ..." messages.
[06/02 10:31:01   3457s] #RC Extraction Completed...
[06/02 10:31:01   3457s] ### update_timing starts on Wed Jun  2 10:31:01 2021 with memory = 12433.14 (MB), peak = 20853.00 (MB)
[06/02 10:31:01   3457s] ### generate_timing_data starts on Wed Jun  2 10:31:01 2021 with memory = 12433.14 (MB), peak = 20853.00 (MB)
[06/02 10:31:01   3457s] #Reporting timing...
[06/02 10:31:03   3459s] ### report_timing starts on Wed Jun  2 10:31:03 2021 with memory = 12486.24 (MB), peak = 20853.00 (MB)
[06/02 10:31:05   3461s] End AAE Lib Interpolated Model. (MEM=14316.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 10:31:05   3461s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_23ffvY.rcdb.d/swerv_wrapper.rcdb.d' for reading (mem: 14316.668M)
[06/02 10:31:05   3461s] Reading RCDB with compressed RC data.
[06/02 10:31:05   3461s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14316.7M)
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31179' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31178' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31177' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31176' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31175' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31174' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31173' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31186' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31185' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31184' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31183' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31182' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31181' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31180' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31187' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31188' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31189' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31145' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31144' has no receivers. SI analysis is not performed.
[06/02 10:31:06   3462s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31143' has no receivers. SI analysis is not performed.
[06/02 10:31:14   3471s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[06/02 10:31:37   3493s] Total number of fetched objects 108066
[06/02 10:31:37   3493s] AAE_INFO-618: Total number of nets in the design is 130666,  79.6 percent of the nets selected for SI analysis
[06/02 10:31:38   3494s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[06/02 10:31:38   3494s] End delay calculation. (MEM=14390.4 CPU=0:00:31.6 REAL=0:00:32.0)
[06/02 10:31:41   3497s] End AAE Lib Interpolated Model. (MEM=14346.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 10:32:12   3528s] Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Skipped = 0. 
[06/02 10:32:12   3528s] Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Analyzed = 108066. 
[06/02 10:32:12   3528s] Total number of fetched objects 108066
[06/02 10:32:12   3528s] AAE_INFO-618: Total number of nets in the design is 130666,  19.1 percent of the nets selected for SI analysis
[06/02 10:32:12   3528s] End delay calculation. (MEM=14581.9 CPU=0:00:31.1 REAL=0:00:31.0)
[06/02 10:32:14   3530s] ### report_timing cpu:00:01:11, real:00:01:11, mem:12.5 GB, peak:20.4 GB
[06/02 10:32:14   3530s] #Normalized TNS: -4945.62 -> -4945.62, r2r -4945.62 -> -4945.62, unit 1000.00, clk period 1.00
[06/02 10:32:14   3530s] #Stage 1: cpu time = 00:01:13, elapsed time = 00:01:13, memory = 12825.62 (MB), peak = 20853.00 (MB)
[06/02 10:32:14   3530s] #Library Standard Delay: 8.00ps
[06/02 10:32:14   3530s] #Slack threshold: 0.00ps
[06/02 10:32:14   3530s] ### generate_cdm_net_timing starts on Wed Jun  2 10:32:14 2021 with memory = 12825.62 (MB), peak = 20853.00 (MB)
[06/02 10:32:15   3531s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:12.5 GB, peak:20.4 GB
[06/02 10:32:15   3531s] #*** Analyzed 0 timing critical paths
[06/02 10:32:15   3531s] ### get_cap_violations starts on Wed Jun  2 10:32:15 2021 with memory = 12825.62 (MB), peak = 20853.00 (MB)
[06/02 10:32:15   3531s] ### get_cap_violations cpu:00:00:00, real:00:00:00, mem:12.5 GB, peak:20.4 GB
[06/02 10:32:15   3531s] ### get_max_trans_slack starts on Wed Jun  2 10:32:15 2021 with memory = 12825.62 (MB), peak = 20853.00 (MB)
[06/02 10:32:15   3531s] ### get_max_trans_slack cpu:00:00:00, real:00:00:00, mem:12.5 GB, peak:20.4 GB
[06/02 10:32:15   3531s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 12825.62 (MB), peak = 20853.00 (MB)
[06/02 10:32:15   3531s] ### Use bna from skp: 0
[06/02 10:32:15   3531s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 12825.62 (MB), peak = 20853.00 (MB)
[06/02 10:32:15   3531s] ### cache starts on Wed Jun  2 10:32:15 2021 with memory = 12825.62 (MB), peak = 20853.00 (MB)
[06/02 10:32:16   3532s] ### cache cpu:00:00:01, real:00:00:01, mem:12.5 GB, peak:20.4 GB
[06/02 10:32:16   3532s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[06/02 10:32:20   3536s] Worst slack reported in the design = -39.938400 (late)
[06/02 10:32:20   3536s] *** writeDesignTiming (0:00:03.2) ***
[06/02 10:32:20   3536s] #Stage 4: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 12827.40 (MB), peak = 20853.00 (MB)
[06/02 10:32:20   3536s] Un-suppress "**WARN ..." messages.
[06/02 10:32:20   3536s] ### generate_timing_data cpu:00:01:19, real:00:01:19, mem:12.5 GB, peak:20.4 GB
[06/02 10:32:20   3536s] ### run_free_timing_graph starts on Wed Jun  2 10:32:20 2021 with memory = 12827.40 (MB), peak = 20853.00 (MB)
[06/02 10:32:21   3537s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:12.5 GB, peak:20.4 GB
[06/02 10:32:21   3537s] ### run_build_timing_graph starts on Wed Jun  2 10:32:21 2021 with memory = 12831.10 (MB), peak = 20853.00 (MB)
[06/02 10:32:21   3537s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:12.2 GB, peak:20.4 GB
[06/02 10:32:21   3538s] #Number of victim nets: 0
[06/02 10:32:21   3538s] #Number of aggressor nets: 0
[06/02 10:32:21   3538s] #Number of weak nets: 0
[06/02 10:32:21   3538s] #Number of critical nets: 0
[06/02 10:32:21   3538s] #	level 1 [   0.0, -1000.0]: 0 nets
[06/02 10:32:21   3538s] #	level 2 [   0.0, -1000.0]: 0 nets
[06/02 10:32:21   3538s] #	level 3 [   0.0, -1000.0]: 0 nets
[06/02 10:32:21   3538s] #Total number of nets: 77465
[06/02 10:32:21   3538s] ### update_timing cpu:00:01:21, real:00:01:21, mem:12.2 GB, peak:20.4 GB
[06/02 10:32:21   3538s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 10:32:21   3538s] ### update_timing_after_routing cpu:00:37:38, real:00:37:36, mem:12.2 GB, peak:20.4 GB
[06/02 10:32:21   3538s] #Total number of significant detoured timing critical nets is 0
[06/02 10:32:21   3538s] #Total number of selected detoured timing critical nets is 0
[06/02 10:32:22   3538s] #
[06/02 10:32:22   3538s] #----------------------------------------------------
[06/02 10:32:22   3538s] # Summary of active signal nets routing constraints
[06/02 10:32:22   3538s] #+--------------------------+-----------+
[06/02 10:32:22   3538s] #| Max Expansion Ratio      |        18 |
[06/02 10:32:22   3538s] #| Preferred Layer Effort   |        19 |
[06/02 10:32:22   3538s] #+--------------------------+-----------+
[06/02 10:32:22   3538s] #  Bottom Preferred Layer
[06/02 10:32:22   3538s] #+----------------+----------+
[06/02 10:32:22   3538s] #|      Layer     | OPT_LA   |
[06/02 10:32:22   3538s] #+----------------+----------+
[06/02 10:32:22   3538s] #| IA (z=6)       |       19 |
[06/02 10:32:22   3538s] #+----------------+----------+
[06/02 10:32:22   3538s] #
[06/02 10:32:22   3538s] #----------------------------------------------------
[06/02 10:32:22   3538s] ### Time Record (Track Assignment) is installed.
[06/02 10:32:22   3538s] ### Time Record (Track Assignment) is uninstalled.
[06/02 10:32:22   3538s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 12490.64 (MB), peak = 20853.00 (MB)
[06/02 10:32:22   3538s] #* Importing design timing data...
[06/02 10:32:22   3538s] #Number of victim nets: 0
[06/02 10:32:22   3538s] #Number of aggressor nets: 0
[06/02 10:32:22   3538s] #Number of weak nets: 0
[06/02 10:32:22   3538s] #Number of critical nets: 0
[06/02 10:32:22   3538s] #	level 1 [   0.0, -1000.0]: 0 nets
[06/02 10:32:22   3538s] #	level 2 [   0.0, -1000.0]: 0 nets
[06/02 10:32:22   3538s] #	level 3 [   0.0, -1000.0]: 0 nets
[06/02 10:32:22   3538s] #Total number of nets: 77465
[06/02 10:32:22   3538s] ### Time Record (Track Assignment) is installed.
[06/02 10:32:22   3538s] #
[06/02 10:32:22   3538s] #timing driven effort level: 3
[06/02 10:32:22   3538s] #Start Track Assignment With Timing Driven.
[06/02 10:32:30   3547s] #Done with 12134 horizontal wires in 76 hboxes and 7256 vertical wires in 76 hboxes.
[06/02 10:32:38   3554s] #Done with 5255 horizontal wires in 76 hboxes and 3317 vertical wires in 76 hboxes.
[06/02 10:32:42   3558s] #Done with 76 horizontal wires in 76 hboxes and 76 vertical wires in 76 hboxes.
[06/02 10:32:42   3558s] #
[06/02 10:32:42   3558s] #Track assignment summary:
[06/02 10:32:42   3558s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/02 10:32:42   3558s] #------------------------------------------------------------------------
[06/02 10:32:42   3558s] # M1       1680581.18 	  0.01%  	  0.00% 	  0.01%
[06/02 10:32:42   3558s] # M2       4153461.79 	  0.01%  	  0.00% 	  0.00%
[06/02 10:32:42   3558s] # M3       4010817.04 	  0.07%  	  0.00% 	  0.06%
[06/02 10:32:42   3558s] # M4       1652952.28 	  0.00%  	  0.00% 	  0.00%
[06/02 10:32:42   3558s] # M5       1103441.90 	  0.00%  	  0.00% 	  0.00%
[06/02 10:32:42   3558s] # M6        692277.50 	  0.00%  	  0.00% 	  0.00%
[06/02 10:32:42   3558s] # IA         10256.30 	  0.00%  	  0.00% 	  0.00%
[06/02 10:32:42   3558s] # IB         22389.70 	  0.00%  	  0.00% 	  0.00%
[06/02 10:32:42   3558s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[06/02 10:32:42   3558s] #------------------------------------------------------------------------
[06/02 10:32:42   3558s] # All     13326177.69  	  0.02% 	  0.00% 	  0.00%
[06/02 10:32:42   3558s] #Complete Track Assignment With Timing Driven.
[06/02 10:32:42   3558s] #Total number of nets with non-default rule or having extra spacing = 3
[06/02 10:32:42   3558s] #Total wire length = 13388228 um.
[06/02 10:32:42   3558s] #Total half perimeter of net bounding box = 13145425 um.
[06/02 10:32:42   3558s] #Total wire length on LAYER M1 = 1725002 um.
[06/02 10:32:42   3558s] #Total wire length on LAYER M2 = 4166064 um.
[06/02 10:32:42   3558s] #Total wire length on LAYER M3 = 4010849 um.
[06/02 10:32:42   3558s] #Total wire length on LAYER M4 = 1656665 um.
[06/02 10:32:42   3558s] #Total wire length on LAYER M5 = 1103975 um.
[06/02 10:32:42   3558s] #Total wire length on LAYER M6 = 693058 um.
[06/02 10:32:42   3558s] #Total wire length on LAYER IA = 10244 um.
[06/02 10:32:42   3558s] #Total wire length on LAYER IB = 22371 um.
[06/02 10:32:42   3558s] #Total wire length on LAYER LB = 0 um.
[06/02 10:32:42   3558s] #Total number of vias = 703950
[06/02 10:32:42   3558s] #Up-Via Summary (total 703950):
[06/02 10:32:42   3558s] #           
[06/02 10:32:42   3558s] #-----------------------
[06/02 10:32:42   3558s] # M1             301437
[06/02 10:32:42   3558s] # M2             236124
[06/02 10:32:42   3558s] # M3             108605
[06/02 10:32:42   3558s] # M4              41801
[06/02 10:32:42   3558s] # M5              15486
[06/02 10:32:42   3558s] # M6                351
[06/02 10:32:42   3558s] # IA                146
[06/02 10:32:42   3558s] #-----------------------
[06/02 10:32:42   3558s] #                703950 
[06/02 10:32:42   3558s] #
[06/02 10:32:42   3558s] ### Time Record (Track Assignment) is uninstalled.
[06/02 10:32:42   3559s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 12691.07 (MB), peak = 20853.00 (MB)
[06/02 10:32:42   3559s] #
[06/02 10:32:43   3559s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/02 10:32:43   3559s] #Cpu time = 00:53:03
[06/02 10:32:43   3559s] #Elapsed time = 00:52:57
[06/02 10:32:43   3559s] #Increased memory = 4065.14 (MB)
[06/02 10:32:43   3559s] #Total memory = 7848.51 (MB)
[06/02 10:32:43   3559s] #Peak memory = 20853.00 (MB)
[06/02 10:32:43   3559s] ### Time Record (Detail Routing) is installed.
[06/02 10:32:44   3560s] #Start reading timing information from file .timing_file_30822.tif.gz ...
[06/02 10:32:45   3561s] #Read in timing information for 1417 ports, 75652 instances from timing file .timing_file_30822.tif.gz.
[06/02 10:32:45   3561s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 10:32:47   3563s] #
[06/02 10:32:47   3563s] #Start Detail Routing..
[06/02 10:32:47   3563s] #
[06/02 10:32:47   3563s] #Start litho driven routing to prevent litho hotspot patterns.
[06/02 10:32:47   3563s] #start initial detail routing ...
[06/02 10:32:47   3563s] ### Design has 0 dirty nets, has valid drcs
[06/02 10:41:36   4093s] #    completing 10% with 1211 violations
[06/02 10:41:36   4093s] #    cpu time = 00:08:50, elapsed time = 00:08:49, memory = 6883.71 (MB), peak = 20853.00 (MB)
[06/02 10:50:22   4619s] #    completing 20% with 1937 violations
[06/02 10:50:22   4619s] #    cpu time = 00:17:36, elapsed time = 00:17:35, memory = 6874.70 (MB), peak = 20853.00 (MB)
[06/02 10:58:49   5126s] #    completing 30% with 2423 violations
[06/02 10:58:49   5126s] #    cpu time = 00:26:03, elapsed time = 00:26:02, memory = 6883.13 (MB), peak = 20853.00 (MB)
[06/02 11:06:01   5559s] #    completing 40% with 2983 violations
[06/02 11:06:01   5559s] #    cpu time = 00:33:16, elapsed time = 00:33:14, memory = 7190.31 (MB), peak = 20853.00 (MB)
[06/02 11:12:40   5959s] #    completing 50% with 3250 violations
[06/02 11:12:40   5959s] #    cpu time = 00:39:56, elapsed time = 00:39:53, memory = 7175.71 (MB), peak = 20853.00 (MB)
[06/02 11:21:08   6467s] #    completing 60% with 3629 violations
[06/02 11:21:08   6467s] #    cpu time = 00:48:24, elapsed time = 00:48:21, memory = 7342.65 (MB), peak = 20853.00 (MB)
[06/02 11:29:27   6966s] #    completing 70% with 3780 violations
[06/02 11:29:27   6966s] #    cpu time = 00:56:43, elapsed time = 00:56:40, memory = 7367.53 (MB), peak = 20853.00 (MB)
[06/02 11:38:10   7489s] #    completing 80% with 4072 violations
[06/02 11:38:10   7489s] #    cpu time = 01:05:26, elapsed time = 01:05:23, memory = 7345.79 (MB), peak = 20853.00 (MB)
[06/02 11:46:34   7995s] #    completing 90% with 4107 violations
[06/02 11:46:34   7995s] #    cpu time = 01:13:51, elapsed time = 01:13:47, memory = 7376.53 (MB), peak = 20853.00 (MB)
[06/02 11:54:57   8498s] #    completing 100% with 4058 violations
[06/02 11:54:57   8498s] #    cpu time = 01:22:15, elapsed time = 01:22:10, memory = 7370.47 (MB), peak = 20853.00 (MB)
[06/02 11:54:58   8499s] #   number of violations = 4058
[06/02 11:54:58   8499s] #
[06/02 11:54:58   8499s] #    By Layer and Type :
[06/02 11:54:58   8499s] #	         EOLSpc    Notch    Short   CutInr   AdjCut   EolOpp   Others   Totals
[06/02 11:54:58   8499s] #	M1            0       97        2      101        6        7       39      252
[06/02 11:54:58   8499s] #	M2          148      524       73       16      204      800      222     1987
[06/02 11:54:58   8499s] #	M3           22      218       45        5       46      934       52     1322
[06/02 11:54:58   8499s] #	M4            1       22        7        2        8      366        2      408
[06/02 11:54:58   8499s] #	M5            0       10        3        0        0       27        3       43
[06/02 11:54:58   8499s] #	M6            0        1        8        0        0        8        8       25
[06/02 11:54:58   8499s] #	IA            0        0        0        0        0        0       21       21
[06/02 11:54:58   8499s] #	Totals      171      872      138      124      264     2142      347     4058
[06/02 11:54:58   8499s] #cpu time = 01:22:16, elapsed time = 01:22:11, memory = 7370.61 (MB), peak = 20853.00 (MB)
[06/02 11:55:02   8502s] #start 1st optimization iteration ...
[06/02 11:55:02   8503s] #deterministic_schedule_search_repair_queue1
[06/02 12:01:20   8881s] #   number of violations = 441
[06/02 12:01:20   8881s] #
[06/02 12:01:20   8881s] #    By Layer and Type :
[06/02 12:01:20   8881s] #	         MetSpc   EOLSpc    Notch      Enc   EolOpp   EolExt   Others   Totals
[06/02 12:01:20   8881s] #	M1            0        0       30        1        3        0        1       35
[06/02 12:01:20   8881s] #	M2            2        4       16        8      112        3        4      149
[06/02 12:01:20   8881s] #	M3            4       11        4        6      156        8        0      189
[06/02 12:01:20   8881s] #	M4            0        2        1        1       42        1        2       49
[06/02 12:01:20   8881s] #	M5            0        0        0        0       11        0        1       12
[06/02 12:01:20   8881s] #	M6            1        0        0        0        1        0        0        2
[06/02 12:01:20   8881s] #	IA            5        0        0        0        0        0        0        5
[06/02 12:01:20   8881s] #	Totals       12       17       51       16      325       12        8      441
[06/02 12:01:20   8881s] #    number of process antenna violations = 1468
[06/02 12:01:20   8881s] #cpu time = 00:06:19, elapsed time = 00:06:19, memory = 7632.46 (MB), peak = 20853.00 (MB)
[06/02 12:01:23   8884s] #start 2nd optimization iteration ...
[06/02 12:01:23   8884s] #deterministic_schedule_search_repair_queue1
[06/02 12:02:12   8933s] #   number of violations = 28
[06/02 12:02:12   8933s] #
[06/02 12:02:12   8933s] #    By Layer and Type :
[06/02 12:02:12   8933s] #	         EOLSpc    Notch   EolOpp   EolExt   Totals
[06/02 12:02:12   8933s] #	M1            0        5        0        0        5
[06/02 12:02:12   8933s] #	M2            1        1        3        1        6
[06/02 12:02:12   8933s] #	M3            0        1        9        0       10
[06/02 12:02:12   8933s] #	M4            0        0        6        0        6
[06/02 12:02:12   8933s] #	M5            0        0        1        0        1
[06/02 12:02:12   8933s] #	Totals        1        7       19        1       28
[06/02 12:02:12   8933s] #    number of process antenna violations = 1468
[06/02 12:02:12   8933s] #cpu time = 00:00:49, elapsed time = 00:00:49, memory = 7641.86 (MB), peak = 20853.00 (MB)
[06/02 12:02:13   8934s] #start 3rd optimization iteration ...
[06/02 12:02:14   8935s] #deterministic_schedule_search_repair_queue1
[06/02 12:02:21   8942s] #   number of violations = 3
[06/02 12:02:21   8942s] #
[06/02 12:02:21   8942s] #    By Layer and Type :
[06/02 12:02:21   8942s] #	         EolOpp   Totals
[06/02 12:02:21   8942s] #	M1            0        0
[06/02 12:02:21   8942s] #	M2            0        0
[06/02 12:02:21   8942s] #	M3            0        0
[06/02 12:02:21   8942s] #	M4            2        2
[06/02 12:02:21   8942s] #	M5            1        1
[06/02 12:02:21   8942s] #	Totals        3        3
[06/02 12:02:21   8942s] #    number of process antenna violations = 1473
[06/02 12:02:21   8942s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 7699.11 (MB), peak = 20853.00 (MB)
[06/02 12:02:22   8943s] #start 4th optimization iteration ...
[06/02 12:02:22   8943s] #deterministic_schedule_search_repair_queue1
[06/02 12:02:26   8947s] #   number of violations = 0
[06/02 12:02:26   8947s] #    number of process antenna violations = 1473
[06/02 12:02:26   8947s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 7639.37 (MB), peak = 20853.00 (MB)
[06/02 12:02:27   8948s] #Complete Detail Routing.
[06/02 12:02:27   8948s] #Total number of nets with non-default rule or having extra spacing = 3
[06/02 12:02:27   8948s] #Total wire length = 13417551 um.
[06/02 12:02:27   8948s] #Total half perimeter of net bounding box = 13145425 um.
[06/02 12:02:27   8948s] #Total wire length on LAYER M1 = 1694663 um.
[06/02 12:02:27   8948s] #Total wire length on LAYER M2 = 4176089 um.
[06/02 12:02:27   8948s] #Total wire length on LAYER M3 = 4005940 um.
[06/02 12:02:27   8948s] #Total wire length on LAYER M4 = 1659091 um.
[06/02 12:02:27   8948s] #Total wire length on LAYER M5 = 1148254 um.
[06/02 12:02:27   8948s] #Total wire length on LAYER M6 = 700539 um.
[06/02 12:02:27   8948s] #Total wire length on LAYER IA = 10596 um.
[06/02 12:02:27   8948s] #Total wire length on LAYER IB = 22378 um.
[06/02 12:02:27   8948s] #Total wire length on LAYER LB = 0 um.
[06/02 12:02:27   8948s] #Total number of vias = 876340
[06/02 12:02:27   8948s] #Total number of multi-cut vias = 381830 ( 43.6%)
[06/02 12:02:27   8948s] #Total number of single cut vias = 494510 ( 56.4%)
[06/02 12:02:27   8948s] #Up-Via Summary (total 876340):
[06/02 12:02:27   8948s] #                   single-cut          multi-cut      Total
[06/02 12:02:27   8948s] #-----------------------------------------------------------
[06/02 12:02:27   8948s] # M1            168662 ( 55.0%)    138205 ( 45.0%)     306867
[06/02 12:02:27   8948s] # M2            165828 ( 54.5%)    138523 ( 45.5%)     304351
[06/02 12:02:27   8948s] # M3             98680 ( 61.1%)     62742 ( 38.9%)     161422
[06/02 12:02:27   8948s] # M4             47265 ( 60.9%)     30370 ( 39.1%)      77635
[06/02 12:02:27   8948s] # M5             13726 ( 53.7%)     11826 ( 46.3%)      25552
[06/02 12:02:27   8948s] # M6               252 ( 75.7%)        81 ( 24.3%)        333
[06/02 12:02:27   8948s] # IA                97 ( 53.9%)        83 ( 46.1%)        180
[06/02 12:02:27   8948s] #-----------------------------------------------------------
[06/02 12:02:27   8948s] #               494510 ( 56.4%)    381830 ( 43.6%)     876340 
[06/02 12:02:27   8948s] #
[06/02 12:02:27   8948s] #Total number of DRC violations = 0
[06/02 12:02:27   8949s] ### Time Record (Detail Routing) is uninstalled.
[06/02 12:02:27   8949s] #Cpu time = 01:29:49
[06/02 12:02:27   8949s] #Elapsed time = 01:29:44
[06/02 12:02:27   8949s] #Increased memory = -1338.51 (MB)
[06/02 12:02:27   8949s] #Total memory = 6510.00 (MB)
[06/02 12:02:27   8949s] #Peak memory = 20853.00 (MB)
[06/02 12:02:27   8949s] ### Time Record (Antenna Fixing) is installed.
[06/02 12:02:28   8949s] #
[06/02 12:02:28   8949s] #start routing for process antenna violation fix ...
[06/02 12:02:28   8950s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 12:02:37   8959s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 6932.48 (MB), peak = 20853.00 (MB)
[06/02 12:02:37   8959s] #
[06/02 12:02:38   8959s] #Total number of nets with non-default rule or having extra spacing = 3
[06/02 12:02:38   8959s] #Total wire length = 13417626 um.
[06/02 12:02:38   8959s] #Total half perimeter of net bounding box = 13145425 um.
[06/02 12:02:38   8959s] #Total wire length on LAYER M1 = 1694663 um.
[06/02 12:02:38   8959s] #Total wire length on LAYER M2 = 4175437 um.
[06/02 12:02:38   8959s] #Total wire length on LAYER M3 = 4005396 um.
[06/02 12:02:38   8959s] #Total wire length on LAYER M4 = 1659654 um.
[06/02 12:02:38   8959s] #Total wire length on LAYER M5 = 1148809 um.
[06/02 12:02:38   8959s] #Total wire length on LAYER M6 = 700643 um.
[06/02 12:02:38   8959s] #Total wire length on LAYER IA = 10641 um.
[06/02 12:02:38   8959s] #Total wire length on LAYER IB = 22382 um.
[06/02 12:02:38   8959s] #Total wire length on LAYER LB = 0 um.
[06/02 12:02:38   8959s] #Total number of vias = 878524
[06/02 12:02:38   8959s] #Total number of multi-cut vias = 381830 ( 43.5%)
[06/02 12:02:38   8959s] #Total number of single cut vias = 496694 ( 56.5%)
[06/02 12:02:38   8959s] #Up-Via Summary (total 878524):
[06/02 12:02:38   8959s] #                   single-cut          multi-cut      Total
[06/02 12:02:38   8959s] #-----------------------------------------------------------
[06/02 12:02:38   8959s] # M1            168662 ( 55.0%)    138205 ( 45.0%)     306867
[06/02 12:02:38   8959s] # M2            166330 ( 54.6%)    138523 ( 45.4%)     304853
[06/02 12:02:38   8959s] # M3             99548 ( 61.3%)     62742 ( 38.7%)     162290
[06/02 12:02:38   8959s] # M4             47719 ( 61.1%)     30370 ( 38.9%)      78089
[06/02 12:02:38   8959s] # M5             14018 ( 54.2%)     11826 ( 45.8%)      25844
[06/02 12:02:38   8959s] # M6               308 ( 79.2%)        81 ( 20.8%)        389
[06/02 12:02:38   8959s] # IA               109 ( 56.8%)        83 ( 43.2%)        192
[06/02 12:02:38   8959s] #-----------------------------------------------------------
[06/02 12:02:38   8959s] #               496694 ( 56.5%)    381830 ( 43.5%)     878524 
[06/02 12:02:38   8959s] #
[06/02 12:02:38   8959s] #Total number of DRC violations = 0
[06/02 12:02:38   8959s] #Total number of net violated process antenna rule = 15
[06/02 12:02:38   8959s] #
[06/02 12:02:41   8962s] #
[06/02 12:02:41   8962s] # start diode insertion for process antenna violation fix ...
[06/02 12:02:41   8962s] # output diode eco list to '.nano_eco_diode.list'.
[06/02 12:02:41   8962s] #
[06/02 12:02:41   8962s] OPERPROF: Starting DPlace-Init at level 1, MEM:10110.8M
[06/02 12:02:41   8962s] #spOpts: N=28 autoPA advPA 
[06/02 12:02:41   8962s] All LLGs are deleted
[06/02 12:02:41   8962s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:10110.8M
[06/02 12:02:41   8962s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:10110.8M
[06/02 12:02:41   8962s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:10110.8M
[06/02 12:02:41   8962s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:10110.8M
[06/02 12:02:41   8962s] Core basic site is CORE12T
[06/02 12:02:42   8963s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 12:02:42   8963s] SiteArray: use 4,966,739,968 bytes
[06/02 12:02:42   8963s] SiteArray: current memory after site array memory allocation 14847.4M
[06/02 12:02:42   8963s] SiteArray: FP blocked sites are writable
[06/02 12:02:51   8973s] Estimated cell power/ground rail width = 0.150 um
[06/02 12:02:51   8973s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/02 12:02:51   8973s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:14847.4M
[06/02 12:02:51   8973s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/02 12:02:51   8973s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.006, MEM:14847.4M
[06/02 12:02:52   8974s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:11.440, REAL:11.403, MEM:14847.4M
[06/02 12:02:54   8975s] OPERPROF:     Starting CMU at level 3, MEM:14847.4M
[06/02 12:02:54   8975s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:14847.4M
[06/02 12:02:55   8976s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:13.750, REAL:13.721, MEM:14847.4M
[06/02 12:03:01   8982s] [CPU] DPlace-Init (cpu=0:00:20.0, real=0:00:20.0, mem=14847.4MB).
[06/02 12:03:01   8982s] OPERPROF: Finished DPlace-Init at level 1, CPU:20.000, REAL:19.981, MEM:14847.4M
[06/02 12:03:01   8982s] # ** Added 18 diode instances.
[06/02 12:03:01   8982s] # Distance statistics from ideal location:
[06/02 12:03:01   8982s] #     Max (X+Y): 4.373 microns
[06/02 12:03:01   8982s] #    Mean (X+Y): 0.786 microns
[06/02 12:03:01   8982s] #
[06/02 12:03:02   8983s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:14850.5M
[06/02 12:03:02   8983s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.020, REAL:0.024, MEM:10113.8M
[06/02 12:03:02   8983s] All LLGs are deleted
[06/02 12:03:02   8983s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:10113.8M
[06/02 12:03:02   8983s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:10113.8M
[06/02 12:03:02   8984s] # 18 diode(s) added
[06/02 12:03:02   8984s] # 0 old filler cell(s) deleted
[06/02 12:03:02   8984s] # 0 new filler cell(s) added
[06/02 12:03:02   8984s] #
[06/02 12:08:40   9321s] #cpu time = 00:05:59, elapsed time = 00:05:59, memory = 7245.17 (MB), peak = 20853.00 (MB)
[06/02 12:08:40   9321s] #
[06/02 12:08:40   9321s] #Total number of nets with non-default rule or having extra spacing = 3
[06/02 12:08:40   9321s] #Total wire length = 13417661 um.
[06/02 12:08:40   9321s] #Total half perimeter of net bounding box = 13145442 um.
[06/02 12:08:40   9321s] #Total wire length on LAYER M1 = 1694669 um.
[06/02 12:08:40   9321s] #Total wire length on LAYER M2 = 4175446 um.
[06/02 12:08:40   9321s] #Total wire length on LAYER M3 = 4005408 um.
[06/02 12:08:40   9321s] #Total wire length on LAYER M4 = 1659658 um.
[06/02 12:08:40   9321s] #Total wire length on LAYER M5 = 1148810 um.
[06/02 12:08:40   9321s] #Total wire length on LAYER M6 = 700644 um.
[06/02 12:08:40   9321s] #Total wire length on LAYER IA = 10641 um.
[06/02 12:08:40   9321s] #Total wire length on LAYER IB = 22384 um.
[06/02 12:08:40   9321s] #Total wire length on LAYER LB = 0 um.
[06/02 12:08:40   9321s] #Total number of vias = 878559
[06/02 12:08:40   9321s] #Total number of multi-cut vias = 381833 ( 43.5%)
[06/02 12:08:40   9321s] #Total number of single cut vias = 496726 ( 56.5%)
[06/02 12:08:40   9321s] #Up-Via Summary (total 878559):
[06/02 12:08:40   9321s] #                   single-cut          multi-cut      Total
[06/02 12:08:40   9321s] #-----------------------------------------------------------
[06/02 12:08:40   9321s] # M1            168674 ( 55.0%)    138208 ( 45.0%)     306882
[06/02 12:08:40   9321s] # M2            166341 ( 54.6%)    138522 ( 45.4%)     304863
[06/02 12:08:40   9321s] # M3             99553 ( 61.3%)     62742 ( 38.7%)     162295
[06/02 12:08:40   9321s] # M4             47721 ( 61.1%)     30370 ( 38.9%)      78091
[06/02 12:08:40   9321s] # M5             14019 ( 54.2%)     11826 ( 45.8%)      25845
[06/02 12:08:40   9321s] # M6               309 ( 79.2%)        81 ( 20.8%)        390
[06/02 12:08:40   9321s] # IA               109 ( 56.5%)        84 ( 43.5%)        193
[06/02 12:08:40   9321s] #-----------------------------------------------------------
[06/02 12:08:40   9321s] #               496726 ( 56.5%)    381833 ( 43.5%)     878559 
[06/02 12:08:40   9321s] #
[06/02 12:08:40   9321s] #Total number of DRC violations = 0
[06/02 12:08:40   9321s] #Total number of net violated process antenna rule = 0
[06/02 12:08:40   9321s] #
[06/02 12:08:43   9324s] #
[06/02 12:08:43   9325s] #Total number of nets with non-default rule or having extra spacing = 3
[06/02 12:08:43   9325s] #Total wire length = 13417661 um.
[06/02 12:08:43   9325s] #Total half perimeter of net bounding box = 13145442 um.
[06/02 12:08:43   9325s] #Total wire length on LAYER M1 = 1694669 um.
[06/02 12:08:43   9325s] #Total wire length on LAYER M2 = 4175446 um.
[06/02 12:08:43   9325s] #Total wire length on LAYER M3 = 4005408 um.
[06/02 12:08:43   9325s] #Total wire length on LAYER M4 = 1659658 um.
[06/02 12:08:43   9325s] #Total wire length on LAYER M5 = 1148810 um.
[06/02 12:08:43   9325s] #Total wire length on LAYER M6 = 700644 um.
[06/02 12:08:43   9325s] #Total wire length on LAYER IA = 10641 um.
[06/02 12:08:43   9325s] #Total wire length on LAYER IB = 22384 um.
[06/02 12:08:43   9325s] #Total wire length on LAYER LB = 0 um.
[06/02 12:08:43   9325s] #Total number of vias = 878559
[06/02 12:08:43   9325s] #Total number of multi-cut vias = 381833 ( 43.5%)
[06/02 12:08:43   9325s] #Total number of single cut vias = 496726 ( 56.5%)
[06/02 12:08:43   9325s] #Up-Via Summary (total 878559):
[06/02 12:08:43   9325s] #                   single-cut          multi-cut      Total
[06/02 12:08:43   9325s] #-----------------------------------------------------------
[06/02 12:08:43   9325s] # M1            168674 ( 55.0%)    138208 ( 45.0%)     306882
[06/02 12:08:43   9325s] # M2            166341 ( 54.6%)    138522 ( 45.4%)     304863
[06/02 12:08:43   9325s] # M3             99553 ( 61.3%)     62742 ( 38.7%)     162295
[06/02 12:08:43   9325s] # M4             47721 ( 61.1%)     30370 ( 38.9%)      78091
[06/02 12:08:43   9325s] # M5             14019 ( 54.2%)     11826 ( 45.8%)      25845
[06/02 12:08:43   9325s] # M6               309 ( 79.2%)        81 ( 20.8%)        390
[06/02 12:08:43   9325s] # IA               109 ( 56.5%)        84 ( 43.5%)        193
[06/02 12:08:43   9325s] #-----------------------------------------------------------
[06/02 12:08:43   9325s] #               496726 ( 56.5%)    381833 ( 43.5%)     878559 
[06/02 12:08:43   9325s] #
[06/02 12:08:43   9325s] #Total number of DRC violations = 0
[06/02 12:08:43   9325s] #Total number of net violated process antenna rule = 0
[06/02 12:08:43   9325s] #
[06/02 12:08:43   9325s] ### Time Record (Antenna Fixing) is uninstalled.
[06/02 12:08:47   9329s] ### Time Record (Post Route Via Swapping) is installed.
[06/02 12:08:47   9329s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 12:08:47   9329s] #
[06/02 12:08:47   9329s] #Start Post Route via swapping...
[06/02 12:08:48   9330s] #1.12% of area are rerouted by ECO routing.
[06/02 12:16:27   9789s] #deterministic_schedule_search_repair_queue1
[06/02 12:16:28   9790s] #deterministic_schedule_search_repair_queue1
[06/02 12:16:33   9795s] #   number of violations = 0
[06/02 12:16:33   9795s] #cpu time = 00:07:45, elapsed time = 00:07:45, memory = 8352.48 (MB), peak = 20853.00 (MB)
[06/02 12:16:33   9795s] #CELL_VIEW swerv_wrapper,init has no DRC violation.
[06/02 12:16:33   9795s] #Total number of DRC violations = 0
[06/02 12:16:33   9795s] #Total number of net violated process antenna rule = 0
[06/02 12:16:33   9795s] #Post Route via swapping is done.
[06/02 12:16:33   9795s] ### Time Record (Post Route Via Swapping) is uninstalled.
[06/02 12:16:33   9795s] #Total number of nets with non-default rule or having extra spacing = 2
[06/02 12:16:33   9795s] #Total wire length = 13417661 um.
[06/02 12:16:33   9795s] #Total half perimeter of net bounding box = 13145442 um.
[06/02 12:16:33   9795s] #Total wire length on LAYER M1 = 1694669 um.
[06/02 12:16:33   9795s] #Total wire length on LAYER M2 = 4175446 um.
[06/02 12:16:33   9795s] #Total wire length on LAYER M3 = 4005408 um.
[06/02 12:16:33   9795s] #Total wire length on LAYER M4 = 1659658 um.
[06/02 12:16:33   9795s] #Total wire length on LAYER M5 = 1148810 um.
[06/02 12:16:33   9795s] #Total wire length on LAYER M6 = 700644 um.
[06/02 12:16:33   9795s] #Total wire length on LAYER IA = 10641 um.
[06/02 12:16:33   9795s] #Total wire length on LAYER IB = 22384 um.
[06/02 12:16:33   9795s] #Total wire length on LAYER LB = 0 um.
[06/02 12:16:33   9795s] #Total number of vias = 878559
[06/02 12:16:33   9795s] #Total number of multi-cut vias = 798399 ( 90.9%)
[06/02 12:16:33   9795s] #Total number of single cut vias = 80160 (  9.1%)
[06/02 12:16:33   9795s] #Up-Via Summary (total 878559):
[06/02 12:16:33   9795s] #                   single-cut          multi-cut      Total
[06/02 12:16:33   9795s] #-----------------------------------------------------------
[06/02 12:16:33   9795s] # M1             45646 ( 14.9%)    261236 ( 85.1%)     306882
[06/02 12:16:33   9795s] # M2             23681 (  7.8%)    281182 ( 92.2%)     304863
[06/02 12:16:33   9795s] # M3              7806 (  4.8%)    154489 ( 95.2%)     162295
[06/02 12:16:33   9795s] # M4              2399 (  3.1%)     75692 ( 96.9%)      78091
[06/02 12:16:33   9795s] # M5               448 (  1.7%)     25397 ( 98.3%)      25845
[06/02 12:16:33   9795s] # M6               178 ( 45.6%)       212 ( 54.4%)        390
[06/02 12:16:33   9795s] # IA                 2 (  1.0%)       191 ( 99.0%)        193
[06/02 12:16:33   9795s] #-----------------------------------------------------------
[06/02 12:16:33   9795s] #                80160 (  9.1%)    798399 ( 90.9%)     878559 
[06/02 12:16:33   9795s] #
[06/02 12:16:38   9800s] ### Time Record (Post Route Wire Spreading) is installed.
[06/02 12:16:38   9800s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 12:16:39   9801s] #
[06/02 12:16:39   9801s] #Start Post Route wire spreading..
[06/02 12:16:40   9802s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 12:16:40   9802s] #
[06/02 12:16:40   9802s] #Start DRC checking..
[06/02 12:52:18  11942s] #   number of violations = 3
[06/02 12:52:18  11942s] #
[06/02 12:52:18  11942s] #    By Layer and Type :
[06/02 12:52:18  11942s] #	           Loop      Enc   Totals
[06/02 12:52:18  11942s] #	M1            0        0        0
[06/02 12:52:18  11942s] #	M2            0        0        0
[06/02 12:52:18  11942s] #	M3            2        1        3
[06/02 12:52:18  11942s] #	Totals        2        1        3
[06/02 12:52:18  11942s] #cpu time = 00:35:40, elapsed time = 00:35:38, memory = 7584.67 (MB), peak = 20853.00 (MB)
[06/02 12:52:18  11942s] #CELL_VIEW swerv_wrapper,init has 3 DRC violations
[06/02 12:52:18  11942s] #Total number of DRC violations = 3
[06/02 12:52:18  11942s] #Total number of net violated process antenna rule = 0
[06/02 12:52:18  11942s] #Total number of violations on LAYER M1 = 0
[06/02 12:52:18  11942s] #Total number of violations on LAYER M2 = 0
[06/02 12:52:18  11942s] #Total number of violations on LAYER M3 = 3
[06/02 12:52:18  11942s] #Total number of violations on LAYER M4 = 0
[06/02 12:52:18  11942s] #Total number of violations on LAYER M5 = 0
[06/02 12:52:18  11942s] #Total number of violations on LAYER M6 = 0
[06/02 12:52:18  11942s] #Total number of violations on LAYER IA = 0
[06/02 12:52:18  11942s] #Total number of violations on LAYER IB = 0
[06/02 12:52:18  11942s] #Total number of violations on LAYER LB = 0
[06/02 12:52:19  11943s] #
[06/02 12:52:19  11943s] #Start data preparation for wire spreading...
[06/02 12:52:19  11944s] #
[06/02 12:52:19  11944s] #Data preparation is done on Wed Jun  2 12:52:19 2021
[06/02 12:52:19  11944s] #
[06/02 12:52:23  11948s] #
[06/02 12:52:23  11948s] #Start Post Route Wire Spread.
[06/02 12:52:51  11975s] #Done with 39480 horizontal wires in 603 hboxes and 31911 vertical wires in 603 hboxes.
[06/02 12:52:52  11976s] #Complete Post Route Wire Spread.
[06/02 12:52:52  11976s] #
[06/02 12:52:52  11976s] #Total number of nets with non-default rule or having extra spacing = 2
[06/02 12:52:52  11976s] #Total wire length = 13433123 um.
[06/02 12:52:52  11976s] #Total half perimeter of net bounding box = 13145442 um.
[06/02 12:52:52  11976s] #Total wire length on LAYER M1 = 1695024 um.
[06/02 12:52:52  11976s] #Total wire length on LAYER M2 = 4177467 um.
[06/02 12:52:52  11976s] #Total wire length on LAYER M3 = 4008656 um.
[06/02 12:52:52  11976s] #Total wire length on LAYER M4 = 1664431 um.
[06/02 12:52:52  11976s] #Total wire length on LAYER M5 = 1152193 um.
[06/02 12:52:52  11976s] #Total wire length on LAYER M6 = 702267 um.
[06/02 12:52:52  11976s] #Total wire length on LAYER IA = 10675 um.
[06/02 12:52:52  11976s] #Total wire length on LAYER IB = 22409 um.
[06/02 12:52:52  11976s] #Total wire length on LAYER LB = 0 um.
[06/02 12:52:52  11976s] #Total number of vias = 878559
[06/02 12:52:52  11976s] #Total number of multi-cut vias = 798399 ( 90.9%)
[06/02 12:52:52  11976s] #Total number of single cut vias = 80160 (  9.1%)
[06/02 12:52:52  11976s] #Up-Via Summary (total 878559):
[06/02 12:52:52  11976s] #                   single-cut          multi-cut      Total
[06/02 12:52:52  11976s] #-----------------------------------------------------------
[06/02 12:52:52  11976s] # M1             45646 ( 14.9%)    261236 ( 85.1%)     306882
[06/02 12:52:52  11976s] # M2             23681 (  7.8%)    281182 ( 92.2%)     304863
[06/02 12:52:52  11976s] # M3              7806 (  4.8%)    154489 ( 95.2%)     162295
[06/02 12:52:52  11976s] # M4              2399 (  3.1%)     75692 ( 96.9%)      78091
[06/02 12:52:52  11976s] # M5               448 (  1.7%)     25397 ( 98.3%)      25845
[06/02 12:52:52  11976s] # M6               178 ( 45.6%)       212 ( 54.4%)        390
[06/02 12:52:52  11976s] # IA                 2 (  1.0%)       191 ( 99.0%)        193
[06/02 12:52:52  11976s] #-----------------------------------------------------------
[06/02 12:52:52  11976s] #                80160 (  9.1%)    798399 ( 90.9%)     878559 
[06/02 12:52:52  11976s] #
[06/02 12:52:54  11978s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 12:52:54  11978s] #
[06/02 12:52:54  11978s] #Start DRC checking..
[06/02 13:29:10  14157s] #   number of violations = 3
[06/02 13:29:10  14157s] #
[06/02 13:29:10  14157s] #    By Layer and Type :
[06/02 13:29:10  14157s] #	           Loop      Enc   Totals
[06/02 13:29:10  14157s] #	M1            0        0        0
[06/02 13:29:10  14157s] #	M2            0        0        0
[06/02 13:29:10  14157s] #	M3            2        1        3
[06/02 13:29:10  14157s] #	Totals        2        1        3
[06/02 13:29:10  14157s] #cpu time = 00:36:19, elapsed time = 00:36:16, memory = 7659.95 (MB), peak = 20853.00 (MB)
[06/02 13:29:10  14157s] #CELL_VIEW swerv_wrapper,init has 3 DRC violations
[06/02 13:29:10  14157s] #Total number of DRC violations = 3
[06/02 13:29:10  14157s] #Total number of net violated process antenna rule = 0
[06/02 13:29:10  14157s] #Total number of violations on LAYER M1 = 0
[06/02 13:29:10  14157s] #Total number of violations on LAYER M2 = 0
[06/02 13:29:10  14157s] #Total number of violations on LAYER M3 = 3
[06/02 13:29:10  14157s] #Total number of violations on LAYER M4 = 0
[06/02 13:29:10  14157s] #Total number of violations on LAYER M5 = 0
[06/02 13:29:10  14157s] #Total number of violations on LAYER M6 = 0
[06/02 13:29:10  14157s] #Total number of violations on LAYER IA = 0
[06/02 13:29:10  14157s] #Total number of violations on LAYER IB = 0
[06/02 13:29:10  14157s] #Total number of violations on LAYER LB = 0
[06/02 13:29:15  14161s] #   number of violations = 3
[06/02 13:29:15  14161s] #
[06/02 13:29:15  14161s] #    By Layer and Type :
[06/02 13:29:15  14161s] #	           Loop      Enc   Totals
[06/02 13:29:15  14161s] #	M1            0        0        0
[06/02 13:29:15  14161s] #	M2            0        0        0
[06/02 13:29:15  14161s] #	M3            2        1        3
[06/02 13:29:15  14161s] #	Totals        2        1        3
[06/02 13:29:15  14161s] #cpu time = 00:36:58, elapsed time = 00:36:56, memory = 7331.24 (MB), peak = 20853.00 (MB)
[06/02 13:29:15  14161s] #CELL_VIEW swerv_wrapper,init has 3 DRC violations
[06/02 13:29:15  14161s] #Total number of DRC violations = 3
[06/02 13:29:15  14161s] #Total number of net violated process antenna rule = 0
[06/02 13:29:15  14161s] #Total number of violations on LAYER M1 = 0
[06/02 13:29:15  14161s] #Total number of violations on LAYER M2 = 0
[06/02 13:29:15  14161s] #Total number of violations on LAYER M3 = 3
[06/02 13:29:15  14161s] #Total number of violations on LAYER M4 = 0
[06/02 13:29:15  14161s] #Total number of violations on LAYER M5 = 0
[06/02 13:29:15  14161s] #Total number of violations on LAYER M6 = 0
[06/02 13:29:15  14161s] #Total number of violations on LAYER IA = 0
[06/02 13:29:15  14161s] #Total number of violations on LAYER IB = 0
[06/02 13:29:15  14161s] #Total number of violations on LAYER LB = 0
[06/02 13:29:15  14161s] #Post Route wire spread is done.
[06/02 13:29:15  14161s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/02 13:29:15  14162s] #Total number of nets with non-default rule or having extra spacing = 2
[06/02 13:29:15  14162s] #Total wire length = 13433123 um.
[06/02 13:29:15  14162s] #Total half perimeter of net bounding box = 13145442 um.
[06/02 13:29:15  14162s] #Total wire length on LAYER M1 = 1695024 um.
[06/02 13:29:15  14162s] #Total wire length on LAYER M2 = 4177467 um.
[06/02 13:29:15  14162s] #Total wire length on LAYER M3 = 4008656 um.
[06/02 13:29:15  14162s] #Total wire length on LAYER M4 = 1664431 um.
[06/02 13:29:15  14162s] #Total wire length on LAYER M5 = 1152193 um.
[06/02 13:29:15  14162s] #Total wire length on LAYER M6 = 702267 um.
[06/02 13:29:15  14162s] #Total wire length on LAYER IA = 10675 um.
[06/02 13:29:15  14162s] #Total wire length on LAYER IB = 22409 um.
[06/02 13:29:15  14162s] #Total wire length on LAYER LB = 0 um.
[06/02 13:29:15  14162s] #Total number of vias = 878559
[06/02 13:29:15  14162s] #Total number of multi-cut vias = 798399 ( 90.9%)
[06/02 13:29:15  14162s] #Total number of single cut vias = 80160 (  9.1%)
[06/02 13:29:15  14162s] #Up-Via Summary (total 878559):
[06/02 13:29:15  14162s] #                   single-cut          multi-cut      Total
[06/02 13:29:15  14162s] #-----------------------------------------------------------
[06/02 13:29:15  14162s] # M1             45646 ( 14.9%)    261236 ( 85.1%)     306882
[06/02 13:29:15  14162s] # M2             23681 (  7.8%)    281182 ( 92.2%)     304863
[06/02 13:29:15  14162s] # M3              7806 (  4.8%)    154489 ( 95.2%)     162295
[06/02 13:29:15  14162s] # M4              2399 (  3.1%)     75692 ( 96.9%)      78091
[06/02 13:29:15  14162s] # M5               448 (  1.7%)     25397 ( 98.3%)      25845
[06/02 13:29:15  14162s] # M6               178 ( 45.6%)       212 ( 54.4%)        390
[06/02 13:29:15  14162s] # IA                 2 (  1.0%)       191 ( 99.0%)        193
[06/02 13:29:15  14162s] #-----------------------------------------------------------
[06/02 13:29:15  14162s] #                80160 (  9.1%)    798399 ( 90.9%)     878559 
[06/02 13:29:15  14162s] #
[06/02 13:29:16  14162s] #detailRoute Statistics:
[06/02 13:29:16  14162s] #Cpu time = 02:56:43
[06/02 13:29:16  14162s] #Elapsed time = 02:56:33
[06/02 13:29:16  14162s] #Increased memory = -532.48 (MB)
[06/02 13:29:16  14162s] #Total memory = 7316.03 (MB)
[06/02 13:29:16  14162s] #Peak memory = 20853.00 (MB)
[06/02 13:29:16  14162s] ### Time Record (DB Export) is installed.
[06/02 13:29:19  14166s] ### Time Record (DB Export) is uninstalled.
[06/02 13:29:19  14166s] ### Time Record (Post Callback) is installed.
[06/02 13:29:20  14166s] ### Time Record (Post Callback) is uninstalled.
[06/02 13:29:20  14166s] #
[06/02 13:29:20  14166s] #globalDetailRoute statistics:
[06/02 13:29:20  14166s] #Cpu time = 03:53:01
[06/02 13:29:20  14166s] #Elapsed time = 03:52:45
[06/02 13:29:20  14166s] #Increased memory = 1023.19 (MB)
[06/02 13:29:20  14166s] #Total memory = 5647.95 (MB)
[06/02 13:29:20  14166s] #Peak memory = 20853.00 (MB)
[06/02 13:29:20  14166s] #Number of warnings = 86
[06/02 13:29:20  14166s] #Total number of warnings = 175
[06/02 13:29:20  14166s] #Number of fails = 0
[06/02 13:29:20  14166s] #Total number of fails = 0
[06/02 13:29:20  14166s] #Complete globalDetailRoute on Wed Jun  2 13:29:20 2021
[06/02 13:29:20  14166s] #
[06/02 13:29:20  14166s] ### Time Record (globalDetailRoute) is uninstalled.
[06/02 13:29:20  14166s] % End globalDetailRoute (date=06/02 13:29:20, total cpu=3:53:01, real=3:52:45, peak res=20853.0M, current mem=5643.4M)
[06/02 13:29:21  14167s] #Default setup view is reset to nominal_analysis_view.
[06/02 13:29:21  14167s] #routeDesign: cpu time = 03:55:24, elapsed time = 03:55:07, memory = 5513.82 (MB), peak = 20853.00 (MB)
[06/02 13:29:21  14167s] 
[06/02 13:29:21  14167s] *** Summary of all messages that are not suppressed in this session:
[06/02 13:29:21  14167s] Severity  ID               Count  Summary                                  
[06/02 13:29:21  14167s] WARNING   IMPMSMV-1810      6722  Net %s, driver %s voltage %g does not ma...
[06/02 13:29:21  14167s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[06/02 13:29:21  14167s] WARNING   IMPESI-3095      27395  Net: '%s' has no receivers. SI analysis ...
[06/02 13:29:21  14167s] WARNING   IMPESI-3140          1  Bumpy transitions may exist in the desig...
[06/02 13:29:21  14167s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[06/02 13:29:21  14167s] WARNING   TCLCMD-1403          2  '%s'                                     
[06/02 13:29:21  14167s] *** Message Summary: 34122 warning(s), 0 error(s)
[06/02 13:29:21  14167s] 
[06/02 13:29:21  14167s] ### Time Record (routeDesign) is uninstalled.
[06/02 13:29:21  14167s] ### 
[06/02 13:29:21  14167s] ###   Scalability Statistics
[06/02 13:29:21  14167s] ### 
[06/02 13:29:21  14167s] ### --------------------------------+----------------+----------------+----------------+
[06/02 13:29:21  14167s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[06/02 13:29:21  14167s] ### --------------------------------+----------------+----------------+----------------+
[06/02 13:29:21  14167s] ###   Pre Callback                  |        00:00:10|        00:00:10|             1.0|
[06/02 13:29:21  14167s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[06/02 13:29:21  14167s] ###   Timing Data Generation        |        00:40:33|        00:40:30|             1.0|
[06/02 13:29:21  14167s] ###   DB Import                     |        00:00:12|        00:00:11|             1.0|
[06/02 13:29:21  14167s] ###   DB Export                     |        00:00:04|        00:00:04|             1.0|
[06/02 13:29:21  14167s] ###   Cell Pin Access               |        00:04:12|        00:04:12|             1.0|
[06/02 13:29:21  14167s] ###   Instance Pin Access           |        00:00:19|        00:00:19|             1.0|
[06/02 13:29:21  14167s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[06/02 13:29:21  14167s] ###   Data Preparation              |        00:00:10|        00:00:10|             1.0|
[06/02 13:29:21  14167s] ###   Global Routing                |        00:15:53|        00:15:49|             1.0|
[06/02 13:29:21  14167s] ###   Track Assignment              |        00:01:13|        00:01:13|             1.0|
[06/02 13:29:21  14167s] ###   Post Route Wire Spreading     |        01:12:41|        01:12:37|             1.0|
[06/02 13:29:21  14167s] ###   Detail Routing                |        01:30:09|        01:30:04|             1.0|
[06/02 13:29:21  14167s] ###   Post Route Via Swapping       |        00:07:46|        00:07:46|             1.0|
[06/02 13:29:21  14167s] ###   Antenna Fixing                |        00:01:31|        00:01:31|             1.0|
[06/02 13:29:21  14167s] ###   Entire Command                |        03:55:24|        03:55:07|             1.0|
[06/02 13:29:21  14167s] ### --------------------------------+----------------+----------------+----------------+
[06/02 13:29:21  14167s] ### 
[06/02 13:29:21  14167s] #% End routeDesign (date=06/02 13:29:21, total cpu=3:55:24, real=3:55:07, peak res=20853.0M, current mem=5513.8M)
[06/02 14:08:01  14435s] <CMD> setDrawView place
[06/02 14:08:21  14438s] <CMD> saveDesign swerv_wrapper_postRouting
[06/02 14:08:21  14438s] #% Begin save design ... (date=06/02 14:08:21, mem=5525.2M)
[06/02 14:08:21  14439s] % Begin Save ccopt configuration ... (date=06/02 14:08:21, mem=5525.2M)
[06/02 14:08:21  14439s] % End Save ccopt configuration ... (date=06/02 14:08:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=5525.2M, current mem=5519.9M)
[06/02 14:08:21  14439s] % Begin Save netlist data ... (date=06/02 14:08:21, mem=5519.9M)
[06/02 14:08:21  14439s] Writing Binary DB to swerv_wrapper_postRouting.dat/swerv_wrapper.v.bin in single-threaded mode...
[06/02 14:08:22  14439s] % End Save netlist data ... (date=06/02 14:08:22, total cpu=0:00:00.1, real=0:00:01.0, peak res=5520.4M, current mem=5520.4M)
[06/02 14:08:22  14439s] Saving congestion map file swerv_wrapper_postRouting.dat/swerv_wrapper.route.congmap.gz ...
[06/02 14:08:26  14440s] % Begin Save AAE data ... (date=06/02 14:08:26, mem=5522.2M)
[06/02 14:08:26  14440s] Saving AAE Data ...
[06/02 14:08:26  14440s] AAE DB initialization (MEM=9405.17 CPU=0:00:00.2 REAL=0:00:00.0) 
[06/02 14:08:26  14440s] % End Save AAE data ... (date=06/02 14:08:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=5533.0M, current mem=5533.0M)
[06/02 14:08:26  14441s] % Begin Save clock tree data ... (date=06/02 14:08:26, mem=5549.4M)
[06/02 14:08:26  14441s] % End Save clock tree data ... (date=06/02 14:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=5549.4M, current mem=5549.4M)
[06/02 14:08:26  14441s] Saving preference file swerv_wrapper_postRouting.dat/gui.pref.tcl ...
[06/02 14:08:26  14441s] Saving mode setting ...
[06/02 14:08:26  14441s] Saving global file ...
[06/02 14:08:27  14441s] % Begin Save floorplan data ... (date=06/02 14:08:26, mem=5549.6M)
[06/02 14:08:27  14441s] Saving floorplan file ...
[06/02 14:08:27  14441s] % End Save floorplan data ... (date=06/02 14:08:27, total cpu=0:00:00.4, real=0:00:00.0, peak res=5550.2M, current mem=5550.2M)
[06/02 14:08:27  14441s] Saving PG file swerv_wrapper_postRouting.dat/swerv_wrapper.pg.gz
[06/02 14:08:27  14441s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=9420.2M) ***
[06/02 14:08:27  14441s] Saving Drc markers ...
[06/02 14:08:27  14441s] ... 3 markers are saved ...
[06/02 14:08:27  14441s] ... 1 geometry drc markers are saved ...
[06/02 14:08:27  14441s] ... 0 antenna drc markers are saved ...
[06/02 14:08:27  14441s] % Begin Save placement data ... (date=06/02 14:08:27, mem=5550.3M)
[06/02 14:08:27  14441s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 14:08:27  14441s] Save Adaptive View Pruing View Names to Binary file
[06/02 14:08:27  14441s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=9421.2M) ***
[06/02 14:08:27  14441s] % End Save placement data ... (date=06/02 14:08:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=5550.3M, current mem=5550.3M)
[06/02 14:08:27  14441s] % Begin Save routing data ... (date=06/02 14:08:27, mem=5550.3M)
[06/02 14:08:27  14441s] Saving route file ...
[06/02 14:08:28  14442s] *** Completed saveRoute (cpu=0:00:01.1 real=0:00:01.0 mem=9418.2M) ***
[06/02 14:08:28  14442s] % End Save routing data ... (date=06/02 14:08:28, total cpu=0:00:01.1, real=0:00:01.0, peak res=5550.3M, current mem=5550.3M)
[06/02 14:08:28  14442s] Saving property file swerv_wrapper_postRouting.dat/swerv_wrapper.prop
[06/02 14:08:29  14442s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=9421.2M) ***
[06/02 14:08:29  14443s] #Saving pin access data to file swerv_wrapper_postRouting.dat/swerv_wrapper.apa ...
[06/02 14:08:29  14443s] #
[06/02 14:08:29  14443s] Saving preRoute extracted patterns in file 'swerv_wrapper_postRouting.dat/swerv_wrapper.techData.gz' ...
[06/02 14:08:29  14443s] Saving preRoute extraction data in directory 'swerv_wrapper_postRouting.dat/extraction/' ...
[06/02 14:08:30  14444s] Checksum of RCGrid density data::180
[06/02 14:08:31  14445s] % Begin Save power constraints data ... (date=06/02 14:08:31, mem=5552.5M)
[06/02 14:08:31  14445s] % End Save power constraints data ... (date=06/02 14:08:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=5552.6M, current mem=5552.6M)
[06/02 14:08:32  14446s] Generated self-contained design swerv_wrapper_postRouting.dat
[06/02 14:08:32  14446s] #% End save design ... (date=06/02 14:08:32, total cpu=0:00:07.6, real=0:00:11.0, peak res=5555.6M, current mem=5555.6M)
[06/02 14:08:32  14446s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 14:08:32  14446s] 
[06/02 14:08:49  14448s] <CMD> optDesign -postRoute
[06/02 14:08:49  14448s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 5555.7M, totSessionCpu=4:00:49 **
[06/02 14:08:49  14448s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/02 14:08:49  14448s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/02 14:08:51  14450s] Need call spDPlaceInit before registerPrioInstLoc.
[06/02 14:08:51  14450s] Switching SI Aware to true by default in postroute mode   
[06/02 14:08:51  14450s] GigaOpt running with 1 threads.
[06/02 14:08:51  14450s] Info: 1 threads available for lower-level modules during optimization.
[06/02 14:08:51  14450s] OPERPROF: Starting DPlace-Init at level 1, MEM:9457.3M
[06/02 14:08:51  14450s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 14:08:51  14450s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:9457.3M
[06/02 14:08:51  14450s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:9457.3M
[06/02 14:08:51  14450s] Core basic site is CORE12T
[06/02 14:08:52  14451s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 14:08:52  14451s] SiteArray: use 4,966,739,968 bytes
[06/02 14:08:52  14451s] SiteArray: current memory after site array memory allocation 14193.9M
[06/02 14:08:52  14451s] SiteArray: FP blocked sites are writable
[06/02 14:09:00  14460s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/02 14:09:00  14460s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:14193.9M
[06/02 14:09:00  14460s] Process 35580 wires and vias for routing blockage and capacity analysis
[06/02 14:09:00  14460s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.007, MEM:14193.9M
[06/02 14:09:01  14461s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:10.650, REAL:10.633, MEM:14193.9M
[06/02 14:09:03  14462s] OPERPROF:     Starting CMU at level 3, MEM:14193.9M
[06/02 14:09:03  14462s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:14193.9M
[06/02 14:09:04  14463s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:13.070, REAL:13.066, MEM:14193.9M
[06/02 14:09:10  14470s] [CPU] DPlace-Init (cpu=0:00:19.8, real=0:00:19.0, mem=14193.9MB).
[06/02 14:09:10  14470s] OPERPROF: Finished DPlace-Init at level 1, CPU:19.760, REAL:19.755, MEM:14193.9M
[06/02 14:09:10  14470s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LRBR0P6_NAND3X18_P0, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P0, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P10, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P16, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNGFMUX21X15_P4, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P0, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P10, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P16, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNGFMUX21X30_P4, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P0, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P10, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P16, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNMUX41X17_P4, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P0, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P10, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P16, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell C12T28SOIDV_LR_CNMUX41X27_P4, site CORE12T_DV.
[06/02 14:09:10  14470s] 	Cell GNDCORE_EXT_3V3SF_CL_LIN, site SITE_IO_106300.
[06/02 14:09:10  14470s] 	Cell GNDCORE_EXT_CSF_CL_LIN, site SITE_IO_106300.
[06/02 14:09:10  14470s] 	Cell IO_NMOSBIAS_EXT_1V8_NEG_CSF_CL_LIN, site SITE_IO_106300.
[06/02 14:09:10  14470s] 	...
[06/02 14:09:10  14470s] 	Reporting only the 20 first cells found...
[06/02 14:09:10  14470s] .
[06/02 14:09:12  14471s] Deleting Lib Analyzer.
[06/02 14:09:12  14471s] 
[06/02 14:09:12  14471s] Creating Lib Analyzer ...
[06/02 14:09:12  14471s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[06/02 14:09:12  14471s] Type 'man IMPOPT-7077' for more detail.
[06/02 14:09:12  14471s] Total number of usable buffers from Lib Analyzer: 65 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_BFX4_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P16 C12T28SOI_LR_CNBFX7_P10 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_CNBFX4_P4 C12T28SOI_LR_CNBFX4_P16 C12T28SOI_LR_CNBFX4_P10 C12T28SOI_LR_CNBFX4_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_BFX13_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P16 C12T28SOI_LR_CNBFX15_P10 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P4 C12T28SOI_LR_CNBFX22_P16 C12T28SOI_LR_CNBFX22_P10 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_BFX29_P0 C12T28SOI_LR_CNBFX30_P4 C12T28SOI_LR_CNBFX30_P16 C12T28SOI_LR_CNBFX30_P10 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_CNBFX38_P4 C12T28SOI_LR_CNBFX38_P16 C12T28SOI_LR_CNBFX38_P10 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P4 C12T28SOI_LR_CNBFX44_P16 C12T28SOI_LR_CNBFX44_P10 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_CNBFX52_P4 C12T28SOI_LR_CNBFX52_P16 C12T28SOI_LR_CNBFX52_P10 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P4 C12T28SOI_LR_CNBFX59_P16 C12T28SOI_LR_CNBFX59_P10 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_CNBFX70_P4 C12T28SOI_LR_CNBFX70_P16 C12T28SOI_LR_CNBFX70_P10 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX84_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P4 C12T28SOI_LR_CNBFX94_P16 C12T28SOI_LR_CNBFX94_P10 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P4 C12T28SOI_LR_CNBFX133_P16 C12T28SOI_LR_CNBFX133_P10 C12T28SOI_LR_CNBFX133_P0)
[06/02 14:09:12  14471s] Total number of usable inverters from Lib Analyzer: 64 ( C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_IVX6_P0 C12T28SOI_LR_IVX4_P0 C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P16 C12T28SOI_LR_CNIVX8_P10 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P4 C12T28SOI_LR_CNIVX5_P16 C12T28SOI_LR_CNIVX5_P10 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_CNIVX16_P4 C12T28SOI_LR_CNIVX16_P16 C12T28SOI_LR_CNIVX16_P10 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_IVX25_P0 C12T28SOI_LR_IVX21_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P16 C12T28SOI_LR_CNIVX23_P10 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_IVX33_P0 C12T28SOI_LR_IVX29_P0 C12T28SOI_LR_CNIVX31_P4 C12T28SOI_LR_CNIVX31_P16 C12T28SOI_LR_CNIVX31_P10 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P16 C12T28SOI_LR_CNIVX39_P10 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_IVX50_P0 C12T28SOI_LR_CNIVX47_P4 C12T28SOI_LR_CNIVX47_P16 C12T28SOI_LR_CNIVX47_P10 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P4 C12T28SOI_LR_CNIVX55_P16 C12T28SOI_LR_CNIVX55_P10 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_CNIVX61_P4 C12T28SOI_LR_CNIVX61_P16 C12T28SOI_LR_CNIVX61_P10 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P4 C12T28SOI_LR_CNIVX70_P16 C12T28SOI_LR_CNIVX70_P10 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P4 C12T28SOI_LR_CNIVX94_P16 C12T28SOI_LR_CNIVX94_P10 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P4 C12T28SOI_LR_CNIVX133_P16 C12T28SOI_LR_CNIVX133_P10 C12T28SOI_LR_CNIVX133_P0)
[06/02 14:09:12  14471s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/02 14:09:12  14471s] 
[06/02 14:09:13  14473s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:01:13 mem=14201.9M
[06/02 14:09:13  14473s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:01:13 mem=14201.9M
[06/02 14:09:13  14473s] Creating Lib Analyzer, finished. 
[06/02 14:09:14  14473s] Effort level <high> specified for reg2reg path_group
[06/02 14:09:14  14473s] Effort level <high> specified for reg2cgate path_group
[06/02 14:09:14  14474s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/02 14:09:14  14474s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/02 14:09:14  14474s] 			Cell C12T28SOI_LRPHP_CNHLSX29_P0 is dont_touch but not dont_use
[06/02 14:09:14  14474s] 	...
[06/02 14:09:14  14474s] 	Reporting only the 20 first cells found...
[06/02 14:09:14  14474s] 
[06/02 14:09:14  14474s] **optDesign ... cpu = 0:00:26, real = 0:00:25, mem = 10338.3M, totSessionCpu=4:01:14 **
[06/02 14:09:14  14474s] Existing Dirty Nets : 0
[06/02 14:09:14  14474s] New Signature Flow (optDesignCheckOptions) ....
[06/02 14:09:14  14474s] #Taking db snapshot
[06/02 14:09:14  14474s] #Taking db snapshot ... done
[06/02 14:09:15  14474s] OPERPROF: Starting checkPlace at level 1, MEM:14207.1M
[06/02 14:09:15  14474s] #spOpts: N=28 autoPA advPA 
[06/02 14:09:15  14474s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:14207.1M
[06/02 14:09:20  14479s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.080, REAL:5.080, MEM:14207.1M
[06/02 14:09:20  14479s] Begin checking placement ... (start mem=14207.1M, init mem=14207.1M)
[06/02 14:09:20  14480s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:14207.1M
[06/02 14:09:20  14480s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.003, MEM:14207.1M
[06/02 14:09:20  14480s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:14207.1M
[06/02 14:09:21  14480s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.170, REAL:0.172, MEM:14207.1M
[06/02 14:09:21  14480s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:14207.1M
[06/02 14:09:21  14480s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.040, REAL:0.038, MEM:14207.1M
[06/02 14:09:21  14480s] *info: Placed = 74242          (Fixed = 28)
[06/02 14:09:21  14480s] *info: Unplaced = 0           
[06/02 14:09:21  14480s] Placement Density:0.05%(104912/202297954)
[06/02 14:09:21  14480s] Placement Density (including fixed std cells):0.05%(104912/202297954)
[06/02 14:09:22  14481s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:14207.1M
[06/02 14:09:22  14481s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.026, MEM:9470.4M
[06/02 14:09:22  14481s] Finished checkPlace (total: cpu=0:00:07.3, real=0:00:07.0; vio checks: cpu=0:00:01.1, real=0:00:01.0; mem=9470.4M)
[06/02 14:09:22  14481s] OPERPROF: Finished checkPlace at level 1, CPU:7.320, REAL:7.324, MEM:9470.4M
[06/02 14:09:22  14481s]  Initial DC engine is -> aae
[06/02 14:09:22  14481s]  
[06/02 14:09:22  14481s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/02 14:09:22  14481s]  
[06/02 14:09:22  14481s]  
[06/02 14:09:22  14481s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/02 14:09:22  14481s]  
[06/02 14:09:22  14481s] Reset EOS DB
[06/02 14:09:22  14481s] Ignoring AAE DB Resetting ...
[06/02 14:09:22  14481s]  Set Options for AAE Based Opt flow 
[06/02 14:09:22  14481s] *** optDesign -postRoute ***
[06/02 14:09:22  14481s] DRC Margin: user margin 0.0; extra margin 0
[06/02 14:09:22  14481s] Setup Target Slack: user slack 0
[06/02 14:09:22  14481s] Hold Target Slack: user slack 0
[06/02 14:09:22  14481s] All LLGs are deleted
[06/02 14:09:22  14481s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:9470.4M
[06/02 14:09:22  14481s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:9470.4M
[06/02 14:09:22  14481s] OPERPROF: Starting spInitSiteArr at level 1, MEM:9470.4M
[06/02 14:09:22  14481s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:9470.4M
[06/02 14:09:31  14490s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:14207.1M
[06/02 14:09:31  14490s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.006, MEM:14207.1M
[06/02 14:09:32  14491s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:9.880, REAL:9.861, MEM:14207.1M
[06/02 14:09:34  14494s] OPERPROF: Finished spInitSiteArr at level 1, CPU:12.180, REAL:12.162, MEM:14207.1M
[06/02 14:09:41  14501s] Deleting Cell Server ...
[06/02 14:09:41  14501s] Deleting Lib Analyzer.
[06/02 14:09:41  14501s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 14:09:41  14501s] Creating Cell Server ...(0, 0, 0, 0)
[06/02 14:09:42  14501s] Summary for sequential cells identification: 
[06/02 14:09:42  14501s]   Identified SBFF number: 106
[06/02 14:09:42  14501s]   Identified MBFF number: 0
[06/02 14:09:42  14501s]   Identified SB Latch number: 0
[06/02 14:09:42  14501s]   Identified MB Latch number: 0
[06/02 14:09:42  14501s]   Not identified SBFF number: 0
[06/02 14:09:42  14501s]   Not identified MBFF number: 0
[06/02 14:09:42  14501s]   Not identified SB Latch number: 0
[06/02 14:09:42  14501s]   Not identified MB Latch number: 0
[06/02 14:09:42  14501s]   Number of sequential cells which are not FFs: 84
[06/02 14:09:42  14501s]  Visiting view : nominal_analysis_view
[06/02 14:09:42  14501s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/02 14:09:42  14501s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 14:09:42  14501s]  Visiting view : nominal_analysis_view
[06/02 14:09:42  14501s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 0
[06/02 14:09:42  14501s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 14:09:42  14501s]  Setting StdDelay to 8.00
[06/02 14:09:42  14501s] Creating Cell Server, finished. 
[06/02 14:09:42  14501s] 
[06/02 14:09:42  14501s] Deleting Cell Server ...
[06/02 14:09:42  14501s] ** INFO : this run is activating 'postRoute' automaton
[06/02 14:09:42  14501s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[06/02 14:09:42  14501s] ### info: trigger full reload of library data.
[06/02 14:09:43  14503s] #WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 14:09:44  14503s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 14:09:44  14503s] #To increase the message display limit, refer to the product command reference manual.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[31] of net rst_vec[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[30] of net rst_vec[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[29] of net rst_vec[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[28] of net rst_vec[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[27] of net rst_vec[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[26] of net rst_vec[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[25] of net rst_vec[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[24] of net rst_vec[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[23] of net rst_vec[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[22] of net rst_vec[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[21] of net rst_vec[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[20] of net rst_vec[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[19] of net rst_vec[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[18] of net rst_vec[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[17] of net rst_vec[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[16] of net rst_vec[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[15] of net rst_vec[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 14:09:44  14503s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/02 14:09:44  14503s] #To increase the message display limit, refer to the product command reference manual.
[06/02 14:09:44  14504s] ### Net info: total nets: 130666
[06/02 14:09:44  14504s] ### Net info: dirty nets: 0
[06/02 14:09:44  14504s] ### Net info: marked as disconnected nets: 0
[06/02 14:09:46  14506s] #num needed restored net=0
[06/02 14:09:46  14506s] #need_extraction net=0 (total=130666)
[06/02 14:09:46  14506s] ### Net info: fully routed nets: 77465
[06/02 14:09:46  14506s] ### Net info: trivial (< 2 pins) nets: 53201
[06/02 14:09:46  14506s] ### Net info: unrouted nets: 0
[06/02 14:09:46  14506s] ### Net info: re-extraction nets: 0
[06/02 14:09:46  14506s] ### Net info: ignored nets: 0
[06/02 14:09:46  14506s] ### Net info: skip routing nets: 0
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 14:09:47  14507s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[06/02 14:09:47  14507s] #To increase the message display limit, refer to the product command reference manual.
[06/02 14:09:47  14507s] #Start routing data preparation on Wed Jun  2 14:09:47 2021
[06/02 14:09:47  14507s] #
[06/02 14:09:49  14508s] #Found 1 nets which trigger voltage spacing rules.
[06/02 14:09:49  14508s] #Minimum voltage of a net in the design = 0.000.
[06/02 14:09:49  14508s] #Maximum voltage of a net in the design = 1.800.
[06/02 14:09:49  14508s] #Voltage range [0.000 - 1.000] has 130660 nets.
[06/02 14:09:49  14508s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/02 14:09:49  14508s] #Voltage range [1.000 - 1.000] has 2 nets.
[06/02 14:09:49  14508s] #Voltage range [1.800 - 1.800] has 1 net.
[06/02 14:09:49  14509s] # M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
[06/02 14:09:49  14509s] # M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 14:09:49  14509s] # M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 14:09:49  14509s] # M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 14:09:49  14509s] # M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 14:09:49  14509s] # M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 14:09:49  14509s] # IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 14:09:49  14509s] # IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 14:09:49  14509s] # LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
[06/02 14:09:52  14511s] #Regenerating Ggrids automatically.
[06/02 14:09:52  14512s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
[06/02 14:09:52  14512s] #Using automatically generated G-grids.
[06/02 14:09:52  14512s] #Done routing data preparation.
[06/02 14:09:52  14512s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 10652.49 (MB), peak = 20853.00 (MB)
[06/02 14:09:53  14512s] #Extract in post route mode
[06/02 14:09:53  14512s] #
[06/02 14:09:53  14512s] #Start tQuantus RC extraction...
[06/02 14:09:53  14512s] #Start building rc corner(s)...
[06/02 14:09:53  14512s] #Number of RC Corner = 1
[06/02 14:09:53  14512s] #Corner nominal_rc_corner /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 (real) 
[06/02 14:09:53  14512s] #M1 -> M1 (1)
[06/02 14:09:53  14512s] #M2 -> M2 (2)
[06/02 14:09:53  14512s] #M3 -> M3 (3)
[06/02 14:09:53  14512s] #M4 -> M4 (4)
[06/02 14:09:53  14512s] #M5 -> M5 (5)
[06/02 14:09:53  14512s] #M6 -> M6 (6)
[06/02 14:09:53  14512s] #IA -> IA (7)
[06/02 14:09:53  14512s] #IB -> IB (8)
[06/02 14:09:53  14512s] #LB -> LB (9)
[06/02 14:09:53  14512s] #SADV_On
[06/02 14:09:53  14512s] # Corner(s) : 
[06/02 14:09:53  14512s] #nominal_rc_corner [25.00]
[06/02 14:09:53  14513s] # Corner id: 0
[06/02 14:09:53  14513s] # Layout Scale: 0.900000
[06/02 14:09:53  14513s] # Has Metal Fill model: yes
[06/02 14:09:53  14513s] # Temperature was set
[06/02 14:09:53  14513s] # Temperature : 25.000000
[06/02 14:09:53  14513s] # Ref. Temp   : 25.000000
[06/02 14:09:53  14513s] #SADV_Off
[06/02 14:09:53  14513s] #total pattern=165 [9, 450]
[06/02 14:09:53  14513s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/02 14:09:53  14513s] #found CAPMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile
[06/02 14:09:53  14513s] #found RESMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 
[06/02 14:09:53  14513s] #number model r/c [1,1] [9,450] read
[06/02 14:09:54  14513s] #0 rcmodel(s) requires rebuild
[06/02 14:09:54  14513s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 10684.61 (MB), peak = 20853.00 (MB)
[06/02 14:09:54  14514s] #Start building rc corner(s)...
[06/02 14:09:54  14514s] #Number of RC Corner = 1
[06/02 14:09:54  14514s] #Corner nominal_rc_corner /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 (real) 
[06/02 14:09:54  14514s] #M1 -> M1 (1)
[06/02 14:09:54  14514s] #M2 -> M2 (2)
[06/02 14:09:54  14514s] #M3 -> M3 (3)
[06/02 14:09:54  14514s] #M4 -> M4 (4)
[06/02 14:09:54  14514s] #M5 -> M5 (5)
[06/02 14:09:54  14514s] #M6 -> M6 (6)
[06/02 14:09:54  14514s] #IA -> IA (7)
[06/02 14:09:54  14514s] #IB -> IB (8)
[06/02 14:09:54  14514s] #LB -> LB (9)
[06/02 14:09:54  14514s] #SADV_On
[06/02 14:09:54  14514s] # Corner(s) : 
[06/02 14:09:54  14514s] #nominal_rc_corner [25.00]
[06/02 14:09:55  14514s] # Corner id: 0
[06/02 14:09:55  14514s] # Layout Scale: 0.900000
[06/02 14:09:55  14514s] # Has Metal Fill model: yes
[06/02 14:09:55  14514s] # Temperature was set
[06/02 14:09:55  14514s] # Temperature : 25.000000
[06/02 14:09:55  14514s] # Ref. Temp   : 25.000000
[06/02 14:09:55  14514s] #SADV_Off
[06/02 14:09:55  14514s] #total pattern=165 [9, 450]
[06/02 14:09:55  14514s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/02 14:09:55  14514s] #found CAPMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile
[06/02 14:09:55  14514s] #found RESMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 
[06/02 14:09:55  14514s] #number model r/c [1,1] [9,450] read
[06/02 14:09:55  14514s] #0 rcmodel(s) requires rebuild
[06/02 14:09:55  14514s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 10689.95 (MB), peak = 20853.00 (MB)
[06/02 14:09:56  14515s] #Length limit = 200 pitches
[06/02 14:09:56  14515s] #opt mode = 2
[06/02 14:09:56  14515s] #Start routing data preparation on Wed Jun  2 14:09:56 2021
[06/02 14:09:56  14515s] #
[06/02 14:09:57  14516s] #Found 1 nets which trigger voltage spacing rules.
[06/02 14:09:57  14516s] #Minimum voltage of a net in the design = 0.000.
[06/02 14:09:57  14516s] #Maximum voltage of a net in the design = 1.800.
[06/02 14:09:57  14516s] #Voltage range [0.000 - 1.000] has 130660 nets.
[06/02 14:09:57  14516s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/02 14:09:57  14516s] #Voltage range [1.000 - 1.000] has 2 nets.
[06/02 14:09:57  14516s] #Voltage range [1.800 - 1.800] has 1 net.
[06/02 14:09:59  14518s] #Regenerating Ggrids automatically.
[06/02 14:09:59  14518s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
[06/02 14:09:59  14518s] #Using automatically generated G-grids.
[06/02 14:10:00  14519s] #Done routing data preparation.
[06/02 14:10:00  14519s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 10683.60 (MB), peak = 20853.00 (MB)
[06/02 14:10:00  14519s] #Start routing data preparation on Wed Jun  2 14:10:00 2021
[06/02 14:10:00  14519s] #
[06/02 14:10:01  14520s] #Found 1 nets which trigger voltage spacing rules.
[06/02 14:10:01  14520s] #Minimum voltage of a net in the design = 0.000.
[06/02 14:10:01  14520s] #Maximum voltage of a net in the design = 1.800.
[06/02 14:10:01  14520s] #Voltage range [0.000 - 1.000] has 130660 nets.
[06/02 14:10:01  14520s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/02 14:10:01  14520s] #Voltage range [1.000 - 1.000] has 2 nets.
[06/02 14:10:01  14520s] #Voltage range [1.800 - 1.800] has 1 net.
[06/02 14:10:03  14522s] #Regenerating Ggrids automatically.
[06/02 14:10:03  14522s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
[06/02 14:10:03  14522s] #Using automatically generated G-grids.
[06/02 14:10:03  14522s] #Done routing data preparation.
[06/02 14:10:03  14522s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 10688.66 (MB), peak = 20853.00 (MB)
[06/02 14:10:04  14524s] #Init Design Signature = 1210497809
[06/02 14:10:04  14524s] #Start generate extraction boxes.
[06/02 14:10:04  14524s] #
[06/02 14:10:04  14524s] #Extract using 30 x 30 Hboxes
[06/02 14:10:04  14524s] #323x323 initial hboxes
[06/02 14:10:04  14524s] #Use area based hbox pruning.
[06/02 14:10:04  14524s] #0/0 hboxes pruned.
[06/02 14:10:05  14524s] #363/1000 hboxes pruned.
[06/02 14:10:05  14524s] #750/2000 hboxes pruned.
[06/02 14:10:05  14524s] #1024/3000 hboxes pruned.
[06/02 14:10:05  14524s] #1262/4000 hboxes pruned.
[06/02 14:10:05  14524s] #1420/5000 hboxes pruned.
[06/02 14:10:05  14524s] #1569/6000 hboxes pruned.
[06/02 14:10:05  14524s] #1703/7000 hboxes pruned.
[06/02 14:10:05  14524s] #1883/8000 hboxes pruned.
[06/02 14:10:05  14524s] #2070/9000 hboxes pruned.
[06/02 14:10:05  14524s] #2328/10000 hboxes pruned.
[06/02 14:10:05  14524s] #2590/11000 hboxes pruned.
[06/02 14:10:05  14524s] #2874/12000 hboxes pruned.
[06/02 14:10:05  14524s] #3135/13000 hboxes pruned.
[06/02 14:10:05  14524s] #3530/14000 hboxes pruned.
[06/02 14:10:05  14524s] #3907/15000 hboxes pruned.
[06/02 14:10:05  14524s] #3990/16000 hboxes pruned.
[06/02 14:10:05  14524s] #4296/17000 hboxes pruned.
[06/02 14:10:05  14524s] #4796/18000 hboxes pruned.
[06/02 14:10:05  14524s] #5295/19000 hboxes pruned.
[06/02 14:10:05  14524s] #5624/20000 hboxes pruned.
[06/02 14:10:05  14524s] #5829/21000 hboxes pruned.
[06/02 14:10:05  14524s] #6203/22000 hboxes pruned.
[06/02 14:10:05  14524s] #6583/23000 hboxes pruned.
[06/02 14:10:05  14525s] #7123/24000 hboxes pruned.
[06/02 14:10:05  14525s] #7515/25000 hboxes pruned.
[06/02 14:10:05  14525s] #7844/26000 hboxes pruned.
[06/02 14:10:05  14525s] #8126/27000 hboxes pruned.
[06/02 14:10:05  14525s] #8496/28000 hboxes pruned.
[06/02 14:10:06  14525s] #8769/29000 hboxes pruned.
[06/02 14:10:06  14525s] #9017/30000 hboxes pruned.
[06/02 14:10:06  14525s] #9196/31000 hboxes pruned.
[06/02 14:10:06  14525s] #9339/32000 hboxes pruned.
[06/02 14:10:06  14525s] #9485/33000 hboxes pruned.
[06/02 14:10:06  14525s] #9611/34000 hboxes pruned.
[06/02 14:10:06  14525s] #9801/35000 hboxes pruned.
[06/02 14:10:06  14525s] #10025/36000 hboxes pruned.
[06/02 14:10:06  14525s] #10292/37000 hboxes pruned.
[06/02 14:10:06  14525s] #10577/38000 hboxes pruned.
[06/02 14:10:06  14525s] #10819/39000 hboxes pruned.
[06/02 14:10:06  14525s] #11159/40000 hboxes pruned.
[06/02 14:10:06  14525s] #11481/41000 hboxes pruned.
[06/02 14:10:06  14525s] #11681/42000 hboxes pruned.
[06/02 14:10:06  14525s] #12001/43000 hboxes pruned.
[06/02 14:10:06  14525s] #12460/44000 hboxes pruned.
[06/02 14:10:06  14525s] #12936/45000 hboxes pruned.
[06/02 14:10:06  14525s] #13351/46000 hboxes pruned.
[06/02 14:10:06  14525s] #13706/47000 hboxes pruned.
[06/02 14:10:06  14525s] #14101/48000 hboxes pruned.
[06/02 14:10:06  14525s] #14490/49000 hboxes pruned.
[06/02 14:10:06  14525s] #15057/50000 hboxes pruned.
[06/02 14:10:06  14525s] #15458/51000 hboxes pruned.
[06/02 14:10:06  14525s] #15949/52000 hboxes pruned.
[06/02 14:10:06  14525s] #16186/53000 hboxes pruned.
[06/02 14:10:06  14526s] #16497/54000 hboxes pruned.
[06/02 14:10:06  14526s] #16753/55000 hboxes pruned.
[06/02 14:10:06  14526s] #16960/56000 hboxes pruned.
[06/02 14:10:06  14526s] #17074/57000 hboxes pruned.
[06/02 14:10:07  14526s] #17190/58000 hboxes pruned.
[06/02 14:10:07  14526s] #17294/59000 hboxes pruned.
[06/02 14:10:07  14526s] #17469/60000 hboxes pruned.
[06/02 14:10:07  14526s] #17650/61000 hboxes pruned.
[06/02 14:10:07  14526s] #17885/62000 hboxes pruned.
[06/02 14:10:07  14526s] #18128/63000 hboxes pruned.
[06/02 14:10:07  14526s] #18355/64000 hboxes pruned.
[06/02 14:10:07  14526s] #18603/65000 hboxes pruned.
[06/02 14:10:07  14526s] #19023/66000 hboxes pruned.
[06/02 14:10:07  14526s] #19342/67000 hboxes pruned.
[06/02 14:10:07  14526s] #19428/68000 hboxes pruned.
[06/02 14:10:07  14526s] #19807/69000 hboxes pruned.
[06/02 14:10:07  14526s] #20318/70000 hboxes pruned.
[06/02 14:10:07  14526s] #20759/71000 hboxes pruned.
[06/02 14:10:07  14526s] #21119/72000 hboxes pruned.
[06/02 14:10:07  14526s] #21274/73000 hboxes pruned.
[06/02 14:10:07  14526s] #21648/74000 hboxes pruned.
[06/02 14:10:07  14526s] #22050/75000 hboxes pruned.
[06/02 14:10:07  14526s] #22578/76000 hboxes pruned.
[06/02 14:10:07  14526s] #22919/77000 hboxes pruned.
[06/02 14:10:07  14526s] #23216/78000 hboxes pruned.
[06/02 14:10:07  14526s] #23505/79000 hboxes pruned.
[06/02 14:10:07  14526s] #23814/80000 hboxes pruned.
[06/02 14:10:07  14526s] #24054/81000 hboxes pruned.
[06/02 14:10:07  14526s] #24260/82000 hboxes pruned.
[06/02 14:10:07  14527s] #24398/83000 hboxes pruned.
[06/02 14:10:07  14527s] #24512/84000 hboxes pruned.
[06/02 14:10:07  14527s] #24616/85000 hboxes pruned.
[06/02 14:10:07  14527s] #24732/86000 hboxes pruned.
[06/02 14:10:08  14527s] #24932/87000 hboxes pruned.
[06/02 14:10:08  14527s] #25129/88000 hboxes pruned.
[06/02 14:10:08  14527s] #25380/89000 hboxes pruned.
[06/02 14:10:08  14527s] #25615/90000 hboxes pruned.
[06/02 14:10:08  14527s] #25841/91000 hboxes pruned.
[06/02 14:10:08  14527s] #26235/92000 hboxes pruned.
[06/02 14:10:08  14527s] #26496/93000 hboxes pruned.
[06/02 14:10:08  14527s] #26706/94000 hboxes pruned.
[06/02 14:10:08  14527s] #27075/95000 hboxes pruned.
[06/02 14:10:08  14527s] #27555/96000 hboxes pruned.
[06/02 14:10:08  14527s] #28042/97000 hboxes pruned.
[06/02 14:10:08  14527s] #28387/98000 hboxes pruned.
[06/02 14:10:08  14527s] #28712/99000 hboxes pruned.
[06/02 14:10:08  14527s] #29080/100000 hboxes pruned.
[06/02 14:10:08  14527s] #29525/101000 hboxes pruned.
[06/02 14:10:08  14527s] #30048/102000 hboxes pruned.
[06/02 14:10:08  14527s] #30390/103000 hboxes pruned.
[06/02 14:10:08  14527s] #Complete generating extraction boxes.
[06/02 14:10:08  14528s] #Extract 73004 hboxes with single thread on machine with  Core_i7 3.60GHz 8192KB Cache 4CPU...
[06/02 14:10:08  14528s] #Process 0 special clock nets for rc extraction
[06/02 14:10:08  14528s] #0 temporary NDR added
[06/02 14:10:11  14530s] #Total 77465 nets were built. 560842 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/02 14:46:43  16724s] #Run Statistics for Extraction:
[06/02 14:46:43  16724s] #   Cpu time = 00:36:36, elapsed time = 00:36:35 .
[06/02 14:46:43  16724s] #   Increased memory =   438.19 (MB), total memory = 11229.48 (MB), peak memory = 20853.00 (MB)
[06/02 14:46:49  16729s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 11207.24 (MB), peak = 20853.00 (MB)
[06/02 14:46:49  16730s] #RC Statistics: 1172165 Res, 950267 Ground Cap, 610248 XCap (Edge to Edge)
[06/02 14:46:50  16730s] #RC V/H edge ratio: 0.91, Avg V/H Edge Length: 13507.74 (919748), Avg L-Edge Length: 5363.01 (239330)
[06/02 14:46:50  16730s] #Start writing rcdb into /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d
[06/02 14:46:53  16733s] #Finish writing rcdb with 1250636 nodes, 1173171 edges, and 1362916 xcaps
[06/02 14:46:53  16733s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 11236.67 (MB), peak = 20853.00 (MB)
[06/02 14:46:53  16733s] Restoring parasitic data from file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d' ...
[06/02 14:46:53  16733s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d' for reading (mem: 14463.223M)
[06/02 14:46:53  16733s] Reading RCDB with compressed RC data.
[06/02 14:46:53  16733s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d' for content verification (mem: 14463.223M)
[06/02 14:46:53  16733s] Reading RCDB with compressed RC data.
[06/02 14:46:53  16733s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d': 0 access done (mem: 14463.223M)
[06/02 14:46:53  16733s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d': 0 access done (mem: 14463.223M)
[06/02 14:46:53  16733s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 14463.223M)
[06/02 14:46:53  16733s] Following multi-corner parasitics specified:
[06/02 14:46:53  16733s] 	/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d (rcdb)
[06/02 14:46:53  16733s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d' for reading (mem: 14463.223M)
[06/02 14:46:53  16733s] Reading RCDB with compressed RC data.
[06/02 14:46:53  16733s] 		Cell swerv_wrapper has rcdb /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d specified
[06/02 14:46:53  16733s] Cell swerv_wrapper, hinst 
[06/02 14:46:53  16733s] processing rcdb (/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d) for hinst (top) of cell (swerv_wrapper);
[06/02 14:46:54  16734s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_TiByw0.rcdb.d': 0 access done (mem: 14463.223M)
[06/02 14:46:54  16734s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=14431.223M)
[06/02 14:46:54  16734s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_xHqs2V.rcdb.d/swerv_wrapper.rcdb.d' for reading (mem: 14431.223M)
[06/02 14:46:54  16734s] Reading RCDB with compressed RC data.
[06/02 14:46:54  16735s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_xHqs2V.rcdb.d/swerv_wrapper.rcdb.d': 0 access done (mem: 14431.223M)
[06/02 14:46:54  16735s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=14431.223M)
[06/02 14:46:54  16735s] Done read_parasitics... (cpu: 0:00:01.8 real: 0:00:01.0 mem: 14431.223M)
[06/02 14:46:54  16735s] #
[06/02 14:46:54  16735s] #Restore RCDB.
[06/02 14:46:54  16735s] #
[06/02 14:46:54  16735s] #Complete tQuantus RC extraction.
[06/02 14:46:54  16735s] #Cpu time = 00:37:03
[06/02 14:46:54  16735s] #Elapsed time = 00:37:01
[06/02 14:46:54  16735s] #Increased memory = 534.18 (MB)
[06/02 14:46:54  16735s] #Total memory = 11186.87 (MB)
[06/02 14:46:54  16735s] #Peak memory = 20853.00 (MB)
[06/02 14:46:54  16735s] #
[06/02 14:46:54  16735s] #560842 inserted nodes are removed
[06/02 14:46:55  16736s] #Final Design Signature = 1210497809
[06/02 14:46:59  16740s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_xHqs2V.rcdb.d/swerv_wrapper.rcdb.d' for reading (mem: 14205.219M)
[06/02 14:46:59  16740s] Reading RCDB with compressed RC data.
[06/02 14:46:59  16740s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14207.2M)
[06/02 14:46:59  16740s] Start AAE Lib Loading. (MEM=14207.2)
[06/02 14:46:59  16740s] End AAE Lib Loading. (MEM=14226.3 CPU=0:00:00.0 Real=0:00:00.0)
[06/02 14:46:59  16740s] End AAE Lib Interpolated Model. (MEM=14226.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 14:46:59  16740s] **INFO: Starting Blocking QThread with 1 CPU
[06/02 14:46:59  16740s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/02 14:46:59  16740s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[06/02 14:46:59  16740s] Starting delay calculation for Hold views
[06/02 14:46:59  16740s] #################################################################################
[06/02 14:46:59  16740s] # Design Stage: PostRoute
[06/02 14:46:59  16740s] # Design Name: swerv_wrapper
[06/02 14:46:59  16740s] # Design Mode: 28nm
[06/02 14:46:59  16740s] # Analysis Mode: MMMC OCV 
[06/02 14:46:59  16740s] # Parasitics Mode: SPEF/RCDB
[06/02 14:46:59  16740s] # Signoff Settings: SI Off 
[06/02 14:46:59  16740s] #################################################################################
[06/02 14:46:59  16740s] AAE_INFO: 1 threads acquired from CTE.
[06/02 14:46:59  16740s] Calculate late delays in OCV mode...
[06/02 14:46:59  16740s] Calculate early delays in OCV mode...
[06/02 14:46:59  16740s] Topological Sorting (REAL = 0:00:00.0, MEM = 11.9M, InitMEM = 0.3M)
[06/02 14:46:59  16740s] Start delay calculation (fullDC) (1 T). (MEM=11.8516)
[06/02 14:46:59  16740s] End AAE Lib Interpolated Model. (MEM=37.7266 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 14:46:59  16740s] First Iteration Infinite Tw... 
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 14:46:59  16740s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[06/02 14:46:59  16740s] To increase the message display limit, refer to the product command reference manual.
[06/02 14:46:59  16740s] Total number of fetched objects 108066
[06/02 14:46:59  16740s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[06/02 14:46:59  16740s] End delay calculation. (MEM=0 CPU=0:00:16.0 REAL=0:00:16.0)
[06/02 14:46:59  16740s] End delay calculation (fullDC). (MEM=0 CPU=0:00:17.5 REAL=0:00:18.0)
[06/02 14:46:59  16740s] *** CDM Built up (cpu=0:00:17.8  real=0:00:18.0  mem= 0.0M) ***
[06/02 14:46:59  16740s] *** Done Building Timing Graph (cpu=0:00:19.2 real=0:00:19.0 totSessionCpu=0:00:21.6 mem=0.0M)
[06/02 14:46:59  16740s] Done building cte hold timing graph (HoldAware) cpu=0:00:21.6 real=0:00:22.0 totSessionCpu=0:00:21.6 mem=0.0M ***
[06/02 14:46:59  16740s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[06/02 14:46:59  16740s] *** QThread HoldInit [finish] : cpu/real = 0:00:22.4/0:00:22.4 (1.0), mem = 0.0M
[06/02 14:46:59  16740s] 
[06/02 14:46:59  16740s] =============================================================================================
[06/02 14:46:59  16740s]  Step TAT Report for QThreadWorker #1
[06/02 14:46:59  16740s] =============================================================================================
[06/02 14:46:59  16740s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 14:46:59  16740s] ---------------------------------------------------------------------------------------------
[06/02 14:46:59  16740s] [ TimingUpdate           ]      1   0:00:01.3  (   5.6 % )     0:00:19.2 /  0:00:19.2    1.0
[06/02 14:46:59  16740s] [ FullDelayCalc          ]      1   0:00:17.9  (  80.2 % )     0:00:17.9 /  0:00:18.0    1.0
[06/02 14:46:59  16740s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 14:46:59  16740s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 14:46:59  16740s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 14:46:59  16740s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 14:46:59  16740s] [ MISC                   ]          0:00:03.2  (  14.2 % )     0:00:03.2 /  0:00:03.2    1.0
[06/02 14:46:59  16740s] ---------------------------------------------------------------------------------------------
[06/02 14:46:59  16740s]  QThreadWorker #1 TOTAL             0:00:22.4  ( 100.0 % )     0:00:22.4 /  0:00:22.4    1.0
[06/02 14:46:59  16740s] ---------------------------------------------------------------------------------------------
[06/02 14:46:59  16740s] 
[06/02 14:47:22  16761s]  
_______________________________________________________________________
[06/02 14:47:23  16762s] Starting delay calculation for Setup views
[06/02 14:47:23  16762s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 14:47:23  16762s] Begin IPO call back ...
[06/02 14:47:23  16763s] End IPO call back ...
[06/02 14:47:23  16763s] #################################################################################
[06/02 14:47:23  16763s] # Design Stage: PostRoute
[06/02 14:47:23  16763s] # Design Name: swerv_wrapper
[06/02 14:47:23  16763s] # Design Mode: 28nm
[06/02 14:47:23  16763s] # Analysis Mode: MMMC OCV 
[06/02 14:47:23  16763s] # Parasitics Mode: SPEF/RCDB
[06/02 14:47:23  16763s] # Signoff Settings: SI On 
[06/02 14:47:23  16763s] #################################################################################
[06/02 14:47:24  16763s] AAE_INFO: 1 threads acquired from CTE.
[06/02 14:47:24  16764s] Setting infinite Tws ...
[06/02 14:47:24  16764s] First Iteration Infinite Tw... 
[06/02 14:47:24  16764s] Calculate early delays in OCV mode...
[06/02 14:47:24  16764s] Calculate late delays in OCV mode...
[06/02 14:47:24  16764s] Topological Sorting (REAL = 0:00:00.0, MEM = 14256.9M, InitMEM = 14245.4M)
[06/02 14:47:24  16764s] Start delay calculation (fullDC) (1 T). (MEM=14256.9)
[06/02 14:47:25  16764s] End AAE Lib Interpolated Model. (MEM=14274.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[38], driver swerv/lsu/g119573/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[38] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[36] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[36], driver swerv/lsu/g119610/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[36] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[35], driver swerv/lsu/g119611/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[35] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[34], driver swerv/lsu/g119570/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[34] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[33], driver swerv/lsu/g119571/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[33] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[3].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[32], driver swerv/lsu/g119572/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[1].dccm_bank_i_mem/D[32] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[7].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[6].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (IMPMSMV-1810):	Net dccm_wr_data[31], driver swerv/lsu/FE_OFC4285_dccm_wr_data_31/Z voltage 0.95 does not match receiver mem/Gen_dccm_enable.dccm_mem_bank[5].dccm_bank_i_mem/D[31] voltage 0.9.
[06/02 14:47:26  16765s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[06/02 14:47:26  16765s] To increase the message display limit, refer to the product command reference manual.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31179' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31178' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31177' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31176' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31175' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31174' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31173' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31186' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31185' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31184' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31183' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31182' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31181' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31180' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31187' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31188' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31189' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31145' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31144' has no receivers. SI analysis is not performed.
[06/02 14:47:26  16766s] **WARN: (IMPESI-3095):	Net: 'UNCONNECTED31143' has no receivers. SI analysis is not performed.
[06/02 14:48:03  16802s] Total number of fetched objects 108066
[06/02 14:48:03  16802s] AAE_INFO-618: Total number of nets in the design is 130666,  79.6 percent of the nets selected for SI analysis
[06/02 14:48:03  16803s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/02 14:48:03  16803s] End delay calculation. (MEM=14346.9 CPU=0:00:37.5 REAL=0:00:37.0)
[06/02 14:48:03  16803s] End delay calculation (fullDC). (MEM=14319.8 CPU=0:00:39.1 REAL=0:00:39.0)
[06/02 14:48:03  16803s] *** CDM Built up (cpu=0:00:39.9  real=0:00:40.0  mem= 14319.8M) ***
[06/02 14:48:05  16804s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14319.8M)
[06/02 14:48:05  16804s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 14:48:05  16805s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 14319.8M)
[06/02 14:48:05  16805s] 
[06/02 14:48:05  16805s] Executing IPO callback for view pruning ..
[06/02 14:48:05  16805s] Starting SI iteration 2
[06/02 14:48:06  16805s] Calculate early delays in OCV mode...
[06/02 14:48:06  16805s] Calculate late delays in OCV mode...
[06/02 14:48:06  16805s] Start delay calculation (fullDC) (1 T). (MEM=14259)
[06/02 14:48:06  16805s] End AAE Lib Interpolated Model. (MEM=14259 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 14:49:17  16877s] Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Skipped = 0. 
[06/02 14:49:17  16877s] Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Analyzed = 108066. 
[06/02 14:49:17  16877s] Total number of fetched objects 108066
[06/02 14:49:17  16877s] AAE_INFO-618: Total number of nets in the design is 130666,  25.9 percent of the nets selected for SI analysis
[06/02 14:49:17  16877s] End delay calculation. (MEM=15125.3 CPU=0:01:11 REAL=0:01:11)
[06/02 14:49:17  16877s] End delay calculation (fullDC). (MEM=15125.3 CPU=0:01:12 REAL=0:01:11)
[06/02 14:49:17  16877s] *** CDM Built up (cpu=0:01:12  real=0:01:11  mem= 15125.3M) ***
[06/02 14:49:19  16879s] *** Done Building Timing Graph (cpu=0:01:57 real=0:01:56 totSessionCpu=4:41:19 mem=15125.3M)
[06/02 14:49:19  16879s] End AAE Lib Interpolated Model. (MEM=15125.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 14:49:20  16879s] OPERPROF: Starting spInitSiteArr at level 1, MEM:15125.3M
[06/02 14:49:25  16885s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.890, REAL:5.890, MEM:15125.3M
[06/02 14:49:34  16894s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -56.691 |   N/A   |   N/A   | -56.691 |
|           TNS (ns):| -4414.6 |   N/A   |   N/A   | -4414.6 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    412 (412)     |
|   max_tran     |      2 (2)       |   -0.120   |     34 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Total number of glitch violations: 66
------------------------------------------------------------
**optDesign ... cpu = 0:40:46, real = 0:40:45, mem = 10505.3M, totSessionCpu=4:41:34 **
[06/02 14:49:34  16894s] Setting latch borrow mode to budget during optimization.
[06/02 14:49:36  16895s] Info: Done creating the CCOpt slew target map.
[06/02 14:49:36  16895s] Glitch fixing enabled
[06/02 14:49:36  16895s] Running CCOpt-PRO on entire clock network
[06/02 14:49:36  16896s] Net route status summary:
[06/02 14:49:36  16896s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 14:49:36  16896s]   Non-clock: 130664 (unrouted=53199, trialRouted=0, noStatus=0, routed=77465, fixed=0, [crossesIlmBoundary=0, tooFewTerms=51785, (crossesIlmBoundary AND tooFewTerms=0)])
[06/02 14:49:36  16896s] **WARN: (IMPCCOPT-2199):	Aborting ccopt_pro: Not enough clocktree routes routed (0 routed out of 2 total).
[06/02 14:49:36  16896s] ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
[06/02 14:49:36  16896s] **INFO: Start fixing DRV (Mem = 14251.15M) ...
[06/02 14:49:36  16896s] Begin: GigaOpt DRV Optimization
[06/02 14:49:36  16896s] Glitch fixing enabled
[06/02 14:49:36  16896s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[06/02 14:49:36  16896s] Info: 1416 io nets excluded
[06/02 14:49:36  16896s] Info: 2 clock nets excluded from IPO operation.
[06/02 14:49:36  16896s] End AAE Lib Interpolated Model. (MEM=14251.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 14:49:36  16896s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:41:36.5/5:18:22.2 (0.9), mem = 14251.1M
[06/02 14:49:36  16896s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30822.1
[06/02 14:49:36  16896s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 14:49:36  16896s] ### Creating PhyDesignMc. totSessionCpu=4:41:37 mem=14251.1M
[06/02 14:49:36  16896s] OPERPROF: Starting DPlace-Init at level 1, MEM:14251.1M
[06/02 14:49:36  16896s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 14:49:36  16896s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:14251.1M
[06/02 14:49:42  16902s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.760, REAL:5.768, MEM:14251.1M
[06/02 14:49:42  16902s] [CPU] DPlace-Init (cpu=0:00:05.8, real=0:00:06.0, mem=14251.1MB).
[06/02 14:49:42  16902s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.820, REAL:5.827, MEM:14251.1M
[06/02 14:49:59  16919s] ### Creating PhyDesignMc, finished. totSessionCpu=4:41:59 mem=14280.8M
[06/02 14:50:06  16925s] ### Creating LA Mngr. totSessionCpu=4:42:06 mem=19519.6M
[06/02 14:50:07  16926s] ### Creating LA Mngr, finished. totSessionCpu=4:42:07 mem=19535.6M
[06/02 14:52:52  17092s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/02 14:52:52  17092s] 
[06/02 14:52:52  17092s] Creating Lib Analyzer ...
[06/02 14:52:52  17092s] Total number of usable buffers from Lib Analyzer: 26 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/02 14:52:52  17092s] Total number of usable inverters from Lib Analyzer: 27 ( C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_CNIVX16_P4 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P4 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P4 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/02 14:52:52  17092s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/02 14:52:52  17092s] 
[06/02 14:52:53  17093s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:44:53 mem=35832.6M
[06/02 14:52:53  17093s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:44:53 mem=35832.6M
[06/02 14:52:53  17093s] Creating Lib Analyzer, finished. 
[06/02 14:52:55  17095s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[06/02 14:52:55  17095s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:35854.7M
[06/02 14:52:55  17095s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:35854.7M
[06/02 14:52:56  17096s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 14:52:56  17096s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[06/02 14:52:56  17096s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 14:52:56  17096s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/02 14:52:56  17096s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 14:52:57  17097s] Info: violation cost 4340.456543 (cap = 4060.743408, tran = 269.801514, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 9.912049)
[06/02 14:52:58  17098s] |    34|    34|    -7.38|   419|   419|    -1.36|     1|     1|     0|     0|    66|    72|   -56.69| -3870.69|       0|       0|       0|   0.05|          |         |
[06/02 14:53:25  17125s] Info: violation cost 4338.893066 (cap = 4060.743408, tran = 269.801514, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 8.348637)
[06/02 14:53:25  17125s] |    34|    34|    -7.38|   419|   419|    -1.36|     1|     1|     0|     0|    44|    45|   -56.69| -3870.72|      31|       0|       3|   0.05| 0:00:27.0| 36182.7M|
[06/02 14:53:27  17127s] Info: violation cost 4338.721191 (cap = 4060.743408, tran = 269.801514, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 8.176906)
[06/02 14:53:27  17127s] |    34|    34|    -7.38|   419|   419|    -1.36|     1|     1|     0|     0|    40|    40|   -56.69| -3870.74|       9|       0|       0|   0.05| 0:00:02.0| 36182.7M|
[06/02 14:53:28  17128s] Info: violation cost 4338.542480 (cap = 4060.743408, tran = 269.801514, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 7.998124)
[06/02 14:53:28  17128s] |    34|    34|    -7.38|   419|   419|    -1.36|     1|     1|     0|     0|    36|    36|   -56.69| -3870.74|       5|       0|       0|   0.05| 0:00:01.0| 36182.7M|
[06/02 14:53:29  17129s] Info: violation cost 4338.532715 (cap = 4060.743408, tran = 269.801514, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 7.988144)
[06/02 14:53:29  17129s] |    34|    34|    -7.38|   419|   419|    -1.36|     1|     1|     0|     0|    35|    35|   -56.69| -3870.74|       1|       0|       0|   0.05| 0:00:01.0| 36182.7M|
[06/02 14:53:29  17129s] Info: violation cost 4098.283691 (cap = 3836.984375, tran = 253.311386, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 7.988144)
[06/02 14:53:29  17129s] |    34|    34|    -7.36|   412|   412|    -1.36|     1|     1|     0|     0|    35|    35|   -56.69| -3870.74|       0|       0|       0|   0.05| 0:00:00.0| 36182.7M|
[06/02 14:53:29  17129s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 14:53:29  17129s] 
[06/02 14:53:29  17129s] ###############################################################################
[06/02 14:53:29  17129s] #
[06/02 14:53:29  17129s] #  Large fanout net report:  
[06/02 14:53:29  17129s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/02 14:53:29  17129s] #     - current density: 0.05
[06/02 14:53:29  17129s] #
[06/02 14:53:29  17129s] #  List of high fanout nets:
[06/02 14:53:29  17129s] #
[06/02 14:53:29  17129s] ###############################################################################
[06/02 14:53:29  17129s] **** Begin NDR-Layer Usage Statistics ****
[06/02 14:53:29  17129s] Layer 3 has 2 constrained nets 
[06/02 14:53:29  17129s] Layer 7 has 19 constrained nets 
[06/02 14:53:29  17129s] **** End NDR-Layer Usage Statistics ****
[06/02 14:53:29  17129s] 
[06/02 14:53:29  17129s] 
[06/02 14:53:29  17129s] =======================================================================
[06/02 14:53:29  17129s]                 Reasons for remaining drv violations
[06/02 14:53:29  17129s] =======================================================================
[06/02 14:53:29  17129s] *info: Total 459 net(s) have violations which can't be fixed by DRV optimization.
[06/02 14:53:29  17129s] 
[06/02 14:53:29  17129s] MultiBuffering failure reasons
[06/02 14:53:29  17129s] ------------------------------------------------
[06/02 14:53:29  17129s] *info:   419 net(s): Could not be fixed because it is multi driver net.
[06/02 14:53:29  17129s] 
[06/02 14:53:29  17129s] 
[06/02 14:53:29  17129s] *** Finish DRV Fixing (cpu=0:00:34.5 real=0:00:34.0 mem=36182.7M) ***
[06/02 14:53:29  17129s] 
[06/02 14:53:29  17129s] Begin: glitch net info
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[0] slk -0.25935 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[1] slk -0.07885 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[2] slk -0.28975 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[3] slk -0.28975 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[4] slk -0.47215 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[5] slk -0.24795 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[7] slk -0.1349 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[8] slk -0.3496 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[10] slk -0.50255 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[11] slk -0.27265 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[12] slk -0.57475 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[14] slk -0.14915 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[15] slk -0.5168 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[16] slk -0.48735 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[17] slk -0.26125 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[18] slk -0.09595 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[19] slk -0.54055 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[20] slk -0.6194 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[21] slk -0.33155 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[22] slk -0.1938 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[23] slk -0.2166 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[24] slk -0.18525 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_araddr[25] slk -0.21945 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_arid[0] slk -0.03325 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_arsize[1] slk -0.0076 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_awid[0] slk -0.028167 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_wdata[31] slk -0.0494 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_wdata[45] slk -0.0874 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_wdata[52] slk -0.06745 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_wdata[54] slk -0.1824 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_dma_axi_wdata[58] slk -0.1634 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_sb_axi_rdata[24] slk -0.054 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet pad_sb_axi_rdata[25] slk -0.02375 siFix 0 extSpace 1 prio 0
[06/02 14:53:29  17129s] glitchNet swerv/dma_ctrl/FE_OFN139233_FE_OFN4738_n_247 slk -0.0111868 siFix 0 extSpace 0 prio 0
[06/02 14:53:29  17129s] glitchNet swerv/dma_ctrl/rdbuf_addr[25] slk -0.00642535 siFix 0 extSpace 0 prio 0
[06/02 14:53:29  17129s] glitch slack range: number of glitch nets
[06/02 14:53:29  17129s] glitch slack < -0.32 : 9
[06/02 14:53:29  17129s] -0.32 < glitch slack < -0.28 : 2
[06/02 14:53:29  17129s] -0.28 < glitch slack < -0.24 : 4
[06/02 14:53:29  17129s] -0.24 < glitch slack < -0.2 : 2
[06/02 14:53:29  17129s] -0.2 < glitch slack < -0.16 : 4
[06/02 14:53:29  17129s] -0.16 < glitch slack < -0.12 : 2
[06/02 14:53:29  17129s] -0.12 < glitch slack < -0.08 : 2
[06/02 14:53:29  17129s] -0.08 < glitch slack < -0.04 : 4
[06/02 14:53:29  17129s] -0.04 < glitch slack : 6
[06/02 14:53:29  17129s] End: glitch net info
[06/02 14:53:32  17132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30822.1
[06/02 14:53:32  17132s] *** DrvOpt [finish] : cpu/real = 0:03:55.7/0:03:55.4 (1.0), totSession cpu/real = 4:45:32.2/5:22:17.5 (0.9), mem = 19227.6M
[06/02 14:53:32  17132s] 
[06/02 14:53:32  17132s] =============================================================================================
[06/02 14:53:32  17132s]  Step TAT Report for DrvOpt #1
[06/02 14:53:32  17132s] =============================================================================================
[06/02 14:53:32  17132s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 14:53:32  17132s] ---------------------------------------------------------------------------------------------
[06/02 14:53:32  17132s] [ OptEval                ]      7   0:00:10.9  (   4.6 % )     0:00:10.9 /  0:00:11.0    1.0
[06/02 14:53:32  17132s] [ IncrTimingUpdate       ]     10   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[06/02 14:53:32  17132s] [ PostCommitDelayCalc    ]     10   0:00:18.7  (   7.9 % )     0:00:18.7 /  0:00:18.7    1.0
[06/02 14:53:32  17132s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[06/02 14:53:32  17132s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[06/02 14:53:32  17132s] [ LibAnalyzerInit        ]      2   0:00:01.7  (   0.7 % )     0:00:01.7 /  0:00:01.7    1.0
[06/02 14:53:32  17132s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[06/02 14:53:32  17132s] [ PlacerInterfaceInit    ]      1   0:00:23.0  (   9.8 % )     0:00:23.0 /  0:00:23.0    1.0
[06/02 14:53:32  17132s] [ RouteCongInterfaceInit ]      1   0:02:45.3  (  70.1 % )     0:02:46.2 /  0:02:46.5    1.0
[06/02 14:53:32  17132s] [ RptGlitchViolation     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/02 14:53:32  17132s] [ MISC                   ]          0:00:15.6  (   6.6 % )     0:00:15.6 /  0:00:15.6    1.0
[06/02 14:53:32  17132s] ---------------------------------------------------------------------------------------------
[06/02 14:53:32  17132s]  DrvOpt #1 TOTAL                    0:03:55.7  ( 100.0 % )     0:03:55.7 /  0:03:56.1    1.0
[06/02 14:53:32  17132s] ---------------------------------------------------------------------------------------------
[06/02 14:53:32  17132s] 
[06/02 14:53:32  17132s] Running refinePlace -preserveRouting true -hardFence false
[06/02 14:53:32  17132s] OPERPROF: Starting RefinePlace2 at level 1, MEM:19227.6M
[06/02 14:53:32  17132s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:19227.6M
[06/02 14:53:32  17132s] OPERPROF:     Starting DPlace-Init at level 3, MEM:19227.6M
[06/02 14:53:32  17132s] #spOpts: N=28 autoPA advPA 
[06/02 14:53:32  17132s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:19227.6M
[06/02 14:53:38  17138s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:5.900, REAL:5.871, MEM:19227.6M
[06/02 14:53:38  17138s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19227.6MB).
[06/02 14:53:38  17138s] OPERPROF:     Finished DPlace-Init at level 3, CPU:5.950, REAL:5.923, MEM:19227.6M
[06/02 14:53:38  17138s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:5.950, REAL:5.923, MEM:19227.6M
[06/02 14:53:38  17138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30822.1
[06/02 14:53:38  17138s] OPERPROF:   Starting RefinePlace at level 2, MEM:19227.6M
[06/02 14:53:38  17138s] *** Starting refinePlace (4:45:38 mem=19227.6M) ***
[06/02 14:53:38  17138s] Total net bbox length = 1.307e+07 (6.373e+06 6.693e+06) (ext = 4.161e+06)
[06/02 14:53:38  17138s] OPERPROF:     Starting CellHaloInit at level 3, MEM:19227.6M
[06/02 14:53:38  17138s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.003, MEM:19227.6M
[06/02 14:53:38  17138s] OPERPROF:     Starting CellHaloInit at level 3, MEM:19227.6M
[06/02 14:53:38  17138s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.003, MEM:19227.6M
[06/02 14:53:38  17138s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:19227.6M
[06/02 14:53:38  17138s] Starting refinePlace ...
[06/02 14:53:42  17143s]   Spread Effort: high, post-route mode, useDDP on.
[06/02 14:53:42  17143s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.0, real=0:00:04.0, mem=19232.7MB) @(4:45:39 - 4:45:43).
[06/02 14:53:42  17143s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 14:53:42  17143s] wireLenOptFixPriorityInst 0 inst fixed
[06/02 14:53:43  17143s] 
[06/02 14:53:43  17143s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 14:53:45  17145s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 14:53:45  17145s] [CPU] RefinePlace/Legalization (cpu=0:00:02.8, real=0:00:03.0, mem=19232.7MB) @(4:45:43 - 4:45:46).
[06/02 14:53:45  17145s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 14:53:45  17145s] 	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 19232.7MB
[06/02 14:53:45  17145s] Statistics of distance of Instance movement in refine placement:
[06/02 14:53:45  17145s]   maximum (X+Y) =         0.00 um
[06/02 14:53:45  17145s]   mean    (X+Y) =         0.00 um
[06/02 14:53:45  17145s] Summary Report:
[06/02 14:53:45  17145s] Instances move: 0 (out of 74260 movable)
[06/02 14:53:45  17145s] Instances flipped: 0
[06/02 14:53:45  17145s] Mean displacement: 0.00 um
[06/02 14:53:45  17145s] Max displacement: 0.00 um 
[06/02 14:53:45  17145s] Total instances moved : 0
[06/02 14:53:45  17145s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.870, REAL:6.867, MEM:19232.7M
[06/02 14:53:45  17145s] Total net bbox length = 1.307e+07 (6.373e+06 6.693e+06) (ext = 4.161e+06)
[06/02 14:53:45  17145s] Runtime: CPU: 0:00:07.7 REAL: 0:00:07.0 MEM: 19232.7MB
[06/02 14:53:45  17145s] [CPU] RefinePlace/total (cpu=0:00:07.7, real=0:00:07.0, mem=19232.7MB) @(4:45:38 - 4:45:46).
[06/02 14:53:45  17145s] *** Finished refinePlace (4:45:46 mem=19232.7M) ***
[06/02 14:53:45  17145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30822.1
[06/02 14:53:45  17145s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.680, REAL:7.685, MEM:19232.7M
[06/02 14:53:47  17147s] OPERPROF: Finished RefinePlace2 at level 1, CPU:15.080, REAL:15.050, MEM:19232.7M
[06/02 14:53:47  17147s] End: GigaOpt DRV Optimization
[06/02 14:53:47  17147s] **optDesign ... cpu = 0:44:59, real = 0:44:58, mem = 15073.6M, totSessionCpu=4:45:47 **
[06/02 14:53:47  17147s] *info:
[06/02 14:53:47  17147s] **INFO: Completed fixing DRV (CPU Time = 0:04:11, Mem = 19191.70M).
[06/02 14:53:47  17147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:19191.7M
[06/02 14:53:53  17153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.820, REAL:5.812, MEM:19191.7M
[06/02 14:54:01  17161s] 
------------------------------------------------------------
     SI Timing Summary (cpu=4.19min real=4.18min mem=19191.7M)                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -56.691 |   N/A   |   N/A   | -56.691 |
|           TNS (ns):| -4414.6 |   N/A   |   N/A   | -4414.6 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    412 (412)     |
|   max_tran     |      2 (2)       |   -0.120   |     34 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Total number of glitch violations: 35
------------------------------------------------------------
**optDesign ... cpu = 0:45:13, real = 0:45:12, mem = 15056.4M, totSessionCpu=4:46:02 **
[06/02 14:54:02  17162s]   DRV Snapshot: (REF)
[06/02 14:54:02  17162s]          Tran DRV: 2
[06/02 14:54:02  17162s]           Cap DRV: 412
[06/02 14:54:02  17162s]        Fanout DRV: 0
[06/02 14:54:02  17162s]            Glitch: 34
[06/02 14:54:02  17162s] *** Timing NOT met, worst failing slack is -56.691
[06/02 14:54:02  17162s] *** Check timing (0:00:00.0)
[06/02 14:54:02  17162s] Deleting Lib Analyzer.
[06/02 14:54:02  17162s] Begin: GigaOpt Optimization in WNS mode
[06/02 14:54:02  17162s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[06/02 14:54:02  17162s] Info: 1416 io nets excluded
[06/02 14:54:03  17163s] Info: 2 clock nets excluded from IPO operation.
[06/02 14:54:03  17163s] End AAE Lib Interpolated Model. (MEM=19182.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 14:54:03  17163s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:46:03.3/5:22:48.6 (0.9), mem = 19182.2M
[06/02 14:54:03  17163s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30822.2
[06/02 14:54:03  17163s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 14:54:03  17163s] ### Creating PhyDesignMc. totSessionCpu=4:46:03 mem=19182.2M
[06/02 14:54:03  17163s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/02 14:54:03  17163s] OPERPROF: Starting DPlace-Init at level 1, MEM:19182.2M
[06/02 14:54:03  17163s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 14:54:03  17163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19182.2M
[06/02 14:54:09  17169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.890, REAL:5.866, MEM:19182.2M
[06/02 14:54:09  17169s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19182.2MB).
[06/02 14:54:09  17169s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.940, REAL:5.922, MEM:19182.2M
[06/02 14:54:26  17186s] ### Creating PhyDesignMc, finished. totSessionCpu=4:46:26 mem=19203.7M
[06/02 14:57:09  17349s] 
[06/02 14:57:09  17349s] Creating Lib Analyzer ...
[06/02 14:57:09  17349s] Total number of usable buffers from Lib Analyzer: 26 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/02 14:57:09  17349s] Total number of usable inverters from Lib Analyzer: 27 ( C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_CNIVX16_P4 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P4 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P4 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/02 14:57:09  17349s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/02 14:57:09  17349s] 
[06/02 14:57:10  17350s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:49:11 mem=35838.7M
[06/02 14:57:10  17350s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:49:11 mem=35838.7M
[06/02 14:57:10  17350s] Creating Lib Analyzer, finished. 
[06/02 14:57:14  17355s] *info: 1416 io nets excluded
[06/02 14:57:14  17355s] *info: 2 clock nets excluded
[06/02 14:57:14  17355s] *info: 6 special nets excluded.
[06/02 14:57:14  17355s] *info: 1311 multi-driver nets excluded.
[06/02 14:57:14  17355s] *info: 27543 no-driver nets excluded.
[06/02 14:57:17  17358s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.30822.1
[06/02 14:57:17  17358s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/02 14:57:17  17358s] PathGroup :  reg2reg  TargetSlack : 0 
[06/02 14:57:18  17358s] ** GigaOpt Optimizer WNS Slack -56.691 TNS Slack -3870.736 Density 0.05
[06/02 14:57:18  17358s] Optimizer WNS Pass 0
[06/02 14:57:18  17358s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -56.691 TNS -3870.736; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.691 TNS -3870.736
[06/02 14:57:18  17358s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:35912.8M
[06/02 14:57:18  17358s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:35912.8M
[06/02 14:57:19  17360s] Active Path Group: default 
[06/02 14:57:19  17360s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 14:57:19  17360s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/02 14:57:19  17360s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 14:57:19  17360s] | -56.691|  -56.691|-3870.736|-3870.736|     0.05%|   0:00:00.0|35930.8M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:19  17360s] | -56.673|  -56.673|-3869.828|-3869.828|     0.05%|   0:00:00.0|35970.0M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:22  17362s] | -56.665|  -56.665|-3869.140|-3869.140|     0.05%|   0:00:03.0|36004.6M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:22  17362s] | -56.656|  -56.656|-3868.819|-3868.819|     0.05%|   0:00:00.0|36004.6M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:22  17362s] | -56.652|  -56.652|-3868.664|-3868.664|     0.05%|   0:00:00.0|36004.6M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:22  17363s] | -56.643|  -56.643|-3870.125|-3870.125|     0.05%|   0:00:00.0|36004.6M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:22  17363s] | -56.630|  -56.630|-3869.521|-3869.521|     0.05%|   0:00:00.0|36004.6M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:23  17364s] | -56.625|  -56.625|-3869.505|-3869.505|     0.05%|   0:00:01.0|36025.7M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:23  17364s] | -56.619|  -56.619|-3869.475|-3869.475|     0.05%|   0:00:00.0|36025.7M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:24  17365s] | -56.618|  -56.618|-3869.461|-3869.461|     0.05%|   0:00:01.0|36078.9M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:26  17366s] | -56.616|  -56.616|-3869.445|-3869.445|     0.05%|   0:00:02.0|36078.9M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:26  17366s] | -56.611|  -56.611|-3869.363|-3869.363|     0.05%|   0:00:00.0|36078.9M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:26  17367s] | -56.608|  -56.608|-3869.360|-3869.360|     0.05%|   0:00:00.0|36078.9M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:28  17369s] | -56.604|  -56.604|-3869.284|-3869.284|     0.05%|   0:00:02.0|36174.3M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:29  17369s] | -56.598|  -56.598|-3869.216|-3869.216|     0.05%|   0:00:01.0|36174.3M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:29  17370s] | -56.596|  -56.596|-3869.650|-3869.650|     0.05%|   0:00:00.0|36174.3M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:29  17370s] Starting generalSmallTnsOpt
[06/02 14:57:29  17370s] Ending generalSmallTnsOpt End
[06/02 14:57:29  17370s] | -56.596|  -56.596|-3869.650|-3869.650|     0.05%|   0:00:00.0|36174.3M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 14:57:29  17370s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 14:57:29  17370s] 
[06/02 14:57:29  17370s] *** Finish Core Optimize Step (cpu=0:00:10.3 real=0:00:10.0 mem=36174.3M) ***
[06/02 14:57:30  17370s] 
[06/02 14:57:30  17370s] *** Finished Optimize Step Cumulative (cpu=0:00:10.4 real=0:00:11.0 mem=36174.3M) ***
[06/02 14:57:30  17370s] OptDebug: End of Optimizer WNS Pass 0: default* WNS -56.596 TNS -3869.650; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.596 TNS -3869.650
[06/02 14:57:30  17370s] ** GigaOpt Optimizer WNS Slack -56.596 TNS Slack -3869.650 Density 0.05
[06/02 14:57:30  17370s] Update Timing Windows (Threshold 0.010) ...
[06/02 14:57:30  17370s] Re Calculate Delays on 1 Nets
[06/02 14:57:30  17370s] **** Begin NDR-Layer Usage Statistics ****
[06/02 14:57:30  17370s] Layer 3 has 2 constrained nets 
[06/02 14:57:30  17370s] Layer 7 has 17 constrained nets 
[06/02 14:57:30  17370s] **** End NDR-Layer Usage Statistics ****
[06/02 14:57:30  17370s] 
[06/02 14:57:30  17370s] *** Finish Post Route Setup Fixing (cpu=0:00:12.2 real=0:00:13.0 mem=36174.3M) ***
[06/02 14:57:30  17370s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.30822.1
[06/02 14:57:32  17372s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30822.2
[06/02 14:57:32  17372s] *** SetupOpt [finish] : cpu/real = 0:03:29.7/0:03:29.3 (1.0), totSession cpu/real = 4:49:33.0/5:26:17.9 (0.9), mem = 22193.2M
[06/02 14:57:32  17372s] 
[06/02 14:57:32  17372s] =============================================================================================
[06/02 14:57:32  17372s]  Step TAT Report for WnsOpt #1
[06/02 14:57:32  17372s] =============================================================================================
[06/02 14:57:32  17372s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 14:57:32  17372s] ---------------------------------------------------------------------------------------------
[06/02 14:57:32  17372s] [ OptEval                ]     21   0:00:07.5  (   3.6 % )     0:00:07.5 /  0:00:07.4    1.0
[06/02 14:57:32  17372s] [ IncrTimingUpdate       ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[06/02 14:57:32  17372s] [ PostCommitDelayCalc    ]     22   0:00:02.7  (   1.3 % )     0:00:02.7 /  0:00:02.7    1.0
[06/02 14:57:32  17372s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 14:57:32  17372s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[06/02 14:57:32  17372s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 14:57:32  17372s] [ PlacerInterfaceInit    ]      1   0:00:23.2  (  11.1 % )     0:00:23.2 /  0:00:23.2    1.0
[06/02 14:57:32  17372s] [ RouteCongInterfaceInit ]      1   0:02:43.0  (  77.9 % )     0:02:43.0 /  0:02:43.4    1.0
[06/02 14:57:32  17372s] [ MISC                   ]          0:00:11.8  (   5.7 % )     0:00:11.8 /  0:00:11.9    1.0
[06/02 14:57:32  17372s] ---------------------------------------------------------------------------------------------
[06/02 14:57:32  17372s]  WnsOpt #1 TOTAL                    0:03:29.3  ( 100.0 % )     0:03:29.3 /  0:03:29.7    1.0
[06/02 14:57:32  17372s] ---------------------------------------------------------------------------------------------
[06/02 14:57:32  17372s] 
[06/02 14:57:32  17372s] Running refinePlace -preserveRouting true -hardFence false
[06/02 14:57:32  17372s] OPERPROF: Starting RefinePlace2 at level 1, MEM:22193.2M
[06/02 14:57:32  17372s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:22193.2M
[06/02 14:57:32  17372s] OPERPROF:     Starting DPlace-Init at level 3, MEM:22193.2M
[06/02 14:57:32  17372s] #spOpts: N=28 autoPA advPA 
[06/02 14:57:32  17373s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:22193.2M
[06/02 14:57:38  17378s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:5.840, REAL:5.790, MEM:22193.2M
[06/02 14:57:38  17378s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=22193.2MB).
[06/02 14:57:38  17378s] OPERPROF:     Finished DPlace-Init at level 3, CPU:5.890, REAL:5.846, MEM:22193.2M
[06/02 14:57:38  17378s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:5.890, REAL:5.846, MEM:22193.2M
[06/02 14:57:38  17378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30822.2
[06/02 14:57:38  17378s] OPERPROF:   Starting RefinePlace at level 2, MEM:22193.2M
[06/02 14:57:38  17378s] *** Starting refinePlace (4:49:39 mem=22193.2M) ***
[06/02 14:57:38  17378s] Total net bbox length = 1.307e+07 (6.373e+06 6.693e+06) (ext = 4.161e+06)
[06/02 14:57:39  17379s] OPERPROF:     Starting CellHaloInit at level 3, MEM:22193.2M
[06/02 14:57:39  17379s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.003, MEM:22193.2M
[06/02 14:57:39  17379s] OPERPROF:     Starting CellHaloInit at level 3, MEM:22193.2M
[06/02 14:57:39  17379s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.003, MEM:22193.2M
[06/02 14:57:39  17379s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:22193.2M
[06/02 14:57:39  17379s] Starting refinePlace ...
[06/02 14:57:43  17383s]   Spread Effort: high, post-route mode, useDDP on.
[06/02 14:57:43  17383s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.0, real=0:00:04.0, mem=22193.2MB) @(4:49:40 - 4:49:44).
[06/02 14:57:43  17383s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 14:57:43  17383s] wireLenOptFixPriorityInst 0 inst fixed
[06/02 14:57:43  17383s] 
[06/02 14:57:43  17383s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 14:57:46  17386s] Move report: legalization moves 2 insts, mean move: 1.21 um, max move: 1.34 um
[06/02 14:57:46  17386s] 	Max move on inst (swerv/FE_OFC5933_n): (9524.98, 7073.80) --> (9525.12, 7075.00)
[06/02 14:57:46  17386s] [CPU] RefinePlace/Legalization (cpu=0:00:02.8, real=0:00:03.0, mem=22193.2MB) @(4:49:44 - 4:49:47).
[06/02 14:57:46  17386s] Move report: Detail placement moves 2 insts, mean move: 1.21 um, max move: 1.34 um
[06/02 14:57:46  17386s] 	Max move on inst (swerv/FE_OFC5933_n): (9524.98, 7073.80) --> (9525.12, 7075.00)
[06/02 14:57:46  17386s] 	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 22193.2MB
[06/02 14:57:46  17386s] Statistics of distance of Instance movement in refine placement:
[06/02 14:57:46  17386s]   maximum (X+Y) =         1.34 um
[06/02 14:57:46  17386s]   inst (swerv/FE_OFC5933_n) with max move: (9524.98, 7073.8) -> (9525.12, 7075)
[06/02 14:57:46  17386s]   mean    (X+Y) =         1.21 um
[06/02 14:57:46  17386s] Summary Report:
[06/02 14:57:46  17386s] Instances move: 2 (out of 74257 movable)
[06/02 14:57:46  17386s] Instances flipped: 0
[06/02 14:57:46  17386s] Mean displacement: 1.21 um
[06/02 14:57:46  17386s] Max displacement: 1.34 um (Instance: swerv/FE_OFC5933_n) (9524.98, 7073.8) -> (9525.12, 7075)
[06/02 14:57:46  17386s] 	Length: 3 sites, height: 1 rows, site name: CORE12T, cell type: C12T28SOI_LR_BFX8_P0
[06/02 14:57:46  17386s] Total instances moved : 2
[06/02 14:57:46  17386s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.890, REAL:6.894, MEM:22193.2M
[06/02 14:57:46  17386s] Total net bbox length = 1.307e+07 (6.373e+06 6.693e+06) (ext = 4.161e+06)
[06/02 14:57:46  17386s] Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 22193.2MB
[06/02 14:57:46  17386s] [CPU] RefinePlace/total (cpu=0:00:07.7, real=0:00:08.0, mem=22193.2MB) @(4:49:39 - 4:49:47).
[06/02 14:57:46  17386s] *** Finished refinePlace (4:49:47 mem=22193.2M) ***
[06/02 14:57:46  17386s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30822.2
[06/02 14:57:46  17386s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.720, REAL:7.722, MEM:22193.2M
[06/02 14:57:47  17388s] OPERPROF: Finished RefinePlace2 at level 1, CPU:15.050, REAL:15.014, MEM:22193.2M
[06/02 14:57:47  17388s] End: GigaOpt Optimization in WNS mode
[06/02 14:57:47  17388s] Skipping post route harden opt
[06/02 14:57:47  17388s] Deleting Lib Analyzer.
[06/02 14:57:47  17388s] Begin: GigaOpt Optimization in TNS mode
[06/02 14:57:47  17388s] Info: 1416 io nets excluded
[06/02 14:57:48  17388s] Info: 2 clock nets excluded from IPO operation.
[06/02 14:57:48  17388s] End AAE Lib Interpolated Model. (MEM=19333.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 14:57:48  17388s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:49:48.7/5:26:33.6 (0.9), mem = 19333.2M
[06/02 14:57:48  17388s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30822.3
[06/02 14:57:48  17388s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 14:57:48  17388s] ### Creating PhyDesignMc. totSessionCpu=4:49:49 mem=19333.2M
[06/02 14:57:48  17388s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[06/02 14:57:48  17388s] OPERPROF: Starting DPlace-Init at level 1, MEM:19333.2M
[06/02 14:57:48  17388s] #spOpts: N=28 autoPA advPA 
[06/02 14:57:48  17388s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:19333.2M
[06/02 14:57:54  17394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.810, REAL:5.803, MEM:19333.2M
[06/02 14:57:54  17394s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=19333.2MB).
[06/02 14:57:54  17394s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.870, REAL:5.860, MEM:19333.2M
[06/02 14:58:11  17411s] ### Creating PhyDesignMc, finished. totSessionCpu=4:50:12 mem=19360.2M
[06/02 15:00:49  17570s] 
[06/02 15:00:49  17570s] Creating Lib Analyzer ...
[06/02 15:00:49  17570s] Total number of usable buffers from Lib Analyzer: 26 ( C12T28SOI_LR_BFX8_P0 C12T28SOI_LR_BFX6_P0 C12T28SOI_LR_CNBFX7_P4 C12T28SOI_LR_CNBFX7_P0 C12T28SOI_LR_BFX16_P0 C12T28SOI_LR_CNBFX15_P4 C12T28SOI_LR_CNBFX15_P0 C12T28SOI_LR_BFX25_P0 C12T28SOI_LR_BFX21_P0 C12T28SOI_LR_CNBFX22_P0 C12T28SOI_LR_BFX33_P0 C12T28SOI_LR_CNBFX30_P0 C12T28SOI_LR_BFX42_P0 C12T28SOI_LR_CNBFX38_P0 C12T28SOI_LR_BFX50_P0 C12T28SOI_LR_CNBFX44_P0 C12T28SOI_LR_BFX58_P0 C12T28SOI_LR_CNBFX52_P0 C12T28SOI_LR_BFX67_P0 C12T28SOI_LR_CNBFX59_P0 C12T28SOI_LR_BFX75_P0 C12T28SOI_LR_CNBFX70_P0 C12T28SOI_LR_BFX100_P0 C12T28SOI_LR_CNBFX94_P0 C12T28SOI_LR_BFX134_P0 C12T28SOI_LR_CNBFX133_P0)
[06/02 15:00:49  17570s] Total number of usable inverters from Lib Analyzer: 27 ( C12T28SOI_LR_IVX8_P0 C12T28SOI_LR_CNIVX8_P4 C12T28SOI_LR_CNIVX8_P0 C12T28SOI_LR_CNIVX5_P0 C12T28SOI_LR_IVX17_P0 C12T28SOI_LR_IVX13_P0 C12T28SOI_LR_CNIVX16_P4 C12T28SOI_LR_CNIVX16_P0 C12T28SOI_LR_CNIVX23_P4 C12T28SOI_LR_CNIVX23_P0 C12T28SOI_LR_CNIVX31_P4 C12T28SOI_LR_CNIVX31_P0 C12T28SOI_LR_CNIVX39_P4 C12T28SOI_LR_CNIVX39_P0 C12T28SOI_LR_CNIVX47_P4 C12T28SOI_LR_CNIVX47_P0 C12T28SOI_LR_IVX58_P0 C12T28SOI_LR_CNIVX55_P0 C12T28SOI_LR_IVX67_P0 C12T28SOI_LR_CNIVX61_P0 C12T28SOI_LR_IVX75_P0 C12T28SOI_LR_CNIVX70_P0 C12T28SOI_LR_IVX84_P0 C12T28SOI_LR_IVX100_P0 C12T28SOI_LR_CNIVX94_P0 C12T28SOI_LR_IVX134_P0 C12T28SOI_LR_CNIVX133_P0)
[06/02 15:00:49  17570s] Total number of usable delay cells from Lib Analyzer: 20 ( C12T28SOI_LR_DLYHFM4X7_P4 C12T28SOI_LR_DLYHFM4X7_P16 C12T28SOI_LR_DLYHFM4X7_P10 C12T28SOI_LR_DLYHFM4X7_P0 C12T28SOI_LR_DLYHFM4X15_P4 C12T28SOI_LR_DLYHFM4X15_P16 C12T28SOI_LR_DLYHFM4X15_P10 C12T28SOI_LR_DLYHFM4X15_P0 C12T28SOI_LR_DLYHFM8X7_P4 C12T28SOI_LR_DLYHFM8X7_P16 C12T28SOI_LR_DLYHFM8X7_P10 C12T28SOI_LR_DLYHFM8X7_P0 C12T28SOI_LR_DLYHFM8X15_P4 C12T28SOI_LR_DLYHFM8X15_P16 C12T28SOI_LR_DLYHFM8X15_P10 C12T28SOI_LR_DLYHFM8X15_P0 C12T28SOI_LR_DLYHFM8X54_P4 C12T28SOI_LR_DLYHFM8X54_P16 C12T28SOI_LR_DLYHFM8X54_P10 C12T28SOI_LR_DLYHFM8X54_P0)
[06/02 15:00:49  17570s] 
[06/02 15:00:50  17571s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=4:52:51 mem=35883.2M
[06/02 15:00:50  17571s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=4:52:51 mem=35883.2M
[06/02 15:00:50  17571s] Creating Lib Analyzer, finished. 
[06/02 15:00:54  17575s] *info: 1416 io nets excluded
[06/02 15:00:54  17575s] *info: 2 clock nets excluded
[06/02 15:00:54  17575s] *info: 6 special nets excluded.
[06/02 15:00:54  17575s] *info: 1311 multi-driver nets excluded.
[06/02 15:00:54  17575s] *info: 27543 no-driver nets excluded.
[06/02 15:00:57  17578s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.30822.2
[06/02 15:00:57  17578s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/02 15:00:57  17578s] PathGroup :  reg2reg  TargetSlack : 0 
[06/02 15:00:57  17578s] ** GigaOpt Optimizer WNS Slack -56.596 TNS Slack -3869.650 Density 0.05
[06/02 15:00:57  17578s] Optimizer TNS Opt
[06/02 15:00:57  17578s] OptDebug: Start of Optimizer TNS Pass: default* WNS -56.596 TNS -3869.650; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.596 TNS -3869.650
[06/02 15:00:57  17578s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:35918.3M
[06/02 15:00:57  17578s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:35918.3M
[06/02 15:00:59  17580s] Active Path Group: default 
[06/02 15:00:59  17580s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 15:00:59  17580s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View      |Pathgroup|                     End Point                      |
[06/02 15:00:59  17580s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 15:00:59  17580s] | -56.596|  -56.596|-3869.650|-3869.650|     0.05%|   0:00:00.0|35930.3M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 15:01:11  17592s] | -56.566|  -56.566|-3869.469|-3869.469|     0.05%|   0:00:12.0|36298.8M|nominal_analysis_view|  default| swerv/g60867/Z                                     |
[06/02 15:01:12  17593s] | -56.566|  -56.566|-3869.333|-3869.333|     0.05%|   0:00:01.0|36298.8M|nominal_analysis_view|  default| swerv/g60645/Z                                     |
[06/02 15:01:12  17593s] | -56.566|  -56.566|-3869.042|-3869.042|     0.05%|   0:00:00.0|36298.8M|nominal_analysis_view|  default| swerv/g60645/Z                                     |
[06/02 15:01:14  17595s] | -56.566|  -56.566|-3869.042|-3869.042|     0.05%|   0:00:02.0|36298.8M|nominal_analysis_view|  default| swerv/g60647/Z                                     |
[06/02 15:01:14  17595s] | -56.565|  -56.565|-3868.631|-3868.631|     0.05%|   0:00:00.0|36298.8M|nominal_analysis_view|  default| swerv/g60613/Z                                     |
[06/02 15:01:14  17595s] | -56.565|  -56.565|-3868.527|-3868.527|     0.05%|   0:00:00.0|36298.8M|nominal_analysis_view|  default| swerv/g60613/Z                                     |
[06/02 15:01:14  17595s] | -56.565|  -56.565|-3868.203|-3868.203|     0.05%|   0:00:00.0|36260.8M|nominal_analysis_view|  default| swerv/g60613/Z                                     |
[06/02 15:01:14  17595s] | -56.565|  -56.565|-3868.174|-3868.174|     0.05%|   0:00:00.0|36260.8M|nominal_analysis_view|  default| swerv/g60648/Z                                     |
[06/02 15:01:15  17596s] | -56.565|  -56.565|-3868.149|-3868.149|     0.05%|   0:00:01.0|36260.8M|nominal_analysis_view|  default| swerv/g60834/Z                                     |
[06/02 15:01:18  17599s] | -56.565|  -56.565|-3868.101|-3868.101|     0.05%|   0:00:03.0|36260.8M|nominal_analysis_view|  default| swerv/g60834/Z                                     |
[06/02 15:01:18  17599s] | -56.565|  -56.565|-3868.101|-3868.101|     0.05%|   0:00:00.0|36260.8M|nominal_analysis_view|  default| swerv/g60886/Z                                     |
[06/02 15:01:18  17599s] | -56.565|  -56.565|-3868.101|-3868.101|     0.05%|   0:00:00.0|36260.8M|nominal_analysis_view|  default| swerv/g60846/Z                                     |
[06/02 15:01:19  17600s] | -56.565|  -56.565|-3868.022|-3868.022|     0.05%|   0:00:01.0|36260.8M|nominal_analysis_view|  default| swerv/g60620/Z                                     |
[06/02 15:01:20  17601s] | -56.565|  -56.565|-3868.022|-3868.022|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g60618/Z                                     |
[06/02 15:01:20  17601s] | -56.565|  -56.565|-3868.022|-3868.022|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/g60624/Z                                     |
[06/02 15:01:20  17601s] | -56.565|  -56.565|-3867.987|-3867.987|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/g221491/Z                                    |
[06/02 15:01:22  17603s] | -56.565|  -56.565|-3867.985|-3867.985|     0.05%|   0:00:02.0|36203.8M|nominal_analysis_view|  default| swerv/g60842/Z                                     |
[06/02 15:01:22  17603s] | -56.565|  -56.565|-3867.980|-3867.980|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/g60806/Z                                     |
[06/02 15:01:23  17604s] | -56.565|  -56.565|-3867.978|-3867.978|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g60806/Z                                     |
[06/02 15:01:24  17605s] | -56.565|  -56.565|-3867.978|-3867.978|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g60625/Z                                     |
[06/02 15:01:24  17605s] | -56.565|  -56.565|-3867.898|-3867.898|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/g60805/Z                                     |
[06/02 15:01:25  17606s] | -56.565|  -56.565|-3867.893|-3867.893|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g60836/Z                                     |
[06/02 15:01:26  17607s] | -56.565|  -56.565|-3867.816|-3867.816|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g61058/Z                                     |
[06/02 15:01:26  17607s] | -56.565|  -56.565|-3865.254|-3865.254|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 15:01:26  17607s] | -56.565|  -56.565|-3865.246|-3865.246|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 15:01:26  17607s] | -56.565|  -56.565|-3865.223|-3865.223|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 15:01:26  17607s] | -56.565|  -56.565|-3865.216|-3865.216|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/lsu/bus_intf/bus_buffer_g221705/Z            |
[06/02 15:01:27  17608s] | -56.565|  -56.565|-3865.216|-3865.216|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| swerv/g61060/Z                                     |
[06/02 15:01:27  17608s] | -56.565|  -56.565|-3865.206|-3865.206|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| mem/g76777__2398/Z                                 |
[06/02 15:01:27  17608s] | -56.565|  -56.565|-3865.195|-3865.195|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| mem/g76800__2346/Z                                 |
[06/02 15:01:28  17609s] | -56.565|  -56.565|-3865.236|-3865.236|     0.05%|   0:00:01.0|36203.8M|nominal_analysis_view|  default| mem/g76953__1617/Z                                 |
[06/02 15:01:28  17609s] | -56.565|  -56.565|-3865.236|-3865.236|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| mem/g76769__9315/Z                                 |
[06/02 15:01:28  17609s] | -56.565|  -56.565|-3865.236|-3865.236|     0.05%|   0:00:00.0|36203.8M|nominal_analysis_view|  default| swerv/g60884/Z                                     |
[06/02 15:01:28  17609s] +--------+---------+---------+---------+----------+------------+--------+---------------------+---------+----------------------------------------------------+
[06/02 15:01:28  17609s] 
[06/02 15:01:28  17609s] *** Finish Core Optimize Step (cpu=0:00:29.7 real=0:00:29.0 mem=36203.8M) ***
[06/02 15:01:28  17609s] 
[06/02 15:01:28  17609s] *** Finished Optimize Step Cumulative (cpu=0:00:29.8 real=0:00:29.0 mem=36203.8M) ***
[06/02 15:01:28  17609s] OptDebug: End of Optimizer TNS Pass: default* WNS -56.565 TNS -3865.236; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.565 TNS -3865.236
[06/02 15:01:28  17609s] ** GigaOpt Optimizer WNS Slack -56.565 TNS Slack -3865.236 Density 0.05
[06/02 15:01:28  17609s] Update Timing Windows (Threshold 0.010) ...
[06/02 15:01:28  17609s] Re Calculate Delays on 5 Nets
[06/02 15:01:28  17609s] **** Begin NDR-Layer Usage Statistics ****
[06/02 15:01:28  17609s] Layer 3 has 2 constrained nets 
[06/02 15:01:28  17609s] Layer 7 has 17 constrained nets 
[06/02 15:01:28  17609s] **** End NDR-Layer Usage Statistics ****
[06/02 15:01:28  17609s] 
[06/02 15:01:28  17609s] *** Finish Post Route Setup Fixing (cpu=0:00:31.7 real=0:00:31.0 mem=36203.8M) ***
[06/02 15:01:28  17609s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.30822.2
[06/02 15:01:31  17612s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30822.3
[06/02 15:01:31  17612s] *** SetupOpt [finish] : cpu/real = 0:03:43.8/0:03:43.3 (1.0), totSession cpu/real = 4:53:32.5/5:30:16.9 (0.9), mem = 20965.7M
[06/02 15:01:31  17612s] 
[06/02 15:01:31  17612s] =============================================================================================
[06/02 15:01:31  17612s]  Step TAT Report for TnsOpt #1
[06/02 15:01:31  17612s] =============================================================================================
[06/02 15:01:31  17612s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 15:01:31  17612s] ---------------------------------------------------------------------------------------------
[06/02 15:01:31  17612s] [ OptEval                ]    206   0:00:26.1  (  11.7 % )     0:00:26.1 /  0:00:26.1    1.0
[06/02 15:01:31  17612s] [ IncrTimingUpdate       ]    299   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.5
[06/02 15:01:31  17612s] [ PostCommitDelayCalc    ]    207   0:00:03.1  (   1.4 % )     0:00:03.1 /  0:00:03.2    1.0
[06/02 15:01:31  17612s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 15:01:31  17612s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[06/02 15:01:31  17612s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 15:01:31  17612s] [ PlacerInterfaceInit    ]      1   0:00:23.2  (  10.4 % )     0:00:23.2 /  0:00:23.2    1.0
[06/02 15:01:31  17612s] [ RouteCongInterfaceInit ]      1   0:02:37.9  (  70.7 % )     0:02:37.9 /  0:02:38.3    1.0
[06/02 15:01:31  17612s] [ MISC                   ]          0:00:11.8  (   5.3 % )     0:00:11.8 /  0:00:11.8    1.0
[06/02 15:01:31  17612s] ---------------------------------------------------------------------------------------------
[06/02 15:01:31  17612s]  TnsOpt #1 TOTAL                    0:03:43.3  ( 100.0 % )     0:03:43.3 /  0:03:43.8    1.0
[06/02 15:01:31  17612s] ---------------------------------------------------------------------------------------------
[06/02 15:01:31  17612s] 
[06/02 15:01:31  17612s] Running refinePlace -preserveRouting true -hardFence false
[06/02 15:01:31  17612s] OPERPROF: Starting RefinePlace2 at level 1, MEM:20965.7M
[06/02 15:01:31  17612s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:20965.7M
[06/02 15:01:31  17612s] OPERPROF:     Starting DPlace-Init at level 3, MEM:20965.7M
[06/02 15:01:31  17612s] #spOpts: N=28 autoPA advPA 
[06/02 15:01:31  17612s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:20965.7M
[06/02 15:01:37  17618s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:5.850, REAL:5.821, MEM:20965.7M
[06/02 15:01:37  17618s] [CPU] DPlace-Init (cpu=0:00:05.9, real=0:00:06.0, mem=20965.7MB).
[06/02 15:01:37  17618s] OPERPROF:     Finished DPlace-Init at level 3, CPU:5.910, REAL:5.877, MEM:20965.7M
[06/02 15:01:37  17618s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:5.910, REAL:5.877, MEM:20965.7M
[06/02 15:01:37  17618s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.30822.3
[06/02 15:01:37  17618s] OPERPROF:   Starting RefinePlace at level 2, MEM:20965.7M
[06/02 15:01:37  17618s] *** Starting refinePlace (4:53:38 mem=20965.7M) ***
[06/02 15:01:37  17618s] Total net bbox length = 1.307e+07 (6.373e+06 6.693e+06) (ext = 4.161e+06)
[06/02 15:01:38  17619s] OPERPROF:     Starting CellHaloInit at level 3, MEM:20965.7M
[06/02 15:01:38  17619s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.003, MEM:20965.7M
[06/02 15:01:38  17619s] OPERPROF:     Starting CellHaloInit at level 3, MEM:20965.7M
[06/02 15:01:38  17619s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.003, MEM:20965.7M
[06/02 15:01:38  17619s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:20965.7M
[06/02 15:01:38  17619s] Starting refinePlace ...
[06/02 15:01:42  17623s]   Spread Effort: high, post-route mode, useDDP on.
[06/02 15:01:42  17623s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.0, real=0:00:04.0, mem=20965.7MB) @(4:53:39 - 4:53:43).
[06/02 15:01:42  17623s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 15:01:42  17623s] wireLenOptFixPriorityInst 0 inst fixed
[06/02 15:01:42  17623s] 
[06/02 15:01:42  17623s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[06/02 15:01:45  17626s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 15:01:45  17626s] [CPU] RefinePlace/Legalization (cpu=0:00:02.8, real=0:00:03.0, mem=20965.7MB) @(4:53:43 - 4:53:46).
[06/02 15:01:45  17626s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 15:01:45  17626s] 	Runtime: CPU: 0:00:06.9 REAL: 0:00:07.0 MEM: 20965.7MB
[06/02 15:01:45  17626s] Statistics of distance of Instance movement in refine placement:
[06/02 15:01:45  17626s]   maximum (X+Y) =         0.00 um
[06/02 15:01:45  17626s]   mean    (X+Y) =         0.00 um
[06/02 15:01:45  17626s] Summary Report:
[06/02 15:01:45  17626s] Instances move: 0 (out of 74246 movable)
[06/02 15:01:45  17626s] Instances flipped: 0
[06/02 15:01:45  17626s] Mean displacement: 0.00 um
[06/02 15:01:45  17626s] Max displacement: 0.00 um 
[06/02 15:01:45  17626s] Total instances moved : 0
[06/02 15:01:45  17626s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.900, REAL:6.899, MEM:20965.7M
[06/02 15:01:45  17626s] Total net bbox length = 1.307e+07 (6.373e+06 6.693e+06) (ext = 4.161e+06)
[06/02 15:01:45  17626s] Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 20965.7MB
[06/02 15:01:45  17626s] [CPU] RefinePlace/total (cpu=0:00:07.7, real=0:00:08.0, mem=20965.7MB) @(4:53:38 - 4:53:46).
[06/02 15:01:45  17626s] *** Finished refinePlace (4:53:46 mem=20965.7M) ***
[06/02 15:01:45  17626s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.30822.3
[06/02 15:01:45  17626s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.730, REAL:7.727, MEM:20965.7M
[06/02 15:01:46  17627s] OPERPROF: Finished RefinePlace2 at level 1, CPU:15.090, REAL:15.050, MEM:20965.7M
[06/02 15:01:46  17627s] End: GigaOpt Optimization in TNS mode
[06/02 15:01:46  17627s]   Timing Snapshot: (REF)
[06/02 15:01:46  17627s]      Weighted WNS: -56.565
[06/02 15:01:46  17627s]       All  PG WNS: -56.565
[06/02 15:01:46  17627s]       High PG WNS: 0.000
[06/02 15:01:46  17627s]       All  PG TNS: -3865.236
[06/02 15:01:46  17627s]       High PG TNS: 0.000
[06/02 15:01:46  17627s]    Category Slack: { [L, -56.565] }
[06/02 15:01:46  17627s] 
[06/02 15:01:47  17628s] Running postRoute recovery in preEcoRoute mode
[06/02 15:01:47  17628s] **optDesign ... cpu = 0:53:00, real = 0:52:58, mem = 15033.6M, totSessionCpu=4:53:48 **
[06/02 15:01:48  17629s]   DRV Snapshot: (TGT)
[06/02 15:01:48  17629s]          Tran DRV: 2
[06/02 15:01:48  17629s]           Cap DRV: 411
[06/02 15:01:48  17629s]        Fanout DRV: 0
[06/02 15:01:48  17629s]            Glitch: 34
[06/02 15:01:48  17629s] Checking DRV degradation...
[06/02 15:01:48  17629s] 
[06/02 15:01:48  17629s] Recovery Manager:
[06/02 15:01:48  17629s]     Tran DRV degradation : 0 (2 -> 2, Margin 10) - Skip
[06/02 15:01:48  17629s]      Cap DRV degradation : 0 (412 -> 411, Margin 10) - Skip
[06/02 15:01:48  17629s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/02 15:01:48  17629s]       Glitch degradation : 0 (34 -> 34, Margin 10) - Skip
[06/02 15:01:48  17629s] 
[06/02 15:01:48  17629s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/02 15:01:48  17629s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=19427.75M, totSessionCpu=4:53:49).
[06/02 15:01:48  17629s] **optDesign ... cpu = 0:53:01, real = 0:52:59, mem = 15033.7M, totSessionCpu=4:53:49 **
[06/02 15:01:48  17629s] 
[06/02 15:01:49  17630s]   DRV Snapshot: (REF)
[06/02 15:01:49  17630s]          Tran DRV: 2
[06/02 15:01:49  17630s]           Cap DRV: 411
[06/02 15:01:49  17630s]        Fanout DRV: 0
[06/02 15:01:49  17630s]            Glitch: 34
[06/02 15:01:49  17630s] Skipping post route harden opt
[06/02 15:01:49  17630s] ### Creating LA Mngr. totSessionCpu=4:53:50 mem=19427.7M
[06/02 15:01:49  17630s] ### Creating LA Mngr, finished. totSessionCpu=4:53:50 mem=19427.7M
[06/02 15:02:10  17651s] Default Rule : ""
[06/02 15:02:10  17651s] Non Default Rules :
[06/02 15:02:10  17651s] Worst Slack : 214748.365 ns
[06/02 15:02:10  17651s] Total 0 nets layer assigned (21.6).
[06/02 15:02:10  17651s] GigaOpt: setting up router preferences
[06/02 15:02:10  17651s] GigaOpt: 0 nets assigned router directives
[06/02 15:02:10  17651s] 
[06/02 15:02:10  17651s] Start Assign Priority Nets ...
[06/02 15:02:10  17651s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/02 15:02:11  17652s] Existing Priority Nets 0 (0.0%)
[06/02 15:02:11  17652s] Assigned Priority Nets 0 (0.0%)
[06/02 15:02:11  17652s] ### Creating LA Mngr. totSessionCpu=4:54:12 mem=17925.7M
[06/02 15:02:11  17652s] ### Creating LA Mngr, finished. totSessionCpu=4:54:12 mem=17925.7M
[06/02 15:02:38  17679s] Default Rule : ""
[06/02 15:02:38  17679s] Non Default Rules :
[06/02 15:02:38  17679s] Worst Slack : -56.565 ns
[06/02 15:02:38  17679s] Total 0 nets layer assigned (27.1).
[06/02 15:02:38  17679s] GigaOpt: setting up router preferences
[06/02 15:02:38  17679s] GigaOpt: 5 nets assigned router directives
[06/02 15:02:38  17679s] 
[06/02 15:02:38  17679s] Start Assign Priority Nets ...
[06/02 15:02:38  17679s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/02 15:02:38  17679s] Existing Priority Nets 0 (0.0%)
[06/02 15:02:38  17679s] Total Assign Priority Nets 318 (0.2%)
[06/02 15:02:38  17679s] OPERPROF: Starting spInitSiteArr at level 1, MEM:17601.6M
[06/02 15:02:44  17685s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.830, REAL:5.831, MEM:17601.6M
[06/02 15:02:53  17694s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -56.565 |   N/A   |   N/A   | -56.565 |
|           TNS (ns):| -4409.1 |   N/A   |   N/A   | -4409.1 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    411 (411)     |
|   max_tran     |      2 (2)       |   -0.120   |     34 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Total number of glitch violations: 34
------------------------------------------------------------
**optDesign ... cpu = 0:54:06, real = 0:54:04, mem = 10685.7M, totSessionCpu=4:54:54 **
[06/02 15:02:53  17694s] -routeWithEco false                       # bool, default=false, user setting
[06/02 15:02:53  17694s] -routeWithEco true                        # bool, default=false, user setting
[06/02 15:02:53  17694s] -routeSelectedNetOnly false               # bool, default=false
[06/02 15:02:53  17694s] -routeWithTimingDriven false              # bool, default=false
[06/02 15:02:53  17694s] -routeWithSiDriven false                  # bool, default=false
[06/02 15:02:53  17694s] Existing Dirty Nets : 115
[06/02 15:02:53  17694s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[06/02 15:02:53  17694s] Reset Dirty Nets : 115
[06/02 15:02:53  17694s] 
[06/02 15:02:53  17694s] globalDetailRoute
[06/02 15:02:53  17694s] 
[06/02 15:02:53  17694s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[06/02 15:02:53  17694s] #setNanoRouteMode -routeAntennaCellName "C12T28SOI_LR_ANTPROT3"
[06/02 15:02:53  17694s] #setNanoRouteMode -routeInsertAntennaDiode true
[06/02 15:02:53  17694s] #setNanoRouteMode -routeTopRoutingLayer 9
[06/02 15:02:53  17694s] #setNanoRouteMode -routeUseAutoVia "true"
[06/02 15:02:53  17694s] #setNanoRouteMode -routeWithEco true
[06/02 15:02:53  17694s] #setNanoRouteMode -routeWithLithoDriven true
[06/02 15:02:53  17694s] ### Time Record (globalDetailRoute) is installed.
[06/02 15:02:53  17694s] #Start globalDetailRoute on Wed Jun  2 15:02:53 2021
[06/02 15:02:53  17694s] #
[06/02 15:02:53  17694s] ### Time Record (Pre Callback) is installed.
[06/02 15:02:53  17694s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_xHqs2V.rcdb.d/swerv_wrapper.rcdb.d': 154432 access done (mem: 15088.590M)
[06/02 15:02:53  17694s] ### Time Record (Pre Callback) is uninstalled.
[06/02 15:02:53  17694s] ### Time Record (DB Import) is installed.
[06/02 15:02:53  17694s] ### Time Record (Timing Data Generation) is installed.
[06/02 15:02:53  17694s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 15:02:53  17694s] ### info: trigger full reload of library data.
[06/02 15:02:55  17696s] #WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:02:55  17697s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 15:02:55  17697s] #To increase the message display limit, refer to the product command reference manual.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[31] of net rst_vec[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[30] of net rst_vec[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[29] of net rst_vec[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[28] of net rst_vec[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[27] of net rst_vec[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[26] of net rst_vec[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[25] of net rst_vec[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[24] of net rst_vec[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[23] of net rst_vec[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[22] of net rst_vec[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[21] of net rst_vec[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[20] of net rst_vec[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[19] of net rst_vec[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[18] of net rst_vec[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[17] of net rst_vec[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[16] of net rst_vec[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[15] of net rst_vec[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:02:55  17697s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/02 15:02:55  17697s] #To increase the message display limit, refer to the product command reference manual.
[06/02 15:02:56  17697s] ### Net info: total nets: 130698
[06/02 15:02:56  17697s] ### Net info: dirty nets: 18
[06/02 15:02:56  17697s] ### Net info: marked as disconnected nets: 0
[06/02 15:02:58  17699s] #num needed restored net=0
[06/02 15:02:58  17699s] #need_extraction net=0 (total=130698)
[06/02 15:02:58  17699s] ### Net info: fully routed nets: 77497
[06/02 15:02:58  17699s] ### Net info: trivial (< 2 pins) nets: 53201
[06/02 15:02:58  17699s] ### Net info: unrouted nets: 0
[06/02 15:02:58  17699s] ### Net info: re-extraction nets: 0
[06/02 15:02:58  17699s] ### Net info: ignored nets: 0
[06/02 15:02:58  17699s] ### Net info: skip routing nets: 0
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:02:59  17700s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[06/02 15:02:59  17700s] #To increase the message display limit, refer to the product command reference manual.
[06/02 15:02:59  17700s] #Processed 140 dirty instances, 541 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[06/02 15:02:59  17700s] #(86 insts marked dirty, reset pre-exisiting dirty flag on 89 insts, 200 nets marked need extraction)
[06/02 15:02:59  17700s] ### Time Record (DB Import) is uninstalled.
[06/02 15:02:59  17700s] #NanoRoute Version 19.11-s128_1 NR190815-2055/19_11-UB
[06/02 15:02:59  17701s] #RTESIG:78da95d3cf4f8330140770cffe152fdd0e986cd8d71fd01ed57830319b41f44ad8288c84
[06/02 15:02:59  17701s] #       1f0994c3fceb451393996d74ebb1fdf0cd2bef7536ff7c8e80a0f611973d329520ac22d4
[06/02 15:02:59  17701s] #       54a15c322ae53dea643cfa7824b7b3f9fa2d668c82ed0603dea66dab0564fb26adcb2d64
[06/02 15:02:59  17701s] #       264f87ca426fac2d9be2ee4f4ba0e0958d3585e95c9a6b7645b664219074b02d01cf9aae
[06/02 15:02:59  17701s] #       49bbfde21c55f82f78e84d774424905d59ecc6b4de76e3c149162282c2400921c3837b9d
[06/02 15:02:59  17701s] #       928a03e9b649dd66a6f23765331dac28853cadfaa91a917105caa7bf0bbcbc6a537b0606
[06/02 15:02:59  17701s] #       78415a18b8111f3be84402199027643153efeb97e4354a1e56f15bb48ef9f4a5513001a4
[06/02 15:02:59  17701s] #       365939d40772baef28a406f2d3ce2b3ed1c235002825771b4d9d2610ca6d027dc5a463c8
[06/02 15:02:59  17701s] #       18e8e9711b4d70f4574e3ace9ce5853c701b71414e383e51df96f5b897e46565124e1563
[06/02 15:02:59  17701s] #       e34eee175f670bbdf90646d46b62
[06/02 15:02:59  17701s] #
[06/02 15:02:59  17701s] #Skip comparing routing design signature in db-snapshot flow
[06/02 15:03:01  17702s] #RTESIG:78da95d3cf4f8330140770cffe152fdd0e986cd8d71fd01ed57830319b41f44ad8288c84
[06/02 15:03:01  17702s] #       1f0994c3fceb451393996d74ebb1fdf0cd2bef7536ff7c8e80a0f611973d329520ac22d4
[06/02 15:03:01  17702s] #       54a15c322ae53dea643cfa7824b7b3f9fa2d668c82ed0603dea66dab0564fb26adcb2d64
[06/02 15:03:01  17702s] #       264f87ca426fac2d9be2ee4f4ba0e0958d3585e95c9a6b7645b664219074b02d01cf9aae
[06/02 15:03:01  17702s] #       49bbfde21c55f82f78e84d774424905d59ecc6b4de76e3c149162282c2400921c3837b9d
[06/02 15:03:01  17702s] #       928a03e9b649dd66a6f23765331dac28853cadfaa91a917105caa7bf0bbcbc6a537b0606
[06/02 15:03:01  17702s] #       78415a18b8111f3be84402199027643153efeb97e4354a1e56f15bb48ef9f4a5513001a4
[06/02 15:03:01  17702s] #       365939d40772baef28a406f2d3ce2b3ed1c235002825771b4d9d2610ca6d027dc5a463c8
[06/02 15:03:01  17702s] #       18e8e9711b4d70f4574e3ace9ce5853c701b71414e383e51df96f5b897e46565124e1563
[06/02 15:03:01  17702s] #       e34eee175f670bbdf90646d46b62
[06/02 15:03:01  17702s] #
[06/02 15:03:01  17702s] ### Time Record (Data Preparation) is installed.
[06/02 15:03:01  17702s] #Start routing data preparation on Wed Jun  2 15:03:01 2021
[06/02 15:03:01  17702s] #
[06/02 15:03:02  17703s] #Found 1 nets which trigger voltage spacing rules.
[06/02 15:03:02  17703s] #Minimum voltage of a net in the design = 0.000.
[06/02 15:03:02  17703s] #Maximum voltage of a net in the design = 1.800.
[06/02 15:03:02  17703s] #Voltage range [0.000 - 1.000] has 130692 nets.
[06/02 15:03:02  17703s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/02 15:03:02  17703s] #Voltage range [1.000 - 1.000] has 2 nets.
[06/02 15:03:02  17703s] #Voltage range [1.800 - 1.800] has 1 net.
[06/02 15:03:03  17704s] ### Time Record (Cell Pin Access) is installed.
[06/02 15:05:49  17870s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 15:05:50  17871s] # M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
[06/02 15:05:50  17871s] # M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 15:05:50  17871s] # M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 15:05:50  17871s] # M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 15:05:50  17871s] # M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 15:05:50  17871s] # M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 15:05:50  17871s] # IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 15:05:50  17871s] # IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 15:05:50  17871s] # LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
[06/02 15:05:52  17874s] #Regenerating Ggrids automatically.
[06/02 15:05:52  17874s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
[06/02 15:05:52  17874s] #Using automatically generated G-grids.
[06/02 15:05:53  17874s] #Done routing data preparation.
[06/02 15:05:53  17874s] #cpu time = 00:02:52, elapsed time = 00:02:52, memory = 10465.62 (MB), peak = 35097.04 (MB)
[06/02 15:05:53  17874s] ### Time Record (Data Preparation) is uninstalled.
[06/02 15:05:53  17874s] ### Time Record (Special Wire Merging) is installed.
[06/02 15:05:53  17874s] #Merging special wires: starts on Wed Jun  2 15:05:53 2021 with memory = 10473.51 (MB), peak = 35097.04 (MB)
[06/02 15:05:53  17875s] #
[06/02 15:05:53  17875s] #Merging special wires: cpu:00:00:01, real:00:00:01, mem:10.2 GB, peak:34.3 GB
[06/02 15:05:53  17875s] ### Time Record (Special Wire Merging) is uninstalled.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 8875.38800 8295.91000 ) on M1 for NET mem/n_1006. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 8876.06800 8295.91000 ) on M1 for NET mem/n_2484. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 8195.78800 8318.79100 ) on M1 for NET swerv/lsu/bus_intf/bus_buffer_n_190608. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 8891.57200 8076.49000 ) on M1 for NET mem/n_1129. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 9533.81600 7070.78800 ) on M1 for NET swerv/n_1823. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 8890.89200 8076.49000 ) on M1 for NET mem/FE_OFN138653_n_2335. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 9524.88600 7074.27700 ) on M1 for NET swerv/FE_OFN138693_n_1824. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 8887.34500 8064.49000 ) on M1 for NET mem/FE_OFN138498_n_2507. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 9532.24700 7075.64400 ) on M1 for NET swerv/n_1672. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 8204.42800 8293.55000 ) on M1 for NET swerv/lsu/bus_intf/bus_buffer_n_131687. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 9523.98900 7074.31300 ) on M1 for NET swerv/FE_OCPN7976_n_1673. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 9521.27800 7074.41100 ) on M1 for NET swerv/FE_OCPN7976_n_1673. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 9525.01400 7074.13500 ) on M1 for NET swerv/FE_OCPN7698_n_1823. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 9534.43500 7070.79700 ) on M1 for NET swerv/FE_OCPN7698_n_1823. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN D0 at ( 8197.79400 8323.45800 ) on M1 for NET swerv/lsu/bus_intf/bus_buffer_n_131695. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN D0 at ( 8197.93000 8322.54100 ) on M1 for NET swerv/lsu/bus_intf/bus_buffer_n_131695. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 8204.01600 8293.55400 ) on M1 for NET swerv/lsu/bus_intf/FE_MDBN80_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN D1 at ( 8198.18400 8323.60000 ) on M1 for NET swerv/lsu/bus_intf/FE_OCPN7787_FE_MDBN86. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN D1 at ( 8198.32000 8322.40000 ) on M1 for NET swerv/lsu/bus_intf/FE_OCPN7787_FE_MDBN86. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 10622.52800 4609.40100 ) on M1 for NET swerv/FE_OCPN140249_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[06/02 15:05:53  17875s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[06/02 15:05:53  17875s] #To increase the message display limit, refer to the product command reference manual.
[06/02 15:05:54  17875s] #
[06/02 15:05:54  17875s] #Connectivity extraction summary:
[06/02 15:05:54  17875s] #198 routed nets are extracted.
[06/02 15:05:54  17875s] #    166 (0.13%) extracted nets are partially routed.
[06/02 15:05:54  17875s] #77299 routed net(s) are imported.
[06/02 15:05:54  17875s] #53201 nets are fixed|skipped|trivial (not extracted).
[06/02 15:05:54  17875s] #Total number of nets = 130698.
[06/02 15:05:54  17875s] #
[06/02 15:05:54  17875s] #Start instance access analysis using 1 thread...
[06/02 15:05:54  17875s] ### Time Record (Instance Pin Access) is installed.
[06/02 15:05:55  17876s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17876s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g220349 and Instance swerv/lsu/bus_intf/bus_buffer_g220347. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17876s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17876s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g141986 and Instance swerv/lsu/bus_intf/bus_buffer_g141989. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g77943 and Instance swerv/dec_decode/g77968. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132350 and Instance swerv/dec_decode/g78083. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142627 and Instance swerv/lsu/bus_intf/bus_buffer_g221747. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/dec_decode/g132359 and Instance swerv/dec_decode/g78078. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221807 and Instance swerv/lsu/bus_intf/bus_buffer_g142625. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g221825 and Instance swerv/lsu/bus_intf/bus_buffer_g221796. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g147606 and Instance swerv/lsu/bus_intf/bus_buffer_g147605. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (NRDB-2085) Pin access impeded near Instance swerv/lsu/bus_intf/bus_buffer_g142641 and Instance swerv/lsu/bus_intf/bus_buffer_g221783. Please inspect the area near the pin for any obstacle.
[06/02 15:05:55  17877s] #WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
[06/02 15:05:55  17877s] #To increase the message display limit, refer to the product command reference manual.
[06/02 15:06:00  17882s] #258 out of 77303(0.33%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
[06/02 15:06:00  17882s] #258 instance pins are hard to access
[06/02 15:06:00  17882s] #Instance access analysis statistics:
[06/02 15:06:00  17882s] #Cpu time = 00:00:07
[06/02 15:06:00  17882s] #Elapsed time = 00:00:07
[06/02 15:06:00  17882s] #Increased memory = 57.91 (MB)
[06/02 15:06:00  17882s] #Total memory = 10537.30 (MB)
[06/02 15:06:00  17882s] #Peak memory = 35097.04 (MB)
[06/02 15:06:00  17882s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 15:06:01  17882s] #Found 0 nets for post-route si or timing fixing.
[06/02 15:06:01  17882s] #
[06/02 15:06:01  17882s] #Finished routing data preparation on Wed Jun  2 15:06:01 2021
[06/02 15:06:01  17882s] #
[06/02 15:06:01  17882s] #Cpu time = 00:03:00
[06/02 15:06:01  17882s] #Elapsed time = 00:03:00
[06/02 15:06:01  17882s] #Increased memory = 309.55 (MB)
[06/02 15:06:01  17882s] #Total memory = 10537.30 (MB)
[06/02 15:06:01  17882s] #Peak memory = 35097.04 (MB)
[06/02 15:06:01  17882s] #
[06/02 15:06:01  17882s] ### Time Record (Global Routing) is installed.
[06/02 15:06:01  17882s] #
[06/02 15:06:01  17882s] #Start global routing on Wed Jun  2 15:06:01 2021
[06/02 15:06:01  17882s] #
[06/02 15:06:01  17882s] #
[06/02 15:06:01  17882s] #Start global routing initialization on Wed Jun  2 15:06:01 2021
[06/02 15:06:01  17882s] #
[06/02 15:06:01  17882s] #Number of eco nets is 178
[06/02 15:06:01  17882s] #
[06/02 15:06:01  17882s] #Start global routing data preparation on Wed Jun  2 15:06:01 2021
[06/02 15:06:01  17882s] #
[06/02 15:06:01  17883s] ### build_merged_routing_blockage_rect_list starts on Wed Jun  2 15:06:01 2021 with memory = 10643.91 (MB), peak = 35097.04 (MB)
[06/02 15:06:01  17883s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:10.4 GB, peak:34.3 GB
[06/02 15:06:01  17883s] #Start routing resource analysis on Wed Jun  2 15:06:01 2021
[06/02 15:06:01  17883s] #
[06/02 15:06:01  17883s] ### init_is_bin_blocked starts on Wed Jun  2 15:06:01 2021 with memory = 10644.70 (MB), peak = 35097.04 (MB)
[06/02 15:06:01  17883s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:10.4 GB, peak:34.3 GB
[06/02 15:06:04  17885s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Jun  2 15:06:04 2021 with memory = 21255.47 (MB), peak = 35097.04 (MB)
[06/02 15:07:59  18001s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:01:55, real:00:01:55, mem:20.8 GB, peak:34.3 GB
[06/02 15:07:59  18001s] ### adjust_flow_cap starts on Wed Jun  2 15:07:59 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:06  18007s] ### adjust_flow_cap cpu:00:00:06, real:00:00:06, mem:20.8 GB, peak:34.3 GB
[06/02 15:08:06  18007s] ### adjust_partial_route_blockage starts on Wed Jun  2 15:08:06 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:06  18007s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:20.8 GB, peak:34.3 GB
[06/02 15:08:06  18007s] ### set_via_blocked starts on Wed Jun  2 15:08:06 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:11  18012s] ### set_via_blocked cpu:00:00:05, real:00:00:05, mem:20.8 GB, peak:34.3 GB
[06/02 15:08:11  18012s] ### copy_flow starts on Wed Jun  2 15:08:11 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:13  18015s] ### copy_flow cpu:00:00:03, real:00:00:03, mem:20.8 GB, peak:34.3 GB
[06/02 15:08:17  18018s] #Routing resource analysis is done on Wed Jun  2 15:08:17 2021
[06/02 15:08:17  18018s] #
[06/02 15:08:17  18018s] ### report_flow_cap starts on Wed Jun  2 15:08:17 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:22  18023s] #  Resource Analysis:
[06/02 15:08:22  18023s] #
[06/02 15:08:22  18023s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/02 15:08:22  18023s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/02 15:08:22  18023s] #  --------------------------------------------------------------
[06/02 15:08:22  18023s] #  M1             V      103431        2904    92948881     2.96%
[06/02 15:08:22  18023s] #  M2             H      140737        3878    92948881     2.82%
[06/02 15:08:22  18023s] #  M3             V      140742        3873    92948881     2.67%
[06/02 15:08:22  18023s] #  M4             H      140669        3946    92948881     2.70%
[06/02 15:08:22  18023s] #  M5             V      140903        3712    92948881     2.56%
[06/02 15:08:22  18023s] #  M6             H      140891        3724    92948881     2.57%
[06/02 15:08:22  18023s] #  IA             H       17593         484    92948881     2.68%
[06/02 15:08:22  18023s] #  IB             V       17559         518    92948881     2.85%
[06/02 15:08:22  18023s] #  LB             H        1438           8    92948881    85.08%
[06/02 15:08:22  18023s] #  --------------------------------------------------------------
[06/02 15:08:22  18023s] #  Total                 843965       2.45%   836539929    11.88%
[06/02 15:08:22  18023s] #
[06/02 15:08:22  18023s] #  130 nets (0.10%) with 1 preferred extra spacing.
[06/02 15:08:22  18023s] #
[06/02 15:08:22  18023s] #
[06/02 15:08:22  18023s] ### report_flow_cap cpu:00:00:05, real:00:00:05, mem:20.8 GB, peak:34.3 GB
[06/02 15:08:22  18023s] ### analyze_m2_tracks starts on Wed Jun  2 15:08:22 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:23  18024s] ### analyze_m2_tracks cpu:00:00:01, real:00:00:01, mem:20.8 GB, peak:34.3 GB
[06/02 15:08:23  18024s] ### report_initial_resource starts on Wed Jun  2 15:08:23 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:23  18024s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:20.8 GB, peak:34.3 GB
[06/02 15:08:23  18024s] ### mark_pg_pins_accessibility starts on Wed Jun  2 15:08:23 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:23  18024s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:20.8 GB, peak:34.3 GB
[06/02 15:08:23  18024s] ### set_net_region starts on Wed Jun  2 15:08:23 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:23  18024s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:20.8 GB, peak:34.3 GB
[06/02 15:08:23  18024s] #
[06/02 15:08:23  18024s] #Global routing data preparation is done on Wed Jun  2 15:08:23 2021
[06/02 15:08:23  18024s] #
[06/02 15:08:23  18024s] #cpu time = 00:02:22, elapsed time = 00:02:22, memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:23  18024s] #
[06/02 15:08:23  18024s] ### prepare_level starts on Wed Jun  2 15:08:23 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:23  18024s] ### init level 1 starts on Wed Jun  2 15:08:23 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:23  18025s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:20.8 GB, peak:34.3 GB
[06/02 15:08:23  18025s] ### Level 1 hgrid = 9641 X 9641
[06/02 15:08:23  18025s] ### init level 2 starts on Wed Jun  2 15:08:23 2021 with memory = 21257.27 (MB), peak = 35097.04 (MB)
[06/02 15:08:36  18038s] ### init level 2 cpu:00:00:13, real:00:00:13, mem:22.5 GB, peak:34.3 GB
[06/02 15:08:36  18038s] ### Level 2 hgrid = 2411 X 2411
[06/02 15:08:36  18038s] ### init level 3 starts on Wed Jun  2 15:08:36 2021 with memory = 23090.88 (MB), peak = 35097.04 (MB)
[06/02 15:08:37  18038s] ### init level 3 cpu:00:00:01, real:00:00:01, mem:22.7 GB, peak:34.3 GB
[06/02 15:08:37  18038s] ### Level 3 hgrid = 603 X 603
[06/02 15:08:37  18038s] ### init level 4 starts on Wed Jun  2 15:08:37 2021 with memory = 23205.80 (MB), peak = 35097.04 (MB)
[06/02 15:08:37  18038s] ### init level 4 cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:08:37  18038s] ### Level 4 hgrid = 151 X 151
[06/02 15:08:37  18038s] ### prepare_level_flow starts on Wed Jun  2 15:08:37 2021 with memory = 23216.59 (MB), peak = 35097.04 (MB)
[06/02 15:08:37  18038s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:08:37  18038s] ### prepare_level cpu:00:00:14, real:00:00:14, mem:22.7 GB, peak:34.3 GB
[06/02 15:08:37  18039s] #
[06/02 15:08:37  18039s] #Global routing initialization is done on Wed Jun  2 15:08:37 2021
[06/02 15:08:37  18039s] #
[06/02 15:08:37  18039s] #cpu time = 00:02:36, elapsed time = 00:02:36, memory = 23219.42 (MB), peak = 35097.04 (MB)
[06/02 15:08:37  18039s] #
[06/02 15:08:37  18039s] #start global routing iteration 1...
[06/02 15:08:38  18039s] ### init_flow_edge starts on Wed Jun  2 15:08:38 2021 with memory = 23219.47 (MB), peak = 35097.04 (MB)
[06/02 15:08:41  18043s] ### init_flow_edge cpu:00:00:03, real:00:00:03, mem:22.7 GB, peak:34.3 GB
[06/02 15:08:41  18043s] ### routing at level 1 iter 0 for 0 hboxes
[06/02 15:08:42  18043s] ### measure_qor starts on Wed Jun  2 15:08:42 2021 with memory = 23230.39 (MB), peak = 35097.04 (MB)
[06/02 15:08:42  18043s] ### measure_congestion starts on Wed Jun  2 15:08:42 2021 with memory = 23230.39 (MB), peak = 35097.04 (MB)
[06/02 15:08:49  18051s] ### measure_congestion cpu:00:00:08, real:00:00:08, mem:22.7 GB, peak:34.3 GB
[06/02 15:08:50  18051s] ### measure_qor cpu:00:00:08, real:00:00:08, mem:22.7 GB, peak:34.3 GB
[06/02 15:08:50  18051s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 23230.39 (MB), peak = 35097.04 (MB)
[06/02 15:08:50  18051s] #
[06/02 15:08:50  18051s] #start global routing iteration 2...
[06/02 15:08:50  18052s] ### init_flow_edge starts on Wed Jun  2 15:08:50 2021 with memory = 23230.39 (MB), peak = 35097.04 (MB)
[06/02 15:09:06  18067s] ### init_flow_edge cpu:00:00:16, real:00:00:16, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:06  18067s] ### routing at level 2 iter 0 for 0 hboxes
[06/02 15:09:06  18068s] ### measure_qor starts on Wed Jun  2 15:09:06 2021 with memory = 23233.86 (MB), peak = 35097.04 (MB)
[06/02 15:09:06  18068s] ### measure_congestion starts on Wed Jun  2 15:09:06 2021 with memory = 23233.86 (MB), peak = 35097.04 (MB)
[06/02 15:09:07  18068s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:07  18068s] ### measure_qor cpu:00:00:01, real:00:00:01, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:07  18068s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 23233.86 (MB), peak = 35097.04 (MB)
[06/02 15:09:07  18068s] #
[06/02 15:09:07  18068s] #start global routing iteration 3...
[06/02 15:09:07  18069s] ### init_flow_edge starts on Wed Jun  2 15:09:07 2021 with memory = 23233.86 (MB), peak = 35097.04 (MB)
[06/02 15:09:08  18070s] ### init_flow_edge cpu:00:00:01, real:00:00:01, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:08  18070s] ### routing at level 3 iter 0 for 0 hboxes
[06/02 15:09:08  18070s] ### measure_qor starts on Wed Jun  2 15:09:08 2021 with memory = 23233.99 (MB), peak = 35097.04 (MB)
[06/02 15:09:08  18070s] ### measure_congestion starts on Wed Jun  2 15:09:08 2021 with memory = 23233.99 (MB), peak = 35097.04 (MB)
[06/02 15:09:08  18070s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:08  18070s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:08  18070s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23233.99 (MB), peak = 35097.04 (MB)
[06/02 15:09:08  18070s] #
[06/02 15:09:08  18070s] #start global routing iteration 4...
[06/02 15:09:09  18071s] ### init_flow_edge starts on Wed Jun  2 15:09:09 2021 with memory = 23233.99 (MB), peak = 35097.04 (MB)
[06/02 15:09:09  18071s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:09  18071s] ### routing at level 4 (topmost level) iter 0
[06/02 15:09:09  18071s] ### measure_qor starts on Wed Jun  2 15:09:09 2021 with memory = 23234.05 (MB), peak = 35097.04 (MB)
[06/02 15:09:09  18071s] ### measure_congestion starts on Wed Jun  2 15:09:09 2021 with memory = 23234.05 (MB), peak = 35097.04 (MB)
[06/02 15:09:09  18071s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:09  18071s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:10  18071s] ### routing at level 4 (topmost level) iter 1
[06/02 15:09:10  18071s] ### measure_qor starts on Wed Jun  2 15:09:10 2021 with memory = 23234.05 (MB), peak = 35097.04 (MB)
[06/02 15:09:10  18071s] ### measure_congestion starts on Wed Jun  2 15:09:10 2021 with memory = 23234.05 (MB), peak = 35097.04 (MB)
[06/02 15:09:10  18071s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:10  18072s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:10  18072s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23234.05 (MB), peak = 35097.04 (MB)
[06/02 15:09:10  18072s] #
[06/02 15:09:10  18072s] #start global routing iteration 5...
[06/02 15:09:11  18072s] ### routing at level 3 iter 0 for 0 hboxes
[06/02 15:09:11  18073s] ### measure_qor starts on Wed Jun  2 15:09:11 2021 with memory = 23255.50 (MB), peak = 35097.04 (MB)
[06/02 15:09:11  18073s] ### measure_congestion starts on Wed Jun  2 15:09:11 2021 with memory = 23255.50 (MB), peak = 35097.04 (MB)
[06/02 15:09:11  18073s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:11  18073s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:11  18073s] ### measure_congestion starts on Wed Jun  2 15:09:11 2021 with memory = 23255.50 (MB), peak = 35097.04 (MB)
[06/02 15:09:11  18073s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:12  18073s] ### routing at level 3 iter 1 for 0 hboxes
[06/02 15:09:12  18073s] ### measure_qor starts on Wed Jun  2 15:09:12 2021 with memory = 23255.51 (MB), peak = 35097.04 (MB)
[06/02 15:09:12  18073s] ### measure_congestion starts on Wed Jun  2 15:09:12 2021 with memory = 23255.51 (MB), peak = 35097.04 (MB)
[06/02 15:09:12  18073s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:12  18074s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:22.7 GB, peak:34.3 GB
[06/02 15:09:12  18074s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23255.51 (MB), peak = 35097.04 (MB)
[06/02 15:09:12  18074s] #
[06/02 15:09:12  18074s] #start global routing iteration 6...
[06/02 15:09:13  18074s] ### routing at level 2 iter 0 for 0 hboxes
[06/02 15:09:14  18076s] ### measure_qor starts on Wed Jun  2 15:09:14 2021 with memory = 23315.48 (MB), peak = 35097.04 (MB)
[06/02 15:09:14  18076s] ### measure_congestion starts on Wed Jun  2 15:09:14 2021 with memory = 23315.48 (MB), peak = 35097.04 (MB)
[06/02 15:09:15  18076s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:22.8 GB, peak:34.3 GB
[06/02 15:09:15  18077s] ### measure_qor cpu:00:00:01, real:00:00:01, mem:22.8 GB, peak:34.3 GB
[06/02 15:09:15  18077s] ### measure_congestion starts on Wed Jun  2 15:09:15 2021 with memory = 23315.48 (MB), peak = 35097.04 (MB)
[06/02 15:09:16  18077s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:22.8 GB, peak:34.3 GB
[06/02 15:09:16  18077s] ### routing at level 2 iter 1 for 0 hboxes
[06/02 15:09:16  18078s] ### measure_qor starts on Wed Jun  2 15:09:16 2021 with memory = 23316.59 (MB), peak = 35097.04 (MB)
[06/02 15:09:16  18078s] ### measure_congestion starts on Wed Jun  2 15:09:16 2021 with memory = 23316.59 (MB), peak = 35097.04 (MB)
[06/02 15:09:17  18078s] ### measure_congestion cpu:00:00:01, real:00:00:01, mem:22.8 GB, peak:34.3 GB
[06/02 15:09:17  18078s] ### measure_qor cpu:00:00:01, real:00:00:01, mem:22.8 GB, peak:34.3 GB
[06/02 15:09:17  18078s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 23316.59 (MB), peak = 35097.04 (MB)
[06/02 15:09:17  18078s] #
[06/02 15:09:17  18078s] #start global routing iteration 7...
[06/02 15:09:17  18079s] ### routing at level 1 iter 0 for 0 hboxes
[06/02 15:09:36  18097s] ### measure_qor starts on Wed Jun  2 15:09:36 2021 with memory = 23384.28 (MB), peak = 35097.04 (MB)
[06/02 15:09:36  18097s] ### measure_congestion starts on Wed Jun  2 15:09:36 2021 with memory = 23384.28 (MB), peak = 35097.04 (MB)
[06/02 15:09:44  18105s] ### measure_congestion cpu:00:00:08, real:00:00:08, mem:22.8 GB, peak:34.3 GB
[06/02 15:09:44  18106s] ### measure_qor cpu:00:00:08, real:00:00:08, mem:22.8 GB, peak:34.3 GB
[06/02 15:09:44  18106s] ### measure_congestion starts on Wed Jun  2 15:09:44 2021 with memory = 23384.28 (MB), peak = 35097.04 (MB)
[06/02 15:09:52  18114s] ### measure_congestion cpu:00:00:08, real:00:00:08, mem:22.8 GB, peak:34.3 GB
[06/02 15:09:52  18114s] ### routing at level 1 iter 1 for 0 hboxes
[06/02 15:09:53  18115s] ### measure_qor starts on Wed Jun  2 15:09:53 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:09:53  18115s] ### measure_congestion starts on Wed Jun  2 15:09:53 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:01  18123s] ### measure_congestion cpu:00:00:08, real:00:00:08, mem:22.8 GB, peak:34.3 GB
[06/02 15:10:01  18123s] ### measure_qor cpu:00:00:08, real:00:00:08, mem:22.8 GB, peak:34.3 GB
[06/02 15:10:01  18123s] #cpu time = 00:00:44, elapsed time = 00:00:44, memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:01  18123s] #
[06/02 15:10:01  18123s] ### route_end starts on Wed Jun  2 15:10:01 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:02  18123s] #
[06/02 15:10:02  18123s] #Total number of trivial nets (e.g. < 2 pins) = 53201 (skipped).
[06/02 15:10:02  18123s] #Total number of routable nets = 77497.
[06/02 15:10:02  18123s] #Total number of nets in the design = 130698.
[06/02 15:10:02  18123s] #
[06/02 15:10:02  18123s] #178 routable nets have only global wires.
[06/02 15:10:02  18123s] #77319 routable nets have only detail routed wires.
[06/02 15:10:02  18123s] #98 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/02 15:10:02  18123s] #47 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[06/02 15:10:02  18123s] #
[06/02 15:10:02  18123s] #Routed nets constraints summary:
[06/02 15:10:02  18123s] #-------------------------------------------------------------------------------
[06/02 15:10:02  18123s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[06/02 15:10:02  18123s] #-------------------------------------------------------------------------------
[06/02 15:10:02  18123s] #      Default                 92            6                 5              80  
[06/02 15:10:02  18123s] #-------------------------------------------------------------------------------
[06/02 15:10:02  18123s] #        Total                 92            6                 5              80  
[06/02 15:10:02  18123s] #-------------------------------------------------------------------------------
[06/02 15:10:02  18123s] #
[06/02 15:10:02  18123s] #Routing constraints summary of the whole design:
[06/02 15:10:02  18123s] #-------------------------------------------------------------------------------
[06/02 15:10:02  18123s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[06/02 15:10:02  18123s] #-------------------------------------------------------------------------------
[06/02 15:10:02  18123s] #      Default                128           17                16           77352  
[06/02 15:10:02  18123s] #-------------------------------------------------------------------------------
[06/02 15:10:02  18123s] #        Total                128           17                16           77352  
[06/02 15:10:02  18123s] #-------------------------------------------------------------------------------
[06/02 15:10:02  18123s] #
[06/02 15:10:02  18123s] ### cal_base_flow starts on Wed Jun  2 15:10:02 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:02  18123s] ### init_flow_edge starts on Wed Jun  2 15:10:02 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:05  18127s] ### init_flow_edge cpu:00:00:03, real:00:00:03, mem:22.8 GB, peak:34.3 GB
[06/02 15:10:05  18127s] ### cal_flow starts on Wed Jun  2 15:10:05 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:05  18127s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:34.3 GB
[06/02 15:10:05  18127s] ### cal_base_flow cpu:00:00:03, real:00:00:03, mem:22.8 GB, peak:34.3 GB
[06/02 15:10:05  18127s] ### report_overcon starts on Wed Jun  2 15:10:05 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:28  18149s] #
[06/02 15:10:28  18149s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/02 15:10:28  18149s] #
[06/02 15:10:28  18149s] #                 OverCon          
[06/02 15:10:28  18149s] #                  #Gcell    %Gcell
[06/02 15:10:28  18149s] #     Layer           (1)   OverCon  Flow/Cap
[06/02 15:10:28  18149s] #  ----------------------------------------------
[06/02 15:10:28  18149s] #  M1            0(0.00%)   (0.00%)     0.00  
[06/02 15:10:28  18149s] #  M2            4(0.00%)   (0.00%)     0.25  
[06/02 15:10:28  18149s] #  M3            0(0.00%)   (0.00%)     0.00  
[06/02 15:10:28  18149s] #  M4            0(0.00%)   (0.00%)     0.00  
[06/02 15:10:28  18149s] #  M5            0(0.00%)   (0.00%)     0.00  
[06/02 15:10:28  18149s] #  M6            0(0.00%)   (0.00%)     0.00  
[06/02 15:10:28  18149s] #  IA            0(0.00%)   (0.00%)     0.00  
[06/02 15:10:28  18149s] #  IB            0(0.00%)   (0.00%)     0.00  
[06/02 15:10:28  18149s] #  LB            0(0.00%)   (0.00%)     0.00  
[06/02 15:10:28  18149s] #  ----------------------------------------------
[06/02 15:10:28  18149s] #     Total      4(0.00%)   (0.00%)
[06/02 15:10:28  18149s] #
[06/02 15:10:28  18149s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/02 15:10:28  18149s] #  Overflow after GR: 0.00% H + 0.00% V
[06/02 15:10:28  18149s] #
[06/02 15:10:28  18149s] ### report_overcon cpu:00:00:23, real:00:00:23, mem:22.8 GB, peak:34.3 GB
[06/02 15:10:28  18149s] ### cal_base_flow starts on Wed Jun  2 15:10:28 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:28  18149s] ### init_flow_edge starts on Wed Jun  2 15:10:28 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:31  18153s] ### init_flow_edge cpu:00:00:03, real:00:00:03, mem:22.8 GB, peak:34.3 GB
[06/02 15:10:31  18153s] ### cal_flow starts on Wed Jun  2 15:10:31 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:31  18153s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:34.3 GB
[06/02 15:10:31  18153s] ### cal_base_flow cpu:00:00:03, real:00:00:03, mem:22.8 GB, peak:34.3 GB
[06/02 15:10:31  18153s] ### export_cong_map starts on Wed Jun  2 15:10:31 2021 with memory = 23384.48 (MB), peak = 35097.04 (MB)
[06/02 15:10:47  18169s] ### PDZT_Export::export_cong_map starts on Wed Jun  2 15:10:47 2021 with memory = 23605.57 (MB), peak = 35097.04 (MB)
[06/02 15:10:48  18170s] ### PDZT_Export::export_cong_map cpu:00:00:01, real:00:00:01, mem:23.1 GB, peak:34.3 GB
[06/02 15:10:48  18170s] ### export_cong_map cpu:00:00:17, real:00:00:17, mem:23.1 GB, peak:34.3 GB
[06/02 15:10:48  18170s] ### import_cong_map starts on Wed Jun  2 15:10:48 2021 with memory = 23605.57 (MB), peak = 35097.04 (MB)
[06/02 15:10:48  18170s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:23.1 GB, peak:34.3 GB
[06/02 15:10:48  18170s] ### update starts on Wed Jun  2 15:10:48 2021 with memory = 23605.57 (MB), peak = 35097.04 (MB)
[06/02 15:10:48  18170s] #Complete Global Routing.
[06/02 15:10:48  18170s] #Total number of nets with non-default rule or having extra spacing = 131
[06/02 15:10:48  18170s] #Total wire length = 13433213 um.
[06/02 15:10:48  18170s] #Total half perimeter of net bounding box = 13145557 um.
[06/02 15:10:48  18170s] #Total wire length on LAYER M1 = 1695024 um.
[06/02 15:10:48  18170s] #Total wire length on LAYER M2 = 4177475 um.
[06/02 15:10:48  18170s] #Total wire length on LAYER M3 = 4008661 um.
[06/02 15:10:48  18170s] #Total wire length on LAYER M4 = 1664448 um.
[06/02 15:10:48  18170s] #Total wire length on LAYER M5 = 1152255 um.
[06/02 15:10:48  18170s] #Total wire length on LAYER M6 = 702267 um.
[06/02 15:10:48  18170s] #Total wire length on LAYER IA = 10674 um.
[06/02 15:10:48  18170s] #Total wire length on LAYER IB = 22409 um.
[06/02 15:10:48  18170s] #Total wire length on LAYER LB = 0 um.
[06/02 15:10:48  18170s] #Total number of vias = 878787
[06/02 15:10:48  18170s] #Total number of multi-cut vias = 798307 ( 90.8%)
[06/02 15:10:48  18170s] #Total number of single cut vias = 80480 (  9.2%)
[06/02 15:10:48  18170s] #Up-Via Summary (total 878787):
[06/02 15:10:48  18170s] #                   single-cut          multi-cut      Total
[06/02 15:10:48  18170s] #-----------------------------------------------------------
[06/02 15:10:48  18170s] # M1             45773 ( 14.9%)    261181 ( 85.1%)     306954
[06/02 15:10:48  18170s] # M2             23805 (  7.8%)    281155 ( 92.2%)     304960
[06/02 15:10:48  18170s] # M3              7846 (  4.8%)    154486 ( 95.2%)     162332
[06/02 15:10:48  18170s] # M4              2416 (  3.1%)     75689 ( 96.9%)      78105
[06/02 15:10:48  18170s] # M5               460 (  1.8%)     25395 ( 98.2%)      25855
[06/02 15:10:48  18170s] # M6               178 ( 45.9%)       210 ( 54.1%)        388
[06/02 15:10:48  18170s] # IA                 2 (  1.0%)       191 ( 99.0%)        193
[06/02 15:10:48  18170s] #-----------------------------------------------------------
[06/02 15:10:48  18170s] #                80480 (  9.2%)    798307 ( 90.8%)     878787 
[06/02 15:10:48  18170s] #
[06/02 15:10:48  18170s] ### update cpu:00:00:00, real:00:00:00, mem:23.1 GB, peak:34.3 GB
[06/02 15:10:48  18170s] ### report_overcon starts on Wed Jun  2 15:10:48 2021 with memory = 23606.00 (MB), peak = 35097.04 (MB)
[06/02 15:10:48  18170s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:23.1 GB, peak:34.3 GB
[06/02 15:10:48  18170s] ### report_overcon starts on Wed Jun  2 15:10:48 2021 with memory = 23606.00 (MB), peak = 35097.04 (MB)
[06/02 15:11:11  18192s] #Max overcon = 1 tracks.
[06/02 15:11:11  18192s] #Total overcon = 0.00%.
[06/02 15:11:11  18192s] #Worst layer Gcell overcon rate = 0.00%.
[06/02 15:11:11  18192s] ### report_overcon cpu:00:00:23, real:00:00:23, mem:23.1 GB, peak:34.3 GB
[06/02 15:11:11  18193s] ### route_end cpu:00:01:10, real:00:01:10, mem:22.7 GB, peak:34.3 GB
[06/02 15:11:11  18193s] #
[06/02 15:11:11  18193s] #Global routing statistics:
[06/02 15:11:11  18193s] #Cpu time = 00:05:11
[06/02 15:11:11  18193s] #Elapsed time = 00:05:10
[06/02 15:11:11  18193s] #Increased memory = 12757.70 (MB)
[06/02 15:11:11  18193s] #Total memory = 23294.99 (MB)
[06/02 15:11:11  18193s] #Peak memory = 35097.04 (MB)
[06/02 15:11:11  18193s] #
[06/02 15:11:11  18193s] #Finished global routing on Wed Jun  2 15:11:11 2021
[06/02 15:11:11  18193s] #
[06/02 15:11:11  18193s] #
[06/02 15:11:11  18193s] ### Time Record (Global Routing) is uninstalled.
[06/02 15:11:13  18195s] ### Time Record (Track Assignment) is installed.
[06/02 15:11:13  18195s] ### Time Record (Track Assignment) is uninstalled.
[06/02 15:11:13  18195s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 10718.48 (MB), peak = 35097.04 (MB)
[06/02 15:11:13  18195s] ### Time Record (Track Assignment) is installed.
[06/02 15:11:14  18196s] #Start Track Assignment.
[06/02 15:11:19  18201s] #Done with 29 horizontal wires in 76 hboxes and 23 vertical wires in 76 hboxes.
[06/02 15:11:24  18206s] #Done with 0 horizontal wires in 76 hboxes and 6 vertical wires in 76 hboxes.
[06/02 15:11:25  18207s] #Complete Track Assignment.
[06/02 15:11:26  18208s] #Total number of nets with non-default rule or having extra spacing = 131
[06/02 15:11:26  18208s] #Total wire length = 13433339 um.
[06/02 15:11:26  18208s] #Total half perimeter of net bounding box = 13145557 um.
[06/02 15:11:26  18208s] #Total wire length on LAYER M1 = 1695040 um.
[06/02 15:11:26  18208s] #Total wire length on LAYER M2 = 4177513 um.
[06/02 15:11:26  18208s] #Total wire length on LAYER M3 = 4008712 um.
[06/02 15:11:26  18208s] #Total wire length on LAYER M4 = 1664460 um.
[06/02 15:11:26  18208s] #Total wire length on LAYER M5 = 1152258 um.
[06/02 15:11:26  18208s] #Total wire length on LAYER M6 = 702271 um.
[06/02 15:11:26  18208s] #Total wire length on LAYER IA = 10676 um.
[06/02 15:11:26  18208s] #Total wire length on LAYER IB = 22409 um.
[06/02 15:11:26  18208s] #Total wire length on LAYER LB = 0 um.
[06/02 15:11:26  18208s] #Total number of vias = 878787
[06/02 15:11:26  18208s] #Total number of multi-cut vias = 798307 ( 90.8%)
[06/02 15:11:26  18208s] #Total number of single cut vias = 80480 (  9.2%)
[06/02 15:11:26  18208s] #Up-Via Summary (total 878787):
[06/02 15:11:26  18208s] #                   single-cut          multi-cut      Total
[06/02 15:11:26  18208s] #-----------------------------------------------------------
[06/02 15:11:26  18208s] # M1             45773 ( 14.9%)    261181 ( 85.1%)     306954
[06/02 15:11:26  18208s] # M2             23805 (  7.8%)    281155 ( 92.2%)     304960
[06/02 15:11:26  18208s] # M3              7846 (  4.8%)    154486 ( 95.2%)     162332
[06/02 15:11:26  18208s] # M4              2416 (  3.1%)     75689 ( 96.9%)      78105
[06/02 15:11:26  18208s] # M5               460 (  1.8%)     25395 ( 98.2%)      25855
[06/02 15:11:26  18208s] # M6               178 ( 45.9%)       210 ( 54.1%)        388
[06/02 15:11:26  18208s] # IA                 2 (  1.0%)       191 ( 99.0%)        193
[06/02 15:11:26  18208s] #-----------------------------------------------------------
[06/02 15:11:26  18208s] #                80480 (  9.2%)    798307 ( 90.8%)     878787 
[06/02 15:11:26  18208s] #
[06/02 15:11:26  18208s] ### Time Record (Track Assignment) is uninstalled.
[06/02 15:11:26  18208s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 11139.62 (MB), peak = 35097.04 (MB)
[06/02 15:11:26  18208s] #
[06/02 15:11:26  18208s] #number of short segments in preferred routing layers
[06/02 15:11:26  18208s] #	
[06/02 15:11:26  18208s] #	
[06/02 15:11:26  18208s] #
[06/02 15:11:27  18209s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/02 15:11:27  18209s] #Cpu time = 00:08:27
[06/02 15:11:27  18209s] #Elapsed time = 00:08:27
[06/02 15:11:27  18209s] #Increased memory = 914.70 (MB)
[06/02 15:11:27  18209s] #Total memory = 11142.45 (MB)
[06/02 15:11:27  18209s] #Peak memory = 35097.04 (MB)
[06/02 15:11:28  18210s] ### Time Record (Detail Routing) is installed.
[06/02 15:11:29  18211s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 15:11:30  18212s] #
[06/02 15:11:30  18212s] #Start Detail Routing..
[06/02 15:11:30  18212s] #
[06/02 15:11:30  18212s] #Start litho driven routing to prevent litho hotspot patterns.
[06/02 15:11:31  18212s] #start initial detail routing ...
[06/02 15:11:31  18213s] ### Design has 0 dirty nets, 460 dirty-areas)
[06/02 15:11:35  18217s] #    completing 10% with 9 violations
[06/02 15:11:35  18217s] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 11569.04 (MB), peak = 35097.04 (MB)
[06/02 15:11:37  18219s] #    completing 20% with 12 violations
[06/02 15:11:37  18219s] #    cpu time = 00:00:07, elapsed time = 00:00:06, memory = 11577.20 (MB), peak = 35097.04 (MB)
[06/02 15:11:40  18222s] #    completing 30% with 7 violations
[06/02 15:11:40  18222s] #    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 11583.45 (MB), peak = 35097.04 (MB)
[06/02 15:11:42  18224s] #    completing 40% with 7 violations
[06/02 15:11:42  18224s] #    cpu time = 00:00:12, elapsed time = 00:00:12, memory = 11591.99 (MB), peak = 35097.04 (MB)
[06/02 15:11:45  18227s] #    completing 50% with 9 violations
[06/02 15:11:45  18227s] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 11604.38 (MB), peak = 35097.04 (MB)
[06/02 15:11:47  18229s] #    completing 60% with 18 violations
[06/02 15:11:47  18229s] #    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 11611.12 (MB), peak = 35097.04 (MB)
[06/02 15:11:50  18232s] #    completing 70% with 12 violations
[06/02 15:11:50  18232s] #    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 11611.93 (MB), peak = 35097.04 (MB)
[06/02 15:11:54  18236s] #    completing 80% with 15 violations
[06/02 15:11:54  18236s] #    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 11618.82 (MB), peak = 35097.04 (MB)
[06/02 15:11:56  18238s] #    completing 90% with 15 violations
[06/02 15:11:56  18238s] #    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 11624.74 (MB), peak = 35097.04 (MB)
[06/02 15:11:59  18241s] #    completing 100% with 13 violations
[06/02 15:11:59  18241s] #    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 11632.66 (MB), peak = 35097.04 (MB)
[06/02 15:11:59  18241s] # ECO: 0.0% of the total area was rechecked for DRC, and 0.0% required routing.
[06/02 15:12:00  18242s] #   number of violations = 13
[06/02 15:12:00  18242s] #
[06/02 15:12:00  18242s] #    By Layer and Type :
[06/02 15:12:00  18242s] #	          Short     Loop      Enc   EolOpp   EolExt   Totals
[06/02 15:12:00  18242s] #	M1            2        0        5        1        1        9
[06/02 15:12:00  18242s] #	M2            0        0        0        1        0        1
[06/02 15:12:00  18242s] #	M3            0        2        1        0        0        3
[06/02 15:12:00  18242s] #	Totals        2        2        6        2        1       13
[06/02 15:12:00  18242s] #86 out of 77302 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[06/02 15:12:06  18248s] #0.0% of the total area is being checked for drcs
[06/02 15:12:06  18248s] #0.0% of the total area was checked
[06/02 15:12:07  18248s] #   number of violations = 13
[06/02 15:12:07  18248s] #
[06/02 15:12:07  18248s] #    By Layer and Type :
[06/02 15:12:07  18248s] #	          Short     Loop      Enc   EolOpp   EolExt   Totals
[06/02 15:12:07  18248s] #	M1            2        0        5        1        1        9
[06/02 15:12:07  18248s] #	M2            0        0        0        1        0        1
[06/02 15:12:07  18248s] #	M3            0        2        1        0        0        3
[06/02 15:12:07  18248s] #	Totals        2        2        6        2        1       13
[06/02 15:12:07  18248s] #cpu time = 00:00:36, elapsed time = 00:00:36, memory = 12369.94 (MB), peak = 35097.04 (MB)
[06/02 15:12:10  18252s] #start 1st optimization iteration ...
[06/02 15:12:11  18252s] #deterministic_schedule_search_repair_queue1
[06/02 15:12:12  18254s] #   number of violations = 0
[06/02 15:12:12  18254s] #    number of process antenna violations = 55
[06/02 15:12:12  18254s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 13346.05 (MB), peak = 35097.04 (MB)
[06/02 15:12:13  18255s] #Complete Detail Routing.
[06/02 15:12:13  18255s] #Total number of nets with non-default rule or having extra spacing = 131
[06/02 15:12:13  18255s] #Total wire length = 13433274 um.
[06/02 15:12:13  18255s] #Total half perimeter of net bounding box = 13145557 um.
[06/02 15:12:13  18255s] #Total wire length on LAYER M1 = 1695025 um.
[06/02 15:12:13  18255s] #Total wire length on LAYER M2 = 4177509 um.
[06/02 15:12:13  18255s] #Total wire length on LAYER M3 = 4008685 um.
[06/02 15:12:13  18255s] #Total wire length on LAYER M4 = 1664445 um.
[06/02 15:12:13  18255s] #Total wire length on LAYER M5 = 1152258 um.
[06/02 15:12:13  18255s] #Total wire length on LAYER M6 = 702268 um.
[06/02 15:12:13  18255s] #Total wire length on LAYER IA = 10673 um.
[06/02 15:12:13  18255s] #Total wire length on LAYER IB = 22410 um.
[06/02 15:12:13  18255s] #Total wire length on LAYER LB = 0 um.
[06/02 15:12:13  18255s] #Total number of vias = 878814
[06/02 15:12:13  18255s] #Total number of multi-cut vias = 798322 ( 90.8%)
[06/02 15:12:13  18255s] #Total number of single cut vias = 80492 (  9.2%)
[06/02 15:12:13  18255s] #Up-Via Summary (total 878814):
[06/02 15:12:13  18255s] #                   single-cut          multi-cut      Total
[06/02 15:12:13  18255s] #-----------------------------------------------------------
[06/02 15:12:13  18255s] # M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
[06/02 15:12:13  18255s] # M2             23819 (  7.8%)    281159 ( 92.2%)     304978
[06/02 15:12:13  18255s] # M3              7859 (  4.8%)    154478 ( 95.2%)     162337
[06/02 15:12:13  18255s] # M4              2413 (  3.1%)     75694 ( 96.9%)      78107
[06/02 15:12:13  18255s] # M5               456 (  1.8%)     25397 ( 98.2%)      25853
[06/02 15:12:13  18255s] # M6               179 ( 46.4%)       207 ( 53.6%)        386
[06/02 15:12:13  18255s] # IA                 3 (  1.6%)       186 ( 98.4%)        189
[06/02 15:12:13  18255s] #-----------------------------------------------------------
[06/02 15:12:13  18255s] #                80492 (  9.2%)    798322 ( 90.8%)     878814 
[06/02 15:12:13  18255s] #
[06/02 15:12:13  18255s] #Total number of DRC violations = 0
[06/02 15:12:14  18256s] ### Time Record (Detail Routing) is uninstalled.
[06/02 15:12:14  18256s] #Cpu time = 00:00:46
[06/02 15:12:14  18256s] #Elapsed time = 00:00:46
[06/02 15:12:14  18256s] #Increased memory = 20.64 (MB)
[06/02 15:12:14  18256s] #Total memory = 11163.25 (MB)
[06/02 15:12:14  18256s] #Peak memory = 35097.04 (MB)
[06/02 15:12:14  18256s] ### Time Record (Antenna Fixing) is installed.
[06/02 15:12:14  18256s] #
[06/02 15:12:14  18256s] #start routing for process antenna violation fix ...
[06/02 15:12:15  18257s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 15:12:19  18261s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 11595.77 (MB), peak = 35097.04 (MB)
[06/02 15:12:19  18261s] #
[06/02 15:12:19  18261s] #Total number of nets with non-default rule or having extra spacing = 131
[06/02 15:12:19  18261s] #Total wire length = 13433274 um.
[06/02 15:12:19  18261s] #Total half perimeter of net bounding box = 13145557 um.
[06/02 15:12:19  18261s] #Total wire length on LAYER M1 = 1695025 um.
[06/02 15:12:19  18261s] #Total wire length on LAYER M2 = 4177507 um.
[06/02 15:12:19  18261s] #Total wire length on LAYER M3 = 4008654 um.
[06/02 15:12:19  18261s] #Total wire length on LAYER M4 = 1664448 um.
[06/02 15:12:19  18261s] #Total wire length on LAYER M5 = 1152290 um.
[06/02 15:12:19  18261s] #Total wire length on LAYER M6 = 702268 um.
[06/02 15:12:19  18261s] #Total wire length on LAYER IA = 10673 um.
[06/02 15:12:19  18261s] #Total wire length on LAYER IB = 22410 um.
[06/02 15:12:19  18261s] #Total wire length on LAYER LB = 0 um.
[06/02 15:12:19  18261s] #Total number of vias = 878862
[06/02 15:12:19  18261s] #Total number of multi-cut vias = 798322 ( 90.8%)
[06/02 15:12:19  18261s] #Total number of single cut vias = 80540 (  9.2%)
[06/02 15:12:19  18261s] #Up-Via Summary (total 878862):
[06/02 15:12:19  18261s] #                   single-cut          multi-cut      Total
[06/02 15:12:19  18261s] #-----------------------------------------------------------
[06/02 15:12:19  18261s] # M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
[06/02 15:12:19  18261s] # M2             23821 (  7.8%)    281159 ( 92.2%)     304980
[06/02 15:12:19  18261s] # M3              7883 (  4.9%)    154478 ( 95.1%)     162361
[06/02 15:12:19  18261s] # M4              2435 (  3.1%)     75694 ( 96.9%)      78129
[06/02 15:12:19  18261s] # M5               456 (  1.8%)     25397 ( 98.2%)      25853
[06/02 15:12:19  18261s] # M6               179 ( 46.4%)       207 ( 53.6%)        386
[06/02 15:12:19  18261s] # IA                 3 (  1.6%)       186 ( 98.4%)        189
[06/02 15:12:19  18261s] #-----------------------------------------------------------
[06/02 15:12:19  18261s] #                80540 (  9.2%)    798322 ( 90.8%)     878862 
[06/02 15:12:19  18261s] #
[06/02 15:12:19  18261s] #Total number of DRC violations = 0
[06/02 15:12:19  18261s] #Total number of net violated process antenna rule = 1
[06/02 15:12:19  18261s] #
[06/02 15:12:23  18265s] #
[06/02 15:12:23  18265s] # start diode insertion for process antenna violation fix ...
[06/02 15:12:23  18265s] # output diode eco list to '.nano_eco_diode.list1'.
[06/02 15:12:23  18265s] #
[06/02 15:12:23  18265s] OPERPROF: Starting DPlace-Init at level 1, MEM:15464.2M
[06/02 15:12:23  18265s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 15:12:23  18265s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:15464.2M
[06/02 15:12:29  18270s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.830, REAL:5.830, MEM:15464.2M
[06/02 15:12:35  18277s] [CPU] DPlace-Init (cpu=0:00:12.1, real=0:00:12.0, mem=15464.2MB).
[06/02 15:12:35  18277s] OPERPROF: Finished DPlace-Init at level 1, CPU:12.060, REAL:12.063, MEM:15464.2M
[06/02 15:12:35  18277s] # ** Added 1 diode instances.
[06/02 15:12:35  18277s] # Distance statistics from ideal location:
[06/02 15:12:35  18277s] #     Max (X+Y): 1.112 microns
[06/02 15:12:35  18277s] #    Mean (X+Y): 1.112 microns
[06/02 15:12:35  18277s] #
[06/02 15:12:36  18278s] # 1 diode(s) added
[06/02 15:12:36  18278s] # 0 old filler cell(s) deleted
[06/02 15:12:36  18278s] # 0 new filler cell(s) added
[06/02 15:12:36  18278s] #
[06/02 15:17:53  18595s] #cpu time = 00:05:31, elapsed time = 00:05:30, memory = 11927.90 (MB), peak = 35097.04 (MB)
[06/02 15:17:53  18595s] #
[06/02 15:17:53  18596s] #Total number of nets with non-default rule or having extra spacing = 131
[06/02 15:17:53  18596s] #Total wire length = 13433274 um.
[06/02 15:17:53  18596s] #Total half perimeter of net bounding box = 13145557 um.
[06/02 15:17:53  18596s] #Total wire length on LAYER M1 = 1695026 um.
[06/02 15:17:53  18596s] #Total wire length on LAYER M2 = 4177506 um.
[06/02 15:17:53  18596s] #Total wire length on LAYER M3 = 4008654 um.
[06/02 15:17:53  18596s] #Total wire length on LAYER M4 = 1664448 um.
[06/02 15:17:53  18596s] #Total wire length on LAYER M5 = 1152290 um.
[06/02 15:17:53  18596s] #Total wire length on LAYER M6 = 702268 um.
[06/02 15:17:53  18596s] #Total wire length on LAYER IA = 10673 um.
[06/02 15:17:53  18596s] #Total wire length on LAYER IB = 22410 um.
[06/02 15:17:53  18596s] #Total wire length on LAYER LB = 0 um.
[06/02 15:17:53  18596s] #Total number of vias = 878862
[06/02 15:17:53  18596s] #Total number of multi-cut vias = 798319 ( 90.8%)
[06/02 15:17:53  18596s] #Total number of single cut vias = 80543 (  9.2%)
[06/02 15:17:53  18596s] #Up-Via Summary (total 878862):
[06/02 15:17:53  18596s] #                   single-cut          multi-cut      Total
[06/02 15:17:53  18596s] #-----------------------------------------------------------
[06/02 15:17:53  18596s] # M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
[06/02 15:17:53  18596s] # M2             23822 (  7.8%)    281158 ( 92.2%)     304980
[06/02 15:17:53  18596s] # M3              7884 (  4.9%)    154477 ( 95.1%)     162361
[06/02 15:17:53  18596s] # M4              2436 (  3.1%)     75693 ( 96.9%)      78129
[06/02 15:17:53  18596s] # M5               456 (  1.8%)     25397 ( 98.2%)      25853
[06/02 15:17:53  18596s] # M6               179 ( 46.4%)       207 ( 53.6%)        386
[06/02 15:17:53  18596s] # IA                 3 (  1.6%)       186 ( 98.4%)        189
[06/02 15:17:53  18596s] #-----------------------------------------------------------
[06/02 15:17:53  18596s] #                80543 (  9.2%)    798319 ( 90.8%)     878862 
[06/02 15:17:53  18596s] #
[06/02 15:17:53  18596s] #Total number of DRC violations = 0
[06/02 15:17:53  18596s] #Total number of net violated process antenna rule = 0
[06/02 15:17:53  18596s] #
[06/02 15:17:57  18599s] #
[06/02 15:17:57  18599s] #Total number of nets with non-default rule or having extra spacing = 131
[06/02 15:17:57  18599s] #Total wire length = 13433274 um.
[06/02 15:17:57  18599s] #Total half perimeter of net bounding box = 13145557 um.
[06/02 15:17:57  18599s] #Total wire length on LAYER M1 = 1695026 um.
[06/02 15:17:57  18599s] #Total wire length on LAYER M2 = 4177506 um.
[06/02 15:17:57  18599s] #Total wire length on LAYER M3 = 4008654 um.
[06/02 15:17:57  18599s] #Total wire length on LAYER M4 = 1664448 um.
[06/02 15:17:57  18599s] #Total wire length on LAYER M5 = 1152290 um.
[06/02 15:17:57  18599s] #Total wire length on LAYER M6 = 702268 um.
[06/02 15:17:57  18599s] #Total wire length on LAYER IA = 10673 um.
[06/02 15:17:57  18599s] #Total wire length on LAYER IB = 22410 um.
[06/02 15:17:57  18599s] #Total wire length on LAYER LB = 0 um.
[06/02 15:17:57  18599s] #Total number of vias = 878862
[06/02 15:17:57  18599s] #Total number of multi-cut vias = 798319 ( 90.8%)
[06/02 15:17:57  18599s] #Total number of single cut vias = 80543 (  9.2%)
[06/02 15:17:57  18599s] #Up-Via Summary (total 878862):
[06/02 15:17:57  18599s] #                   single-cut          multi-cut      Total
[06/02 15:17:57  18599s] #-----------------------------------------------------------
[06/02 15:17:57  18599s] # M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
[06/02 15:17:57  18599s] # M2             23822 (  7.8%)    281158 ( 92.2%)     304980
[06/02 15:17:57  18599s] # M3              7884 (  4.9%)    154477 ( 95.1%)     162361
[06/02 15:17:57  18599s] # M4              2436 (  3.1%)     75693 ( 96.9%)      78129
[06/02 15:17:57  18599s] # M5               456 (  1.8%)     25397 ( 98.2%)      25853
[06/02 15:17:57  18599s] # M6               179 ( 46.4%)       207 ( 53.6%)        386
[06/02 15:17:57  18599s] # IA                 3 (  1.6%)       186 ( 98.4%)        189
[06/02 15:17:57  18599s] #-----------------------------------------------------------
[06/02 15:17:57  18599s] #                80543 (  9.2%)    798319 ( 90.8%)     878862 
[06/02 15:17:57  18599s] #
[06/02 15:17:57  18599s] #Total number of DRC violations = 0
[06/02 15:17:57  18599s] #Total number of net violated process antenna rule = 0
[06/02 15:17:57  18599s] #
[06/02 15:17:57  18599s] ### Time Record (Antenna Fixing) is uninstalled.
[06/02 15:18:01  18603s] ### Time Record (Post Route Wire Spreading) is installed.
[06/02 15:18:01  18604s] ### max drc and si pitch = 26000 (13.00000 um) MT-safe pitch = 24000 (12.00000 um) patch pitch = 7200 ( 3.60000 um)
[06/02 15:18:02  18605s] #
[06/02 15:18:02  18605s] #Start Post Route wire spreading..
[06/02 15:18:03  18605s] #
[06/02 15:18:03  18605s] #Start data preparation for wire spreading...
[06/02 15:18:03  18605s] #
[06/02 15:18:03  18605s] #Data preparation is done on Wed Jun  2 15:18:03 2021
[06/02 15:18:03  18605s] #
[06/02 15:18:07  18609s] #
[06/02 15:18:07  18609s] #Start Post Route Wire Spread.
[06/02 15:18:33  18636s] #Done with 2687 horizontal wires in 603 hboxes and 1935 vertical wires in 603 hboxes.
[06/02 15:18:34  18636s] #Complete Post Route Wire Spread.
[06/02 15:18:34  18636s] #
[06/02 15:18:34  18637s] #Total number of nets with non-default rule or having extra spacing = 130
[06/02 15:18:34  18637s] #Total wire length = 13434055 um.
[06/02 15:18:34  18637s] #Total half perimeter of net bounding box = 13145557 um.
[06/02 15:18:34  18637s] #Total wire length on LAYER M1 = 1695048 um.
[06/02 15:18:34  18637s] #Total wire length on LAYER M2 = 4177563 um.
[06/02 15:18:34  18637s] #Total wire length on LAYER M3 = 4008779 um.
[06/02 15:18:34  18637s] #Total wire length on LAYER M4 = 1664687 um.
[06/02 15:18:34  18637s] #Total wire length on LAYER M5 = 1152495 um.
[06/02 15:18:34  18637s] #Total wire length on LAYER M6 = 702398 um.
[06/02 15:18:34  18637s] #Total wire length on LAYER IA = 10675 um.
[06/02 15:18:34  18637s] #Total wire length on LAYER IB = 22411 um.
[06/02 15:18:34  18637s] #Total wire length on LAYER LB = 0 um.
[06/02 15:18:34  18637s] #Total number of vias = 878862
[06/02 15:18:34  18637s] #Total number of multi-cut vias = 798319 ( 90.8%)
[06/02 15:18:34  18637s] #Total number of single cut vias = 80543 (  9.2%)
[06/02 15:18:34  18637s] #Up-Via Summary (total 878862):
[06/02 15:18:34  18637s] #                   single-cut          multi-cut      Total
[06/02 15:18:34  18637s] #-----------------------------------------------------------
[06/02 15:18:34  18637s] # M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
[06/02 15:18:34  18637s] # M2             23822 (  7.8%)    281158 ( 92.2%)     304980
[06/02 15:18:34  18637s] # M3              7884 (  4.9%)    154477 ( 95.1%)     162361
[06/02 15:18:34  18637s] # M4              2436 (  3.1%)     75693 ( 96.9%)      78129
[06/02 15:18:34  18637s] # M5               456 (  1.8%)     25397 ( 98.2%)      25853
[06/02 15:18:34  18637s] # M6               179 ( 46.4%)       207 ( 53.6%)        386
[06/02 15:18:34  18637s] # IA                 3 (  1.6%)       186 ( 98.4%)        189
[06/02 15:18:34  18637s] #-----------------------------------------------------------
[06/02 15:18:34  18637s] #                80543 (  9.2%)    798319 ( 90.8%)     878862 
[06/02 15:18:34  18637s] #
[06/02 15:18:38  18641s] #   number of violations = 0
[06/02 15:18:38  18641s] #cpu time = 00:00:36, elapsed time = 00:00:36, memory = 12170.34 (MB), peak = 35097.04 (MB)
[06/02 15:18:38  18641s] #CELL_VIEW swerv_wrapper,init has no DRC violation.
[06/02 15:18:38  18641s] #Total number of DRC violations = 0
[06/02 15:18:38  18641s] #Total number of net violated process antenna rule = 0
[06/02 15:18:38  18641s] #Post Route wire spread is done.
[06/02 15:18:38  18641s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/02 15:18:39  18641s] #Total number of nets with non-default rule or having extra spacing = 130
[06/02 15:18:39  18641s] #Total wire length = 13434055 um.
[06/02 15:18:39  18641s] #Total half perimeter of net bounding box = 13145557 um.
[06/02 15:18:39  18641s] #Total wire length on LAYER M1 = 1695048 um.
[06/02 15:18:39  18641s] #Total wire length on LAYER M2 = 4177563 um.
[06/02 15:18:39  18641s] #Total wire length on LAYER M3 = 4008779 um.
[06/02 15:18:39  18641s] #Total wire length on LAYER M4 = 1664687 um.
[06/02 15:18:39  18641s] #Total wire length on LAYER M5 = 1152495 um.
[06/02 15:18:39  18641s] #Total wire length on LAYER M6 = 702398 um.
[06/02 15:18:39  18641s] #Total wire length on LAYER IA = 10675 um.
[06/02 15:18:39  18641s] #Total wire length on LAYER IB = 22411 um.
[06/02 15:18:39  18641s] #Total wire length on LAYER LB = 0 um.
[06/02 15:18:39  18641s] #Total number of vias = 878862
[06/02 15:18:39  18641s] #Total number of multi-cut vias = 798319 ( 90.8%)
[06/02 15:18:39  18641s] #Total number of single cut vias = 80543 (  9.2%)
[06/02 15:18:39  18641s] #Up-Via Summary (total 878862):
[06/02 15:18:39  18641s] #                   single-cut          multi-cut      Total
[06/02 15:18:39  18641s] #-----------------------------------------------------------
[06/02 15:18:39  18641s] # M1             45763 ( 14.9%)    261201 ( 85.1%)     306964
[06/02 15:18:39  18641s] # M2             23822 (  7.8%)    281158 ( 92.2%)     304980
[06/02 15:18:39  18641s] # M3              7884 (  4.9%)    154477 ( 95.1%)     162361
[06/02 15:18:39  18641s] # M4              2436 (  3.1%)     75693 ( 96.9%)      78129
[06/02 15:18:39  18641s] # M5               456 (  1.8%)     25397 ( 98.2%)      25853
[06/02 15:18:39  18641s] # M6               179 ( 46.4%)       207 ( 53.6%)        386
[06/02 15:18:39  18641s] # IA                 3 (  1.6%)       186 ( 98.4%)        189
[06/02 15:18:39  18641s] #-----------------------------------------------------------
[06/02 15:18:39  18641s] #                80543 (  9.2%)    798319 ( 90.8%)     878862 
[06/02 15:18:39  18641s] #
[06/02 15:18:39  18642s] #detailRoute Statistics:
[06/02 15:18:39  18642s] #Cpu time = 00:07:12
[06/02 15:18:39  18642s] #Elapsed time = 00:07:12
[06/02 15:18:39  18642s] #Increased memory = 737.73 (MB)
[06/02 15:18:39  18642s] #Total memory = 11880.34 (MB)
[06/02 15:18:39  18642s] #Peak memory = 35097.04 (MB)
[06/02 15:18:39  18642s] #Skip updating routing design signature in db-snapshot flow
[06/02 15:18:39  18642s] ### Time Record (DB Export) is installed.
[06/02 15:18:42  18645s] ### Time Record (DB Export) is uninstalled.
[06/02 15:18:42  18645s] ### Time Record (Post Callback) is installed.
[06/02 15:18:43  18646s] ### Time Record (Post Callback) is uninstalled.
[06/02 15:18:43  18646s] #
[06/02 15:18:43  18646s] #globalDetailRoute statistics:
[06/02 15:18:43  18646s] #Cpu time = 00:15:52
[06/02 15:18:43  18646s] #Elapsed time = 00:15:50
[06/02 15:18:43  18646s] #Increased memory = -455.89 (MB)
[06/02 15:18:43  18646s] #Total memory = 10229.82 (MB)
[06/02 15:18:43  18646s] #Peak memory = 35097.04 (MB)
[06/02 15:18:43  18646s] #Number of warnings = 106
[06/02 15:18:43  18646s] #Total number of warnings = 345
[06/02 15:18:43  18646s] #Number of fails = 0
[06/02 15:18:43  18646s] #Total number of fails = 0
[06/02 15:18:43  18646s] #Complete globalDetailRoute on Wed Jun  2 15:18:43 2021
[06/02 15:18:43  18646s] #
[06/02 15:18:43  18646s] ### Time Record (globalDetailRoute) is uninstalled.
[06/02 15:18:43  18646s] ### 
[06/02 15:18:43  18646s] ###   Scalability Statistics
[06/02 15:18:43  18646s] ### 
[06/02 15:18:43  18646s] ### --------------------------------+----------------+----------------+----------------+
[06/02 15:18:43  18646s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[06/02 15:18:43  18646s] ### --------------------------------+----------------+----------------+----------------+
[06/02 15:18:43  18646s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[06/02 15:18:43  18646s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[06/02 15:18:43  18646s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[06/02 15:18:43  18646s] ###   DB Import                     |        00:00:06|        00:00:06|             1.0|
[06/02 15:18:43  18646s] ###   DB Export                     |        00:00:03|        00:00:03|             1.0|
[06/02 15:18:43  18646s] ###   Cell Pin Access               |        00:02:48|        00:02:48|             1.0|
[06/02 15:18:43  18646s] ###   Instance Pin Access           |        00:00:07|        00:00:07|             1.0|
[06/02 15:18:43  18646s] ###   Special Wire Merging          |        00:00:01|        00:00:01|             1.0|
[06/02 15:18:43  18646s] ###   Data Preparation              |        00:00:09|        00:00:09|             1.0|
[06/02 15:18:43  18646s] ###   Global Routing                |        00:09:44|        00:09:43|             1.0|
[06/02 15:18:43  18646s] ###   Track Assignment              |        00:00:13|        00:00:13|             1.0|
[06/02 15:18:43  18646s] ###   Post Route Wire Spreading     |        00:00:37|        00:00:37|             1.0|
[06/02 15:18:43  18646s] ###   Detail Routing                |        00:00:46|        00:00:46|             1.0|
[06/02 15:18:43  18646s] ###   Antenna Fixing                |        00:01:05|        00:01:05|             1.0|
[06/02 15:18:43  18646s] ###   Entire Command                |        00:15:52|        00:15:51|             1.0|
[06/02 15:18:43  18646s] ### --------------------------------+----------------+----------------+----------------+
[06/02 15:18:43  18646s] ### 
[06/02 15:18:43  18646s] **optDesign ... cpu = 1:09:58, real = 1:09:54, mem = 10181.1M, totSessionCpu=5:10:46 **
[06/02 15:18:43  18646s] -routeWithEco false                       # bool, default=false, user setting
[06/02 15:18:43  18646s] -routeSelectedNetOnly false               # bool, default=false
[06/02 15:18:43  18646s] -routeWithTimingDriven false              # bool, default=false
[06/02 15:18:43  18646s] -routeWithSiDriven false                  # bool, default=false
[06/02 15:18:43  18646s] New Signature Flow (restoreNanoRouteOptions) ....
[06/02 15:18:43  18646s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[06/02 15:18:43  18646s] ### info: trigger full reload of library data.
[06/02 15:18:45  18648s] #WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 15:18:45  18648s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 15:18:45  18648s] #To increase the message display limit, refer to the product command reference manual.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_l of net rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/dbg_rst_l of net dbg_rst_l because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[31] of net rst_vec[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[30] of net rst_vec[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[29] of net rst_vec[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[28] of net rst_vec[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[27] of net rst_vec[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[26] of net rst_vec[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[25] of net rst_vec[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[24] of net rst_vec[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[23] of net rst_vec[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[22] of net rst_vec[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[21] of net rst_vec[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[20] of net rst_vec[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[19] of net rst_vec[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[18] of net rst_vec[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[17] of net rst_vec[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[16] of net rst_vec[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_vec[15] of net rst_vec[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[06/02 15:18:46  18648s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[06/02 15:18:46  18648s] #To increase the message display limit, refer to the product command reference manual.
[06/02 15:18:46  18649s] ### Net info: total nets: 130698
[06/02 15:18:46  18649s] ### Net info: dirty nets: 0
[06/02 15:18:46  18649s] ### Net info: marked as disconnected nets: 0
[06/02 15:18:48  18651s] #num needed restored net=0
[06/02 15:18:48  18651s] #need_extraction net=0 (total=130698)
[06/02 15:18:48  18651s] ### Net info: fully routed nets: 77497
[06/02 15:18:48  18651s] ### Net info: trivial (< 2 pins) nets: 53201
[06/02 15:18:48  18651s] ### Net info: unrouted nets: 0
[06/02 15:18:48  18651s] ### Net info: re-extraction nets: 0
[06/02 15:18:48  18651s] ### Net info: ignored nets: 0
[06/02 15:18:48  18651s] ### Net info: skip routing nets: 0
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN clk in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dbg_bus_clk_en in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dbg_rst_l in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN debug_brkpt_status in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt0[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt1[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt2[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dec_tlu_perfcnt3[1] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dma_axi_araddr[0] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dma_axi_araddr[10] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dma_axi_araddr[11] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dma_axi_araddr[12] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dma_axi_araddr[13] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dma_axi_araddr[14] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dma_axi_araddr[15] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (NRDB-733) PIN dma_axi_araddr[16] in CELL_VIEW swerv_wrapper does not have physical port.
[06/02 15:18:49  18652s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[06/02 15:18:49  18652s] #To increase the message display limit, refer to the product command reference manual.
[06/02 15:18:49  18652s] #Start routing data preparation on Wed Jun  2 15:18:49 2021
[06/02 15:18:49  18652s] #
[06/02 15:18:51  18653s] #Found 1 nets which trigger voltage spacing rules.
[06/02 15:18:51  18653s] #Minimum voltage of a net in the design = 0.000.
[06/02 15:18:51  18653s] #Maximum voltage of a net in the design = 1.800.
[06/02 15:18:51  18653s] #Voltage range [0.000 - 1.000] has 130692 nets.
[06/02 15:18:51  18653s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/02 15:18:51  18653s] #Voltage range [1.000 - 1.000] has 2 nets.
[06/02 15:18:51  18653s] #Voltage range [1.800 - 1.800] has 1 net.
[06/02 15:18:51  18654s] # M1           V   Track-Pitch = 0.13600    Line-2-Via Pitch = 0.10000
[06/02 15:18:51  18654s] # M2           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 15:18:51  18654s] # M3           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 15:18:51  18654s] # M4           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 15:18:51  18654s] # M5           V   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 15:18:51  18654s] # M6           H   Track-Pitch = 0.10000    Line-2-Via Pitch = 0.10000
[06/02 15:18:51  18654s] # IA           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 15:18:51  18654s] # IB           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[06/02 15:18:51  18654s] # LB           H   Track-Pitch = 10.00000    Line-2-Via Pitch = 6.50000
[06/02 15:18:54  18656s] #Regenerating Ggrids automatically.
[06/02 15:18:54  18656s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
[06/02 15:18:54  18656s] #Using automatically generated G-grids.
[06/02 15:18:54  18657s] #Done routing data preparation.
[06/02 15:18:54  18657s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 10482.84 (MB), peak = 35097.04 (MB)
[06/02 15:18:55  18657s] #Extract in post route mode
[06/02 15:18:55  18657s] #
[06/02 15:18:55  18657s] #Start tQuantus RC extraction...
[06/02 15:18:55  18657s] #Start building rc corner(s)...
[06/02 15:18:55  18657s] #Number of RC Corner = 1
[06/02 15:18:55  18657s] #Corner nominal_rc_corner /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 (real) 
[06/02 15:18:55  18657s] #M1 -> M1 (1)
[06/02 15:18:55  18657s] #M2 -> M2 (2)
[06/02 15:18:55  18657s] #M3 -> M3 (3)
[06/02 15:18:55  18657s] #M4 -> M4 (4)
[06/02 15:18:55  18657s] #M5 -> M5 (5)
[06/02 15:18:55  18657s] #M6 -> M6 (6)
[06/02 15:18:55  18657s] #IA -> IA (7)
[06/02 15:18:55  18657s] #IB -> IB (8)
[06/02 15:18:55  18657s] #LB -> LB (9)
[06/02 15:18:55  18657s] #SADV_On
[06/02 15:18:55  18657s] # Corner(s) : 
[06/02 15:18:55  18657s] #nominal_rc_corner [25.00]
[06/02 15:18:55  18658s] # Corner id: 0
[06/02 15:18:55  18658s] # Layout Scale: 0.900000
[06/02 15:18:55  18658s] # Has Metal Fill model: yes
[06/02 15:18:55  18658s] # Temperature was set
[06/02 15:18:55  18658s] # Temperature : 25.000000
[06/02 15:18:55  18658s] # Ref. Temp   : 25.000000
[06/02 15:18:55  18658s] #SADV_Off
[06/02 15:18:55  18658s] #total pattern=165 [9, 450]
[06/02 15:18:55  18658s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/02 15:18:55  18658s] #found CAPMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile
[06/02 15:18:55  18658s] #found RESMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 
[06/02 15:18:55  18658s] #number model r/c [1,1] [9,450] read
[06/02 15:18:56  18658s] #0 rcmodel(s) requires rebuild
[06/02 15:18:56  18658s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 10515.17 (MB), peak = 35097.04 (MB)
[06/02 15:18:56  18658s] #Start building rc corner(s)...
[06/02 15:18:56  18658s] #Number of RC Corner = 1
[06/02 15:18:56  18658s] #Corner nominal_rc_corner /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 (real) 
[06/02 15:18:56  18658s] #M1 -> M1 (1)
[06/02 15:18:56  18658s] #M2 -> M2 (2)
[06/02 15:18:56  18658s] #M3 -> M3 (3)
[06/02 15:18:56  18658s] #M4 -> M4 (4)
[06/02 15:18:56  18658s] #M5 -> M5 (5)
[06/02 15:18:56  18658s] #M6 -> M6 (6)
[06/02 15:18:56  18658s] #IA -> IA (7)
[06/02 15:18:56  18658s] #IB -> IB (8)
[06/02 15:18:56  18658s] #LB -> LB (9)
[06/02 15:18:56  18659s] #SADV_On
[06/02 15:18:56  18659s] # Corner(s) : 
[06/02 15:18:56  18659s] #nominal_rc_corner [25.00]
[06/02 15:18:57  18659s] # Corner id: 0
[06/02 15:18:57  18659s] # Layout Scale: 0.900000
[06/02 15:18:57  18659s] # Has Metal Fill model: yes
[06/02 15:18:57  18659s] # Temperature was set
[06/02 15:18:57  18659s] # Temperature : 25.000000
[06/02 15:18:57  18659s] # Ref. Temp   : 25.000000
[06/02 15:18:57  18659s] #SADV_Off
[06/02 15:18:57  18659s] #total pattern=165 [9, 450]
[06/02 15:18:57  18659s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/02 15:18:57  18659s] #found CAPMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile
[06/02 15:18:57  18659s] #found RESMODEL /usr/local/cmos28fdsoi_12/Foundation_Cadence_TechnoKit_cmos028FDSOI_6U1x_2T8x_LB/3.3-04/QRC_TECHFILE/nominal/qrcTechFile 25.000000 
[06/02 15:18:57  18659s] #number model r/c [1,1] [9,450] read
[06/02 15:18:57  18659s] #0 rcmodel(s) requires rebuild
[06/02 15:18:57  18659s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 10520.36 (MB), peak = 35097.04 (MB)
[06/02 15:18:58  18660s] #Length limit = 200 pitches
[06/02 15:18:58  18660s] #opt mode = 2
[06/02 15:18:58  18660s] #Start routing data preparation on Wed Jun  2 15:18:58 2021
[06/02 15:18:58  18660s] #
[06/02 15:18:59  18661s] #Found 1 nets which trigger voltage spacing rules.
[06/02 15:18:59  18661s] #Minimum voltage of a net in the design = 0.000.
[06/02 15:18:59  18661s] #Maximum voltage of a net in the design = 1.800.
[06/02 15:18:59  18661s] #Voltage range [0.000 - 1.000] has 130692 nets.
[06/02 15:18:59  18661s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/02 15:18:59  18661s] #Voltage range [1.000 - 1.000] has 2 nets.
[06/02 15:18:59  18661s] #Voltage range [1.800 - 1.800] has 1 net.
[06/02 15:19:01  18663s] #Regenerating Ggrids automatically.
[06/02 15:19:01  18663s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
[06/02 15:19:01  18663s] #Using automatically generated G-grids.
[06/02 15:19:02  18664s] #Done routing data preparation.
[06/02 15:19:02  18664s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 10513.96 (MB), peak = 35097.04 (MB)
[06/02 15:19:02  18664s] #Start routing data preparation on Wed Jun  2 15:19:02 2021
[06/02 15:19:02  18664s] #
[06/02 15:19:03  18665s] #Found 1 nets which trigger voltage spacing rules.
[06/02 15:19:03  18665s] #Minimum voltage of a net in the design = 0.000.
[06/02 15:19:03  18665s] #Maximum voltage of a net in the design = 1.800.
[06/02 15:19:03  18665s] #Voltage range [0.000 - 1.000] has 130692 nets.
[06/02 15:19:03  18665s] #Voltage range [0.000 - 0.000] has 3 nets.
[06/02 15:19:03  18665s] #Voltage range [1.000 - 1.000] has 2 nets.
[06/02 15:19:03  18665s] #Voltage range [1.800 - 1.800] has 1 net.
[06/02 15:19:05  18667s] #Regenerating Ggrids automatically.
[06/02 15:19:05  18667s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.10000.
[06/02 15:19:05  18667s] #Using automatically generated G-grids.
[06/02 15:19:05  18667s] #Done routing data preparation.
[06/02 15:19:05  18667s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 10518.78 (MB), peak = 35097.04 (MB)
[06/02 15:19:06  18669s] #Init Design Signature = 1303738433
[06/02 15:19:06  18669s] #Start generate extraction boxes.
[06/02 15:19:06  18669s] #
[06/02 15:19:06  18669s] #Extract using 30 x 30 Hboxes
[06/02 15:19:06  18669s] #323x323 initial hboxes
[06/02 15:19:06  18669s] #Use area based hbox pruning.
[06/02 15:19:06  18669s] #0/0 hboxes pruned.
[06/02 15:19:06  18669s] #363/1000 hboxes pruned.
[06/02 15:19:07  18669s] #750/2000 hboxes pruned.
[06/02 15:19:07  18669s] #1024/3000 hboxes pruned.
[06/02 15:19:07  18669s] #1262/4000 hboxes pruned.
[06/02 15:19:07  18669s] #1420/5000 hboxes pruned.
[06/02 15:19:07  18669s] #1569/6000 hboxes pruned.
[06/02 15:19:07  18669s] #1703/7000 hboxes pruned.
[06/02 15:19:07  18669s] #1883/8000 hboxes pruned.
[06/02 15:19:07  18669s] #2070/9000 hboxes pruned.
[06/02 15:19:07  18669s] #2328/10000 hboxes pruned.
[06/02 15:19:07  18669s] #2590/11000 hboxes pruned.
[06/02 15:19:07  18669s] #2874/12000 hboxes pruned.
[06/02 15:19:07  18669s] #3135/13000 hboxes pruned.
[06/02 15:19:07  18669s] #3530/14000 hboxes pruned.
[06/02 15:19:07  18669s] #3907/15000 hboxes pruned.
[06/02 15:19:07  18669s] #3990/16000 hboxes pruned.
[06/02 15:19:07  18669s] #4296/17000 hboxes pruned.
[06/02 15:19:07  18669s] #4796/18000 hboxes pruned.
[06/02 15:19:07  18669s] #5295/19000 hboxes pruned.
[06/02 15:19:07  18669s] #5624/20000 hboxes pruned.
[06/02 15:19:07  18669s] #5829/21000 hboxes pruned.
[06/02 15:19:07  18669s] #6203/22000 hboxes pruned.
[06/02 15:19:07  18669s] #6583/23000 hboxes pruned.
[06/02 15:19:07  18669s] #7123/24000 hboxes pruned.
[06/02 15:19:07  18670s] #7515/25000 hboxes pruned.
[06/02 15:19:07  18670s] #7844/26000 hboxes pruned.
[06/02 15:19:07  18670s] #8126/27000 hboxes pruned.
[06/02 15:19:07  18670s] #8496/28000 hboxes pruned.
[06/02 15:19:07  18670s] #8769/29000 hboxes pruned.
[06/02 15:19:07  18670s] #9017/30000 hboxes pruned.
[06/02 15:19:08  18670s] #9196/31000 hboxes pruned.
[06/02 15:19:08  18670s] #9339/32000 hboxes pruned.
[06/02 15:19:08  18670s] #9485/33000 hboxes pruned.
[06/02 15:19:08  18670s] #9611/34000 hboxes pruned.
[06/02 15:19:08  18670s] #9801/35000 hboxes pruned.
[06/02 15:19:08  18670s] #10025/36000 hboxes pruned.
[06/02 15:19:08  18670s] #10292/37000 hboxes pruned.
[06/02 15:19:08  18670s] #10577/38000 hboxes pruned.
[06/02 15:19:08  18670s] #10819/39000 hboxes pruned.
[06/02 15:19:08  18670s] #11159/40000 hboxes pruned.
[06/02 15:19:08  18670s] #11481/41000 hboxes pruned.
[06/02 15:19:08  18670s] #11681/42000 hboxes pruned.
[06/02 15:19:08  18670s] #12001/43000 hboxes pruned.
[06/02 15:19:08  18670s] #12460/44000 hboxes pruned.
[06/02 15:19:08  18670s] #12936/45000 hboxes pruned.
[06/02 15:19:08  18670s] #13351/46000 hboxes pruned.
[06/02 15:19:08  18670s] #13706/47000 hboxes pruned.
[06/02 15:19:08  18670s] #14101/48000 hboxes pruned.
[06/02 15:19:08  18670s] #14490/49000 hboxes pruned.
[06/02 15:19:08  18670s] #15057/50000 hboxes pruned.
[06/02 15:19:08  18670s] #15458/51000 hboxes pruned.
[06/02 15:19:08  18670s] #15949/52000 hboxes pruned.
[06/02 15:19:08  18670s] #16186/53000 hboxes pruned.
[06/02 15:19:08  18670s] #16497/54000 hboxes pruned.
[06/02 15:19:08  18670s] #16753/55000 hboxes pruned.
[06/02 15:19:08  18671s] #16960/56000 hboxes pruned.
[06/02 15:19:08  18671s] #17074/57000 hboxes pruned.
[06/02 15:19:08  18671s] #17190/58000 hboxes pruned.
[06/02 15:19:08  18671s] #17294/59000 hboxes pruned.
[06/02 15:19:08  18671s] #17469/60000 hboxes pruned.
[06/02 15:19:09  18671s] #17650/61000 hboxes pruned.
[06/02 15:19:09  18671s] #17885/62000 hboxes pruned.
[06/02 15:19:09  18671s] #18128/63000 hboxes pruned.
[06/02 15:19:09  18671s] #18355/64000 hboxes pruned.
[06/02 15:19:09  18671s] #18603/65000 hboxes pruned.
[06/02 15:19:09  18671s] #19023/66000 hboxes pruned.
[06/02 15:19:09  18671s] #19342/67000 hboxes pruned.
[06/02 15:19:09  18671s] #19428/68000 hboxes pruned.
[06/02 15:19:09  18671s] #19807/69000 hboxes pruned.
[06/02 15:19:09  18671s] #20318/70000 hboxes pruned.
[06/02 15:19:09  18671s] #20759/71000 hboxes pruned.
[06/02 15:19:09  18671s] #21119/72000 hboxes pruned.
[06/02 15:19:09  18671s] #21274/73000 hboxes pruned.
[06/02 15:19:09  18671s] #21648/74000 hboxes pruned.
[06/02 15:19:09  18671s] #22050/75000 hboxes pruned.
[06/02 15:19:09  18671s] #22578/76000 hboxes pruned.
[06/02 15:19:09  18671s] #22919/77000 hboxes pruned.
[06/02 15:19:09  18671s] #23216/78000 hboxes pruned.
[06/02 15:19:09  18671s] #23505/79000 hboxes pruned.
[06/02 15:19:09  18671s] #23814/80000 hboxes pruned.
[06/02 15:19:09  18671s] #24054/81000 hboxes pruned.
[06/02 15:19:09  18671s] #24260/82000 hboxes pruned.
[06/02 15:19:09  18671s] #24398/83000 hboxes pruned.
[06/02 15:19:09  18671s] #24512/84000 hboxes pruned.
[06/02 15:19:09  18671s] #24616/85000 hboxes pruned.
[06/02 15:19:09  18671s] #24732/86000 hboxes pruned.
[06/02 15:19:09  18672s] #24932/87000 hboxes pruned.
[06/02 15:19:09  18672s] #25129/88000 hboxes pruned.
[06/02 15:19:09  18672s] #25380/89000 hboxes pruned.
[06/02 15:19:10  18672s] #25615/90000 hboxes pruned.
[06/02 15:19:10  18672s] #25841/91000 hboxes pruned.
[06/02 15:19:10  18672s] #26235/92000 hboxes pruned.
[06/02 15:19:10  18672s] #26496/93000 hboxes pruned.
[06/02 15:19:10  18672s] #26706/94000 hboxes pruned.
[06/02 15:19:10  18672s] #27075/95000 hboxes pruned.
[06/02 15:19:10  18672s] #27555/96000 hboxes pruned.
[06/02 15:19:10  18672s] #28042/97000 hboxes pruned.
[06/02 15:19:10  18672s] #28387/98000 hboxes pruned.
[06/02 15:19:10  18672s] #28712/99000 hboxes pruned.
[06/02 15:19:10  18672s] #29080/100000 hboxes pruned.
[06/02 15:19:10  18672s] #29525/101000 hboxes pruned.
[06/02 15:19:10  18672s] #30048/102000 hboxes pruned.
[06/02 15:19:10  18672s] #30390/103000 hboxes pruned.
[06/02 15:19:10  18672s] #Complete generating extraction boxes.
[06/02 15:19:10  18672s] #Extract 73004 hboxes with single thread on machine with  Core_i7 3.60GHz 8192KB Cache 4CPU...
[06/02 15:19:10  18672s] #Process 0 special clock nets for rc extraction
[06/02 15:19:10  18672s] #0 temporary NDR added
[06/02 15:19:13  18675s] #Total 77497 nets were built. 560450 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/02 15:56:43  20928s] #Run Statistics for Extraction:
[06/02 15:56:43  20928s] #   Cpu time = 00:37:35, elapsed time = 00:37:33 .
[06/02 15:56:43  20928s] #   Increased memory =   445.26 (MB), total memory = 11066.80 (MB), peak memory = 35097.04 (MB)
[06/02 15:56:49  20933s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 11044.43 (MB), peak = 35097.04 (MB)
[06/02 15:56:50  20934s] #RC Statistics: 1173806 Res, 951878 Ground Cap, 611547 XCap (Edge to Edge)
[06/02 15:56:50  20934s] #RC V/H edge ratio: 0.91, Avg V/H Edge Length: 13490.02 (920627), Avg L-Edge Length: 5381.13 (239871)
[06/02 15:56:50  20934s] #Start writing rcdb into /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d
[06/02 15:56:53  20937s] #Finish writing rcdb with 1252312 nodes, 1174815 edges, and 1365398 xcaps
[06/02 15:56:53  20937s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 11074.32 (MB), peak = 35097.04 (MB)
[06/02 15:56:53  20937s] Restoring parasitic data from file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d' ...
[06/02 15:56:53  20937s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d' for reading (mem: 15044.578M)
[06/02 15:56:53  20937s] Reading RCDB with compressed RC data.
[06/02 15:56:53  20937s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d' for content verification (mem: 15044.578M)
[06/02 15:56:53  20937s] Reading RCDB with compressed RC data.
[06/02 15:56:53  20937s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d': 0 access done (mem: 15044.578M)
[06/02 15:56:53  20937s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d': 0 access done (mem: 15044.578M)
[06/02 15:56:53  20937s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 15044.578M)
[06/02 15:56:53  20937s] Following multi-corner parasitics specified:
[06/02 15:56:53  20937s] 	/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d (rcdb)
[06/02 15:56:53  20937s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d' for reading (mem: 15044.578M)
[06/02 15:56:53  20937s] Reading RCDB with compressed RC data.
[06/02 15:56:53  20937s] 		Cell swerv_wrapper has rcdb /tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d specified
[06/02 15:56:53  20937s] Cell swerv_wrapper, hinst 
[06/02 15:56:53  20937s] processing rcdb (/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d) for hinst (top) of cell (swerv_wrapper);
[06/02 15:56:54  20939s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/nr30822_0rBFaX.rcdb.d': 0 access done (mem: 15044.578M)
[06/02 15:56:54  20939s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=15013.578M)
[06/02 15:56:54  20939s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_cO3Ib6.rcdb.d/swerv_wrapper.rcdb.d' for reading (mem: 15013.578M)
[06/02 15:56:54  20939s] Reading RCDB with compressed RC data.
[06/02 15:56:54  20939s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_cO3Ib6.rcdb.d/swerv_wrapper.rcdb.d': 0 access done (mem: 15013.578M)
[06/02 15:56:54  20939s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=15013.578M)
[06/02 15:56:54  20939s] Done read_parasitics... (cpu: 0:00:01.8 real: 0:00:01.0 mem: 15013.578M)
[06/02 15:56:54  20939s] #
[06/02 15:56:54  20939s] #Restore RCDB.
[06/02 15:56:54  20939s] #
[06/02 15:56:54  20939s] #Complete tQuantus RC extraction.
[06/02 15:56:54  20939s] #Cpu time = 00:38:02
[06/02 15:56:54  20939s] #Elapsed time = 00:37:59
[06/02 15:56:54  20939s] #Increased memory = 533.01 (MB)
[06/02 15:56:54  20939s] #Total memory = 11016.08 (MB)
[06/02 15:56:54  20939s] #Peak memory = 35097.04 (MB)
[06/02 15:56:54  20939s] #
[06/02 15:56:54  20940s] #560450 inserted nodes are removed
[06/02 15:56:56  20941s] #Final Design Signature = -1994016962
[06/02 15:57:00  20945s] **optDesign ... cpu = 1:48:17, real = 1:48:11, mem = 10196.9M, totSessionCpu=5:49:05 **
[06/02 15:57:00  20945s] Starting delay calculation for Setup views
[06/02 15:57:00  20945s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 15:57:00  20945s] Begin IPO call back ...
[06/02 15:57:00  20945s] End IPO call back ...
[06/02 15:57:01  20946s] #################################################################################
[06/02 15:57:01  20946s] # Design Stage: PostRoute
[06/02 15:57:01  20946s] # Design Name: swerv_wrapper
[06/02 15:57:01  20946s] # Design Mode: 28nm
[06/02 15:57:01  20946s] # Analysis Mode: MMMC OCV 
[06/02 15:57:01  20946s] # Parasitics Mode: SPEF/RCDB
[06/02 15:57:01  20946s] # Signoff Settings: SI On 
[06/02 15:57:01  20946s] #################################################################################
[06/02 15:57:03  20948s] AAE_INFO: 1 threads acquired from CTE.
[06/02 15:57:03  20948s] Setting infinite Tws ...
[06/02 15:57:03  20948s] First Iteration Infinite Tw... 
[06/02 15:57:03  20948s] Calculate early delays in OCV mode...
[06/02 15:57:03  20948s] Calculate late delays in OCV mode...
[06/02 15:57:03  20948s] Topological Sorting (REAL = 0:00:00.0, MEM = 14798.2M, InitMEM = 14786.6M)
[06/02 15:57:03  20948s] Start delay calculation (fullDC) (1 T). (MEM=14798.2)
[06/02 15:57:04  20949s] LayerId::1 widthSet size::1
[06/02 15:57:04  20949s] LayerId::2 widthSet size::1
[06/02 15:57:04  20949s] LayerId::3 widthSet size::1
[06/02 15:57:04  20949s] LayerId::4 widthSet size::1
[06/02 15:57:04  20949s] LayerId::5 widthSet size::1
[06/02 15:57:04  20949s] LayerId::6 widthSet size::1
[06/02 15:57:04  20949s] LayerId::7 widthSet size::1
[06/02 15:57:04  20949s] LayerId::8 widthSet size::1
[06/02 15:57:04  20949s] LayerId::9 widthSet size::1
[06/02 15:57:04  20949s] Initializing multi-corner resistance tables ...
[06/02 15:57:10  20955s] End AAE Lib Interpolated Model. (MEM=14815.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 15:57:10  20955s] Opening parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_cO3Ib6.rcdb.d/swerv_wrapper.rcdb.d' for reading (mem: 14815.938M)
[06/02 15:57:10  20955s] Reading RCDB with compressed RC data.
[06/02 15:57:10  20955s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 14815.9M)
[06/02 15:57:48  20993s] Total number of fetched objects 108098
[06/02 15:57:48  20993s] AAE_INFO-618: Total number of nets in the design is 130698,  79.6 percent of the nets selected for SI analysis
[06/02 15:57:48  20993s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/02 15:57:48  20993s] End delay calculation. (MEM=14882.2 CPU=0:00:36.9 REAL=0:00:37.0)
[06/02 15:57:48  20993s] End delay calculation (fullDC). (MEM=14882.2 CPU=0:00:45.2 REAL=0:00:45.0)
[06/02 15:57:48  20993s] *** CDM Built up (cpu=0:00:47.5  real=0:00:48.0  mem= 14882.2M) ***
[06/02 15:57:50  20995s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 14882.2M)
[06/02 15:57:50  20995s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 15:57:50  20995s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 14882.2M)
[06/02 15:57:50  20995s] Starting SI iteration 2
[06/02 15:57:50  20995s] Calculate early delays in OCV mode...
[06/02 15:57:50  20995s] Calculate late delays in OCV mode...
[06/02 15:57:50  20995s] Start delay calculation (fullDC) (1 T). (MEM=14818.3)
[06/02 15:57:50  20996s] End AAE Lib Interpolated Model. (MEM=14818.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 15:59:01  21067s] Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Skipped = 0. 
[06/02 15:59:01  21067s] Glitch Analysis: View nominal_analysis_view -- Total Number of Nets Analyzed = 108098. 
[06/02 15:59:01  21067s] Total number of fetched objects 108098
[06/02 15:59:01  21067s] AAE_INFO-618: Total number of nets in the design is 130698,  25.9 percent of the nets selected for SI analysis
[06/02 15:59:01  21067s] End delay calculation. (MEM=15779.2 CPU=0:01:11 REAL=0:01:10)
[06/02 15:59:01  21067s] End delay calculation (fullDC). (MEM=15779.2 CPU=0:01:11 REAL=0:01:11)
[06/02 15:59:01  21067s] *** CDM Built up (cpu=0:01:11  real=0:01:11  mem= 15779.2M) ***
[06/02 15:59:04  21069s] *** Done Building Timing Graph (cpu=0:02:04 real=0:02:04 totSessionCpu=5:51:09 mem=15779.2M)
[06/02 15:59:04  21069s] OPERPROF: Starting spInitSiteArr at level 1, MEM:15779.2M
[06/02 15:59:10  21075s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.960, REAL:5.935, MEM:15779.2M
[06/02 15:59:18  21083s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -56.561 |   N/A   |   N/A   | -56.561 |
|           TNS (ns):| -4409.3 |   N/A   |   N/A   | -4409.3 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    411 (411)     |
|   max_tran     |      1 (1)       |   -0.120   |     33 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Total number of glitch violations: 34
------------------------------------------------------------
**optDesign ... cpu = 1:50:35, real = 1:50:29, mem = 10828.9M, totSessionCpu=5:51:24 **
[06/02 15:59:18  21083s] **optDesign ... cpu = 1:50:35, real = 1:50:29, mem = 10828.9M, totSessionCpu=5:51:24 **
[06/02 15:59:18  21083s] Executing marking Critical Nets1
[06/02 15:59:18  21083s] *** Timing NOT met, worst failing slack is -56.561
[06/02 15:59:18  21083s] *** Check timing (0:00:00.0)
[06/02 15:59:18  21083s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[06/02 15:59:18  21083s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[06/02 15:59:18  21083s] Info: 1416 io nets excluded
[06/02 15:59:19  21084s] Info: 2 clock nets excluded from IPO operation.
[06/02 15:59:19  21084s] End AAE Lib Interpolated Model. (MEM=14799.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 15:59:19  21084s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 5:51:24.4/6:28:04.5 (0.9), mem = 14799.5M
[06/02 15:59:19  21084s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.30822.4
[06/02 15:59:19  21084s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[06/02 15:59:19  21084s] ### Creating PhyDesignMc. totSessionCpu=5:51:24 mem=14799.5M
[06/02 15:59:19  21084s] OPERPROF: Starting DPlace-Init at level 1, MEM:14799.5M
[06/02 15:59:19  21084s] #spOpts: N=28 autoPA advPA mergeVia=F 
[06/02 15:59:19  21084s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:14799.5M
[06/02 15:59:24  21090s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:5.750, REAL:5.752, MEM:14799.5M
[06/02 15:59:24  21090s] [CPU] DPlace-Init (cpu=0:00:05.8, real=0:00:05.0, mem=14799.5MB).
[06/02 15:59:24  21090s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.800, REAL:5.807, MEM:14799.5M
[06/02 15:59:42  21107s] ### Creating PhyDesignMc, finished. totSessionCpu=5:51:47 mem=14829.1M
[06/02 16:02:29  21275s] *info: 1416 io nets excluded
[06/02 16:02:29  21275s] *info: 2 clock nets excluded
[06/02 16:02:29  21275s] *info: 6 special nets excluded.
[06/02 16:02:29  21275s] *info: 1311 multi-driver nets excluded.
[06/02 16:02:29  21275s] *info: 27543 no-driver nets excluded.
[06/02 16:02:32  21278s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.30822.3
[06/02 16:02:32  21278s] PathGroup :  reg2cgate  TargetSlack : 0 
[06/02 16:02:32  21278s] PathGroup :  reg2reg  TargetSlack : 0 
[06/02 16:02:33  21278s] ** GigaOpt Optimizer WNS Slack -56.561 TNS Slack -3865.354 Density 0.05
[06/02 16:02:33  21278s] Optimizer TNS Opt
[06/02 16:02:33  21278s] OptDebug: Start of Optimizer TNS Pass: default* WNS -56.561 TNS -3865.354; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.561 TNS -3865.354
[06/02 16:02:33  21278s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:36151.0M
[06/02 16:02:33  21278s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:36151.0M
[06/02 16:02:34  21280s]   Timing Snapshot: (TGT)
[06/02 16:02:34  21280s]      Weighted WNS: -56.561
[06/02 16:02:34  21280s]       All  PG WNS: -56.561
[06/02 16:02:34  21280s]       High PG WNS: 0.000
[06/02 16:02:34  21280s]       All  PG TNS: -3865.354
[06/02 16:02:34  21280s]       High PG TNS: 0.000
[06/02 16:02:34  21280s]    Category Slack: { [L, -56.561] }
[06/02 16:02:34  21280s] 
[06/02 16:02:34  21280s] Checking setup slack degradation ...
[06/02 16:02:34  21280s] 
[06/02 16:02:34  21280s] Recovery Manager:
[06/02 16:02:34  21280s]   Low  Effort WNS Jump: 0.000 (REF: -56.565, TGT: -56.561, Threshold: 0.240) - Skip
[06/02 16:02:34  21280s]   High Effort WNS Jump: 0.000 (REF: { N/A, N/A }, TGT: { N/A, N/A }, Threshold: 0.040) - Skip
[06/02 16:02:34  21280s]   Low  Effort TNS Jump: 0.118 (REF: -3865.236, TGT: -3865.354, Threshold: 100.000) - Skip
[06/02 16:02:34  21280s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/02 16:02:34  21280s] 
[06/02 16:02:34  21280s] 
[06/02 16:02:34  21280s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=36172.0M) ***
[06/02 16:02:34  21280s] OptDebug: End of Optimizer TNS Pass: default* WNS -56.561 TNS -3865.354; reg2cgate* WNS - TNS 0.000; reg2reg* WNS - TNS 0.000; HEPG WNS - TNS 0.000; all paths WNS -56.561 TNS -3865.354
[06/02 16:02:34  21280s] **** Begin NDR-Layer Usage Statistics ****
[06/02 16:02:34  21280s] Layer 3 has 2 constrained nets 
[06/02 16:02:34  21280s] Layer 7 has 17 constrained nets 
[06/02 16:02:34  21280s] **** End NDR-Layer Usage Statistics ****
[06/02 16:02:34  21280s] 
[06/02 16:02:34  21280s] *** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=36172.0M) ***
[06/02 16:02:34  21280s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.30822.3
[06/02 16:02:37  21282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.30822.4
[06/02 16:02:37  21282s] *** SetupOpt [finish] : cpu/real = 0:03:18.4/0:03:18.1 (1.0), totSession cpu/real = 5:54:42.7/6:31:22.6 (0.9), mem = 22352.0M
[06/02 16:02:37  21282s] 
[06/02 16:02:37  21282s] =============================================================================================
[06/02 16:02:37  21282s]  Step TAT Report for TnsOpt #2
[06/02 16:02:37  21282s] =============================================================================================
[06/02 16:02:37  21282s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 16:02:37  21282s] ---------------------------------------------------------------------------------------------
[06/02 16:02:37  21282s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 16:02:37  21282s] [ SlackTraversorInit     ]      2   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[06/02 16:02:37  21282s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[06/02 16:02:37  21282s] [ PlacerInterfaceInit    ]      1   0:00:23.1  (  11.6 % )     0:00:23.1 /  0:00:23.1    1.0
[06/02 16:02:37  21282s] [ RouteCongInterfaceInit ]      1   0:02:37.2  (  79.4 % )     0:02:37.2 /  0:02:37.5    1.0
[06/02 16:02:37  21282s] [ MISC                   ]          0:00:17.3  (   8.7 % )     0:00:17.3 /  0:00:17.3    1.0
[06/02 16:02:37  21282s] ---------------------------------------------------------------------------------------------
[06/02 16:02:37  21282s]  TnsOpt #2 TOTAL                    0:03:18.1  ( 100.0 % )     0:03:18.1 /  0:03:18.4    1.0
[06/02 16:02:37  21282s] ---------------------------------------------------------------------------------------------
[06/02 16:02:37  21282s] 
[06/02 16:02:37  21282s] End: GigaOpt Optimization in post-eco TNS mode
[06/02 16:02:37  21282s] Running postRoute recovery in postEcoRoute mode
[06/02 16:02:37  21282s] **optDesign ... cpu = 1:53:54, real = 1:53:48, mem = 15244.7M, totSessionCpu=5:54:43 **
[06/02 16:02:38  21284s]   Timing/DRV Snapshot: (TGT)
[06/02 16:02:38  21284s]      Weighted WNS: -56.561
[06/02 16:02:38  21284s]       All  PG WNS: -56.561
[06/02 16:02:38  21284s]       High PG WNS: 0.000
[06/02 16:02:38  21284s]       All  PG TNS: -3865.354
[06/02 16:02:38  21284s]       High PG TNS: 0.000
[06/02 16:02:38  21284s]          Tran DRV: 1
[06/02 16:02:38  21284s]           Cap DRV: 411
[06/02 16:02:38  21284s]        Fanout DRV: 0
[06/02 16:02:38  21284s]            Glitch: 46
[06/02 16:02:38  21284s]    Category Slack: { [L, -56.561] }
[06/02 16:02:38  21284s] 
[06/02 16:02:38  21284s] Checking setup slack degradation ...
[06/02 16:02:38  21284s] 
[06/02 16:02:38  21284s] Recovery Manager:
[06/02 16:02:38  21284s]   Low  Effort WNS Jump: 0.000 (REF: -56.565, TGT: -56.561, Threshold: 0.240) - Skip
[06/02 16:02:38  21284s]   High Effort WNS Jump: 0.000 (REF: { N/A, N/A }, TGT: { N/A, N/A }, Threshold: 0.040) - Skip
[06/02 16:02:38  21284s]   Low  Effort TNS Jump: 0.118 (REF: -3865.236, TGT: -3865.354, Threshold: 100.000) - Skip
[06/02 16:02:38  21284s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/02 16:02:38  21284s] 
[06/02 16:02:38  21284s] Checking DRV degradation...
[06/02 16:02:38  21284s] 
[06/02 16:02:38  21284s] Recovery Manager:
[06/02 16:02:38  21284s]     Tran DRV degradation : 0 (2 -> 1, Margin 20) - Skip
[06/02 16:02:38  21284s]      Cap DRV degradation : 0 (411 -> 411, Margin 20) - Skip
[06/02 16:02:38  21284s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/02 16:02:38  21284s]       Glitch degradation : 12 (34 -> 46, Margin 20) - Skip
[06/02 16:02:38  21284s] 
[06/02 16:02:38  21284s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/02 16:02:38  21284s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=19024.95M, totSessionCpu=5:54:44).
[06/02 16:02:38  21284s] **optDesign ... cpu = 1:53:56, real = 1:53:49, mem = 15245.2M, totSessionCpu=5:54:44 **
[06/02 16:02:38  21284s] 
[06/02 16:02:38  21284s] Deleting Cell Server ...
[06/02 16:02:38  21284s] Deleting Lib Analyzer.
[06/02 16:02:38  21284s] Latch borrow mode reset to max_borrow
[06/02 16:02:40  21285s] Reported timing to dir ./timingReports
[06/02 16:02:40  21285s] **optDesign ... cpu = 1:53:57, real = 1:53:51, mem = 15229.0M, totSessionCpu=5:54:46 **
[06/02 16:02:40  21285s] End AAE Lib Interpolated Model. (MEM=19012 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 16:02:40  21285s] Begin: glitch net info
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[0] slk -0.25935 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[1] slk -0.07885 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[2] slk -0.2964 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[3] slk -0.28975 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[4] slk -0.47215 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[5] slk -0.24795 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[7] slk -0.133 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[8] slk -0.3496 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[10] slk -0.50255 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[11] slk -0.27265 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[12] slk -0.57475 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[14] slk -0.14915 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[15] slk -0.5168 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[16] slk -0.48735 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[17] slk -0.26125 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[18] slk -0.09595 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[19] slk -0.54055 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[20] slk -0.6194 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[21] slk -0.3534 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[22] slk -0.1938 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[23] slk -0.2166 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[24] slk -0.18525 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_araddr[25] slk -0.21945 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_arsize[1] slk -0.0114 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_awid[0] slk -0.0038 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_wdata[31] slk -0.05415 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_wdata[45] slk -0.0874 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_wdata[52] slk -0.06745 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_wdata[54] slk -0.1824 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_dma_axi_wdata[58] slk -0.1634 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_sb_axi_rdata[24] slk -0.054 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet pad_sb_axi_rdata[25] slk -0.02375 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/FE_OFN138458_n slk -0.01 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/FE_OFN140171_FE_OFN3960_wrbuf_data_3 slk -0.021 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/FE_OFN140068_FE_OFN138999_FE_OFN4037_rdbuf_vld slk -0.004 siFix 0 extSpace 0 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/FE_OFN139320_n_2 slk -0.001 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/FE_OFN139233_FE_OFN4738_n_247 slk -0.01235 siFix 0 extSpace 0 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/FE_OFN5498_n_416 slk -0.008 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/FE_OFN4752_n_1726 slk -0.04085 siFix 0 extSpace 0 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/FE_OFN4031_rc_gclk_18373 slk -0.046 siFix 0 extSpace 0 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/FE_OFN3939_wrbuf_data_8 slk -0.041 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/wrbuf_data[11] slk -0.004 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/wrbuf_data[8] slk -0.0038 siFix 0 extSpace 0 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/wrbuf_data[7] slk -0.029 siFix 0 extSpace 0 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/wrbuf_data[3] slk -0.028 siFix 0 extSpace 1 prio 0
[06/02 16:02:40  21285s] glitchNet swerv/dma_ctrl/rdbuf_addr[25] slk -0.0114 siFix 0 extSpace 0 prio 0
[06/02 16:02:40  21285s] glitch slack range: number of glitch nets
[06/02 16:02:40  21285s] glitch slack < -0.32 : 9
[06/02 16:02:40  21285s] -0.32 < glitch slack < -0.28 : 2
[06/02 16:02:40  21285s] -0.28 < glitch slack < -0.24 : 4
[06/02 16:02:40  21285s] -0.24 < glitch slack < -0.2 : 2
[06/02 16:02:40  21285s] -0.2 < glitch slack < -0.16 : 4
[06/02 16:02:40  21285s] -0.16 < glitch slack < -0.12 : 2
[06/02 16:02:40  21285s] -0.12 < glitch slack < -0.08 : 2
[06/02 16:02:40  21285s] -0.08 < glitch slack < -0.04 : 7
[06/02 16:02:40  21285s] -0.04 < glitch slack : 14
[06/02 16:02:40  21285s] End: glitch net info
[06/02 16:02:40  21285s] OPERPROF: Starting spInitSiteArr at level 1, MEM:19012.0M
[06/02 16:02:46  21291s] OPERPROF: Finished spInitSiteArr at level 1, CPU:5.870, REAL:5.876, MEM:19012.0M
[06/02 16:02:56  21301s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 nominal_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -56.561 |   N/A   |   N/A   | -56.561 |
|           TNS (ns):| -4409.3 |   N/A   |   N/A   | -4409.3 |
|    Violating Paths:|   293   |   N/A   |   N/A   |   293   |
|          All Paths:|   293   |   N/A   |   N/A   |   293   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    411 (411)     |
|   max_tran     |      1 (1)       |   -0.120   |     33 (33)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.052%
Total number of glitch violations: 46
------------------------------------------------------------
**optDesign ... cpu = 1:54:13, real = 1:54:07, mem = 15215.7M, totSessionCpu=5:55:02 **
[06/02 16:02:56  21301s]  ReSet Options after AAE Based Opt flow 
[06/02 16:02:56  21301s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 16:02:56  21301s] *** Finished optDesign ***
[06/02 16:02:56  21301s] Info: pop threads available for lower-level modules during optimization.
[06/02 16:02:56  21301s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 19010.0M)
[06/02 16:02:56  21302s] Info: Destroy the CCOpt slew target map.
[06/02 16:02:56  21302s] clean pInstBBox. size 0
[06/02 16:02:56  21302s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[06/02 16:02:56  21302s] All LLGs are deleted
[06/02 16:02:56  21302s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:17473.0M
[06/02 16:02:56  21302s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.030, REAL:0.024, MEM:12736.3M
[06/02 16:02:56  21302s] 
[06/02 16:02:56  21302s] =============================================================================================
[06/02 16:02:56  21302s]  Final TAT Report for optDesign
[06/02 16:02:56  21302s] =============================================================================================
[06/02 16:02:56  21302s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 16:02:56  21302s] ---------------------------------------------------------------------------------------------
[06/02 16:02:56  21302s] [ WnsOpt                 ]      1   0:03:29.3  (   3.1 % )     0:03:29.3 /  0:03:29.7    1.0
[06/02 16:02:56  21302s] [ TnsOpt                 ]      2   0:07:01.4  (   6.2 % )     0:07:01.4 /  0:07:02.2    1.0
[06/02 16:02:56  21302s] [ DrvOpt                 ]      1   0:03:55.7  (   3.4 % )     0:03:55.7 /  0:03:56.1    1.0
[06/02 16:02:56  21302s] [ ClockDrv               ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 16:02:56  21302s] [ TimingUpdate           ]     10   0:00:07.4  (   0.1 % )     0:04:03.8 /  0:04:04.0    1.0
[06/02 16:02:56  21302s] [ FullDelayCalc          ]      2   0:03:56.3  (   3.5 % )     0:03:56.4 /  0:03:56.6    1.0
[06/02 16:02:56  21302s] [ Extraction             ]      2   1:15:33.6  (  66.2 % )     1:15:33.6 /  1:15:38.0    1.0
[06/02 16:02:56  21302s] [ CheckPlace             ]      1   0:00:07.3  (   0.1 % )     0:00:07.3 /  0:00:07.3    1.0
[06/02 16:02:56  21302s] [ RefinePlace            ]      3   0:00:45.1  (   0.7 % )     0:00:45.1 /  0:00:45.2    1.0
[06/02 16:02:56  21302s] [ LayerAssignment        ]      2   0:00:49.5  (   0.7 % )     0:00:49.5 /  0:00:49.6    1.0
[06/02 16:02:56  21302s] [ EcoRoute               ]      1   0:15:50.5  (  13.9 % )     0:15:50.5 /  0:15:51.8    1.0
[06/02 16:02:56  21302s] [ ViewPruning            ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/02 16:02:56  21302s] [ QThreadMaster          ]      1   0:00:22.5  (   0.3 % )     0:00:22.5 /  0:00:21.1    0.9
[06/02 16:02:56  21302s] [ TimingReport           ]     10   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 16:02:56  21302s] [ DrvReport              ]      5   0:00:06.8  (   0.1 % )     0:00:06.8 /  0:00:06.7    1.0
[06/02 16:02:56  21302s] [ MISC                   ]          0:01:59.6  (   1.7 % )     0:01:59.6 /  0:01:59.6    1.0
[06/02 16:02:56  21302s] ---------------------------------------------------------------------------------------------
[06/02 16:02:56  21302s]  optDesign TOTAL                    1:54:05.7  ( 100.0 % )     1:54:05.7 /  1:54:11.8    1.0
[06/02 16:02:56  21302s] ---------------------------------------------------------------------------------------------
[06/02 16:02:56  21302s] 
[06/02 17:04:15  21728s] <CMD> saveDesign swerv_wrapper_post_postRouting
[06/02 17:04:15  21728s] The in-memory database contained RC information but was not saved. To save 
[06/02 17:04:15  21728s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/02 17:04:15  21728s] so it should only be saved when it is really desired.
[06/02 17:04:16  21728s] #% Begin save design ... (date=06/02 17:04:16, mem=6362.8M)
[06/02 17:04:16  21729s] % Begin Save ccopt configuration ... (date=06/02 17:04:16, mem=6362.8M)
[06/02 17:04:16  21729s] % End Save ccopt configuration ... (date=06/02 17:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=6362.8M, current mem=6362.5M)
[06/02 17:04:16  21729s] % Begin Save netlist data ... (date=06/02 17:04:16, mem=6362.5M)
[06/02 17:04:16  21729s] Writing Binary DB to swerv_wrapper_post_postRouting.dat/swerv_wrapper.v.bin in single-threaded mode...
[06/02 17:04:16  21729s] % End Save netlist data ... (date=06/02 17:04:16, total cpu=0:00:00.2, real=0:00:00.0, peak res=6362.5M, current mem=6362.5M)
[06/02 17:04:16  21729s] Saving congestion map file swerv_wrapper_post_postRouting.dat/swerv_wrapper.route.congmap.gz ...
[06/02 17:04:20  21730s] % Begin Save AAE data ... (date=06/02 17:04:20, mem=6364.3M)
[06/02 17:04:20  21730s] Saving AAE Data ...
[06/02 17:04:20  21730s] % End Save AAE data ... (date=06/02 17:04:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=6364.3M, current mem=6364.3M)
[06/02 17:04:21  21731s] % Begin Save clock tree data ... (date=06/02 17:04:21, mem=6368.7M)
[06/02 17:04:21  21731s] % End Save clock tree data ... (date=06/02 17:04:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=6368.7M, current mem=6368.7M)
[06/02 17:04:21  21731s] Saving preference file swerv_wrapper_post_postRouting.dat/gui.pref.tcl ...
[06/02 17:04:21  21731s] Saving mode setting ...
[06/02 17:04:21  21731s] Saving global file ...
[06/02 17:04:21  21731s] % Begin Save floorplan data ... (date=06/02 17:04:21, mem=6368.7M)
[06/02 17:04:21  21731s] Saving floorplan file ...
[06/02 17:04:21  21731s] % End Save floorplan data ... (date=06/02 17:04:21, total cpu=0:00:00.4, real=0:00:00.0, peak res=6368.9M, current mem=6368.9M)
[06/02 17:04:21  21731s] Saving PG file swerv_wrapper_post_postRouting.dat/swerv_wrapper.pg.gz
[06/02 17:04:21  21731s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=9883.3M) ***
[06/02 17:04:21  21731s] Saving Drc markers ...
[06/02 17:04:21  21731s] ... No Drc file written since there is no markers found.
[06/02 17:04:21  21731s] % Begin Save placement data ... (date=06/02 17:04:21, mem=6368.9M)
[06/02 17:04:21  21731s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 17:04:21  21731s] Save Adaptive View Pruing View Names to Binary file
[06/02 17:04:21  21731s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=9884.3M) ***
[06/02 17:04:22  21731s] % End Save placement data ... (date=06/02 17:04:21, total cpu=0:00:00.1, real=0:00:01.0, peak res=6368.9M, current mem=6368.9M)
[06/02 17:04:22  21731s] % Begin Save routing data ... (date=06/02 17:04:22, mem=6368.9M)
[06/02 17:04:22  21731s] Saving route file ...
[06/02 17:04:23  21732s] *** Completed saveRoute (cpu=0:00:01.1 real=0:00:01.0 mem=9881.3M) ***
[06/02 17:04:23  21733s] % End Save routing data ... (date=06/02 17:04:23, total cpu=0:00:01.1, real=0:00:01.0, peak res=6368.9M, current mem=6368.9M)
[06/02 17:04:23  21733s] Saving property file swerv_wrapper_post_postRouting.dat/swerv_wrapper.prop
[06/02 17:04:23  21733s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=9884.3M) ***
[06/02 17:04:24  21733s] Saving preRoute extracted patterns in file 'swerv_wrapper_post_postRouting.dat/swerv_wrapper.techData.gz' ...
[06/02 17:04:24  21733s] Saving preRoute extraction data in directory 'swerv_wrapper_post_postRouting.dat/extraction/' ...
[06/02 17:04:24  21734s] Checksum of RCGrid density data::180
[06/02 17:04:26  21735s] % Begin Save power constraints data ... (date=06/02 17:04:26, mem=6367.6M)
[06/02 17:04:26  21735s] % End Save power constraints data ... (date=06/02 17:04:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=6367.6M, current mem=6367.6M)
[06/02 17:04:26  21736s] Generated self-contained design swerv_wrapper_post_postRouting.dat
[06/02 17:04:27  21736s] #% End save design ... (date=06/02 17:04:27, total cpu=0:00:07.5, real=0:00:11.0, peak res=6368.9M, current mem=6367.9M)
[06/02 17:04:27  21736s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 17:04:27  21736s] 
[06/02 17:04:53  21739s] <CMD> addFiller -cell {C12T28SOI_LR_FILLERCELL1 C12T28SOI_LR_FILLERPFOP2  C12T28SOI_LR_FILLERPFOP4 C12T28SOI_LR_FILLERPFOP8 C12T28SOI_LR_FILLERPFOP16 C12T28SOI_LR_FILLERPFOP32} -prefix FILLER -doDRC
[06/02 17:04:53  21739s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/02 17:04:53  21739s] Type 'man IMPSP-5217' for more detail.
[06/02 17:04:53  21739s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:9887.1M
[06/02 17:04:53  21739s] OPERPROF:   Starting DPlace-Init at level 2, MEM:9887.1M
[06/02 17:04:53  21739s] #spOpts: N=28 autoPA advPA 
[06/02 17:04:53  21739s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:9887.1M
[06/02 17:04:53  21739s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:9887.1M
[06/02 17:04:53  21739s] Core basic site is CORE12T
[06/02 17:04:54  21740s] SiteArray: non-trimmed site array dimensions = 11859 x 104644
[06/02 17:04:54  21740s] SiteArray: use 4,966,739,968 bytes
[06/02 17:04:54  21740s] SiteArray: current memory after site array memory allocation 14623.8M
[06/02 17:04:54  21740s] SiteArray: FP blocked sites are writable
[06/02 17:05:02  21748s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[06/02 17:05:02  21748s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:14623.8M
[06/02 17:05:03  21749s] Process 2498677 wires and vias for routing blockage and capacity analysis
[06/02 17:05:03  21749s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.620, REAL:0.618, MEM:14623.8M
[06/02 17:05:04  21750s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:10.890, REAL:10.896, MEM:14623.8M
[06/02 17:05:06  21753s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:13.250, REAL:13.254, MEM:14623.8M
[06/02 17:05:06  21753s] [CPU] DPlace-Init (cpu=0:00:13.3, real=0:00:13.0, mem=14623.8MB).
[06/02 17:05:06  21753s] OPERPROF:   Finished DPlace-Init at level 2, CPU:13.330, REAL:13.338, MEM:14623.8M
[06/02 17:05:06  21753s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:14623.8M
[06/02 17:05:07  21753s]   Signal wire search tree: 2463264 elements. (cpu=0:00:00.9, mem=0.0M)
[06/02 17:05:07  21753s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.920, REAL:0.921, MEM:14623.8M
[06/02 17:05:09  21755s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:14623.8M
[06/02 17:05:09  21755s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:14623.8M
[06/02 17:05:09  21755s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:14623.8M
[06/02 17:05:09  21756s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:14623.8M
[06/02 17:24:38  22927s] AddFiller main function time CPU:1168.421, REAL:1168.740
[06/02 17:24:38  22927s] Filler instance commit time CPU:386.648, REAL:382.562
[06/02 17:24:38  22927s] *INFO: Adding fillers to top-module.
[06/02 17:24:38  22927s] *INFO:   Added 38702636 filler insts (cell C12T28SOI_LR_FILLERPFOP32 / prefix FILLER).
[06/02 17:24:38  22927s] *INFO:   Added 11307 filler insts (cell C12T28SOI_LR_FILLERPFOP16 / prefix FILLER).
[06/02 17:24:38  22927s] *INFO:   Added 13835 filler insts (cell C12T28SOI_LR_FILLERPFOP8 / prefix FILLER).
[06/02 17:24:38  22927s] *INFO:   Added 23365 filler insts (cell C12T28SOI_LR_FILLERPFOP4 / prefix FILLER).
[06/02 17:24:38  22927s] *INFO:   Added 18857 filler insts (cell C12T28SOI_LR_FILLERPFOP2 / prefix FILLER).
[06/02 17:24:38  22927s] *INFO:   Added 20720 filler insts (cell C12T28SOI_LR_FILLERCELL1 / prefix FILLER).
[06/02 17:24:38  22927s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1171.020, REAL:1168.743, MEM:36314.0M
[06/02 17:24:38  22927s] *INFO: Total 38790720 filler insts added - prefix FILLER (CPU: 0:19:47).
[06/02 17:24:38  22927s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1171.430, REAL:1169.149, MEM:36314.0M
[06/02 17:24:38  22927s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:36314.0M
[06/02 17:24:39  22928s] For 38790720 new insts, *** Applied 4 GNC rules (cpu = 0:00:11.1)
[06/02 17:24:52  22941s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:14.460, REAL:14.395, MEM:38102.0M
[06/02 17:24:52  22941s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:1185.890, REAL:1183.545, MEM:38102.0M
[06/02 17:24:52  22941s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:1185.890, REAL:1183.545, MEM:38102.0M
[06/02 17:24:56  22944s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:38102.0M
[06/02 17:25:04  22953s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:8.400, REAL:8.405, MEM:33365.4M
[06/02 17:25:05  22953s] All LLGs are deleted
[06/02 17:25:05  22953s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:33361.4M
[06/02 17:25:05  22953s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:33361.4M
[06/02 17:25:05  22953s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:1214.190, REAL:1211.844, MEM:33361.4M
[06/02 19:25:28  23792s] <CMD> saveDesign swerv_wrapper_postFillers
[06/02 19:25:28  23792s] The in-memory database contained RC information but was not saved. To save 
[06/02 19:25:28  23792s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/02 19:25:28  23792s] so it should only be saved when it is really desired.
[06/02 19:25:28  23793s] #% Begin save design ... (date=06/02 19:25:28, mem=25152.9M)
[06/02 19:25:31  23795s] % Begin Save ccopt configuration ... (date=06/02 19:25:31, mem=25152.9M)
[06/02 19:25:31  23795s] % End Save ccopt configuration ... (date=06/02 19:25:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=25152.9M, current mem=25142.7M)
[06/02 19:25:31  23795s] % Begin Save netlist data ... (date=06/02 19:25:31, mem=25142.7M)
[06/02 19:25:31  23795s] Writing Binary DB to swerv_wrapper_postFillers.dat/swerv_wrapper.v.bin in single-threaded mode...
[06/02 19:25:31  23796s] % End Save netlist data ... (date=06/02 19:25:31, total cpu=0:00:00.2, real=0:00:00.0, peak res=25142.7M, current mem=25142.7M)
[06/02 19:25:43  23806s] Saving congestion map file swerv_wrapper_postFillers.dat/swerv_wrapper.route.congmap.gz ...
[06/02 19:25:47  23808s] % Begin Save AAE data ... (date=06/02 19:25:47, mem=25163.5M)
[06/02 19:25:47  23808s] Saving AAE Data ...
[06/02 19:25:47  23808s] % End Save AAE data ... (date=06/02 19:25:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=25163.5M, current mem=25163.5M)
[06/02 19:25:47  23808s] % Begin Save clock tree data ... (date=06/02 19:25:47, mem=25168.2M)
[06/02 19:25:48  23808s] % End Save clock tree data ... (date=06/02 19:25:47, total cpu=0:00:00.1, real=0:00:01.0, peak res=25168.2M, current mem=25168.2M)
[06/02 19:25:48  23808s] Saving preference file swerv_wrapper_postFillers.dat/gui.pref.tcl ...
[06/02 19:25:48  23808s] Saving mode setting ...
[06/02 19:25:48  23808s] Saving global file ...
[06/02 19:25:48  23809s] % Begin Save floorplan data ... (date=06/02 19:25:48, mem=25168.2M)
[06/02 19:25:48  23809s] Saving floorplan file ...
[06/02 19:25:53  23814s] % End Save floorplan data ... (date=06/02 19:25:53, total cpu=0:00:05.5, real=0:00:05.0, peak res=25168.4M, current mem=25168.4M)
[06/02 19:25:53  23814s] Saving PG file swerv_wrapper_postFillers.dat/swerv_wrapper.pg.gz
[06/02 19:26:14  23835s] *** Completed savePGFile (cpu=0:00:20.4 real=0:00:21.0 mem=33973.6M) ***
[06/02 19:26:14  23835s] Saving Drc markers ...
[06/02 19:26:14  23835s] ... No Drc file written since there is no markers found.
[06/02 19:26:14  23835s] % Begin Save placement data ... (date=06/02 19:26:14, mem=25158.9M)
[06/02 19:26:14  23835s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 19:26:21  23842s] Save Adaptive View Pruing View Names to Binary file
[06/02 19:26:21  23842s] *** Completed savePlace (cpu=0:00:07.2 real=0:00:07.0 mem=33381.6M) ***
[06/02 19:26:21  23842s] % End Save placement data ... (date=06/02 19:26:21, total cpu=0:00:07.3, real=0:00:07.0, peak res=25161.2M, current mem=25158.9M)
[06/02 19:26:21  23842s] % Begin Save routing data ... (date=06/02 19:26:21, mem=25158.9M)
[06/02 19:26:21  23842s] Saving route file ...
[06/02 19:26:23  23843s] *** Completed saveRoute (cpu=0:00:01.1 real=0:00:02.0 mem=33378.6M) ***
[06/02 19:26:23  23843s] % End Save routing data ... (date=06/02 19:26:23, total cpu=0:00:01.3, real=0:00:02.0, peak res=25158.9M, current mem=25158.9M)
[06/02 19:26:23  23843s] Saving property file swerv_wrapper_postFillers.dat/swerv_wrapper.prop
[06/02 19:26:25  23845s] *** Completed saveProperty (cpu=0:00:02.0 real=0:00:02.0 mem=33381.6M) ***
[06/02 19:26:44  23864s] Saving preRoute extracted patterns in file 'swerv_wrapper_postFillers.dat/swerv_wrapper.techData.gz' ...
[06/02 19:26:44  23864s] Saving preRoute extraction data in directory 'swerv_wrapper_postFillers.dat/extraction/' ...
[06/02 19:26:44  23865s] Checksum of RCGrid density data::180
[06/02 19:26:46  23867s] % Begin Save power constraints data ... (date=06/02 19:26:46, mem=25159.2M)
[06/02 19:26:46  23867s] % End Save power constraints data ... (date=06/02 19:26:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=25159.2M, current mem=25159.2M)
[06/02 19:26:47  23868s] Generated self-contained design swerv_wrapper_postFillers.dat
[06/02 19:26:48  23869s] #% End save design ... (date=06/02 19:26:48, total cpu=0:01:16, real=0:01:20, peak res=25187.0M, current mem=25034.4M)
[06/02 19:26:48  23869s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 19:26:48  23869s] 
[06/02 19:26:48  23869s] <CMD> saveDesign swerv_wrapper_postFillers
[06/02 19:26:48  23869s] The in-memory database contained RC information but was not saved. To save 
[06/02 19:26:48  23869s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/02 19:26:48  23869s] so it should only be saved when it is really desired.
[06/02 19:26:48  23869s] #% Begin save design ... (date=06/02 19:26:48, mem=25034.4M)
[06/02 19:26:50  23871s] % Begin Save ccopt configuration ... (date=06/02 19:26:50, mem=25034.4M)
[06/02 19:26:50  23871s] % End Save ccopt configuration ... (date=06/02 19:26:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=25034.8M, current mem=25034.8M)
[06/02 19:26:51  23871s] % Begin Save netlist data ... (date=06/02 19:26:50, mem=25034.8M)
[06/02 19:26:51  23871s] Writing Binary DB to swerv_wrapper_postFillers.dat.tmp/swerv_wrapper.v.bin in single-threaded mode...
[06/02 19:26:51  23871s] % End Save netlist data ... (date=06/02 19:26:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=25034.8M, current mem=25034.8M)
[06/02 19:27:02  23882s] Saving congestion map file swerv_wrapper_postFillers.dat.tmp/swerv_wrapper.route.congmap.gz ...
[06/02 19:27:06  23883s] % Begin Save AAE data ... (date=06/02 19:27:06, mem=25158.7M)
[06/02 19:27:06  23883s] Saving AAE Data ...
[06/02 19:27:06  23883s] % End Save AAE data ... (date=06/02 19:27:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=25158.7M, current mem=25158.7M)
[06/02 19:27:07  23884s] % Begin Save clock tree data ... (date=06/02 19:27:07, mem=25158.8M)
[06/02 19:27:07  23884s] % End Save clock tree data ... (date=06/02 19:27:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=25158.8M, current mem=25158.8M)
[06/02 19:27:07  23884s] Saving preference file swerv_wrapper_postFillers.dat.tmp/gui.pref.tcl ...
[06/02 19:27:07  23884s] Saving mode setting ...
[06/02 19:27:07  23884s] Saving global file ...
[06/02 19:27:07  23884s] % Begin Save floorplan data ... (date=06/02 19:27:07, mem=25158.8M)
[06/02 19:27:07  23884s] Saving floorplan file ...
[06/02 19:27:12  23890s] % End Save floorplan data ... (date=06/02 19:27:12, total cpu=0:00:05.6, real=0:00:05.0, peak res=25159.0M, current mem=25159.0M)
[06/02 19:27:13  23890s] Saving PG file swerv_wrapper_postFillers.dat.tmp/swerv_wrapper.pg.gz
[06/02 19:27:33  23910s] *** Completed savePGFile (cpu=0:00:20.4 real=0:00:21.0 mem=33381.5M) ***
[06/02 19:27:33  23910s] Saving Drc markers ...
[06/02 19:27:33  23910s] ... No Drc file written since there is no markers found.
[06/02 19:27:33  23910s] % Begin Save placement data ... (date=06/02 19:27:33, mem=25158.0M)
[06/02 19:27:33  23910s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 19:27:40  23917s] Save Adaptive View Pruing View Names to Binary file
[06/02 19:27:40  23917s] *** Completed savePlace (cpu=0:00:07.1 real=0:00:07.0 mem=33382.5M) ***
[06/02 19:27:40  23917s] % End Save placement data ... (date=06/02 19:27:40, total cpu=0:00:07.2, real=0:00:07.0, peak res=25158.0M, current mem=25158.0M)
[06/02 19:27:40  23917s] % Begin Save routing data ... (date=06/02 19:27:40, mem=25158.0M)
[06/02 19:27:40  23917s] Saving route file ...
[06/02 19:27:42  23918s] *** Completed saveRoute (cpu=0:00:01.1 real=0:00:02.0 mem=33379.5M) ***
[06/02 19:27:42  23919s] % End Save routing data ... (date=06/02 19:27:42, total cpu=0:00:01.2, real=0:00:02.0, peak res=25158.0M, current mem=25158.0M)
[06/02 19:27:42  23919s] Saving property file swerv_wrapper_postFillers.dat.tmp/swerv_wrapper.prop
[06/02 19:27:44  23921s] *** Completed saveProperty (cpu=0:00:02.0 real=0:00:02.0 mem=33382.5M) ***
[06/02 19:28:02  23939s] Saving preRoute extracted patterns in file 'swerv_wrapper_postFillers.dat.tmp/swerv_wrapper.techData.gz' ...
[06/02 19:28:02  23939s] Saving preRoute extraction data in directory 'swerv_wrapper_postFillers.dat.tmp/extraction/' ...
[06/02 19:28:03  23940s] Checksum of RCGrid density data::180
[06/02 19:28:04  23941s] % Begin Save power constraints data ... (date=06/02 19:28:04, mem=25158.1M)
[06/02 19:28:04  23941s] % End Save power constraints data ... (date=06/02 19:28:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=25158.1M, current mem=25158.1M)
[06/02 19:28:06  23942s] Generated self-contained design swerv_wrapper_postFillers.dat.tmp
[06/02 19:28:07  23943s] #% End save design ... (date=06/02 19:28:07, total cpu=0:01:15, real=0:01:19, peak res=25754.9M, current mem=25029.4M)
[06/02 19:28:07  23943s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 19:28:07  23943s] 
[06/02 19:28:07  23943s] <CMD> selectWire 115.0080 1968.8960 14346.5920 1969.1040 2 gnd
[06/02 19:30:31  23962s] <CMD> ecoRoute -target
[06/02 19:30:31  23962s] ### Time Record (ecoRoute) is installed.
[06/02 19:30:31  23962s] #% Begin globalDetailRoute (date=06/02 19:30:31, mem=25029.6M)
[06/02 19:30:31  23962s] 
[06/02 19:30:31  23962s] globalDetailRoute -target
[06/02 19:30:31  23962s] 
[06/02 19:30:31  23962s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[06/02 19:30:31  23962s] #setNanoRouteMode -drouteUseMultiCutViaEffort "high"
[06/02 19:30:31  23962s] #setNanoRouteMode -routeAntennaCellName "C12T28SOI_LR_ANTPROT3"
[06/02 19:30:31  23962s] #setNanoRouteMode -routeInsertAntennaDiode true
[06/02 19:30:31  23962s] #setNanoRouteMode -routeTopRoutingLayer 9
[06/02 19:30:31  23962s] #setNanoRouteMode -routeUseAutoVia "true"
[06/02 19:30:31  23962s] #setNanoRouteMode -routeWithEco true
[06/02 19:30:31  23962s] #setNanoRouteMode -routeWithLithoDriven true
[06/02 19:30:31  23962s] ### Time Record (globalDetailRoute) is installed.
[06/02 19:30:31  23962s] #Start globalDetailRoute on Wed Jun  2 19:30:31 2021
[06/02 19:30:31  23962s] #
[06/02 19:30:31  23962s] ### Time Record (Pre Callback) is installed.
[06/02 19:30:31  23962s] Closing parasitic data file '/tmp/innovus_temp_30822_portatil_cadence_MuSjTq/swerv_wrapper_30822_cO3Ib6.rcdb.d/swerv_wrapper.rcdb.d': 154217 access done (mem: 33379.469M)
[06/02 19:30:32  23963s] ### Time Record (Pre Callback) is uninstalled.
[06/02 19:30:32  23963s] ### Time Record (DB Import) is installed.
[06/02 19:30:32  23963s] ### Time Record (Timing Data Generation) is installed.
[06/02 19:30:32  23963s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 19:30:32  23963s] ### info: trigger full reload of library data.
[06/02 19:30:34  23965s] #WARNING (NRDB-975) Adjacent routing LAYERs M6 IA has the same preferred routing direction HORIZONTAL. This may cause routing problems for NanoRoute.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7973_ic_rd_hit_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7972_ic_rd_hit_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7971_ic_rd_hit_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7970_ic_tag_perr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7969_ic_rd_data_9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7968_ic_rd_data_13 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7967_ic_rd_data_18 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7966_ic_rd_data_25 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7965_ic_rd_data_31 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin vdds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (NRIG-34) Power/Ground pin gnds of instance FE_OCPC7964_ic_rd_data_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 19:31:58  24042s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 19:31:58  24042s] #To increase the message display limit, refer to the product command reference manual.
