# compile vhdl design source files
vhdl xpm  \
"C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl xbip_utils_v3_0_10  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl axi_utils_v2_0_6  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_6  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_6  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_6  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_16  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl floating_point_v7_0_17  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/floating_point_v7_0_vh_rfs.vhd" \

vhdl xbip_dsp48_mult_v3_0_6  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_multadd_v3_0_6  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vhdl div_gen_v5_1_16  \
"../../../../mycpu_prj1.ip_user_files/ipstatic/hdl/div_gen_v5_1_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../mycpu_prj1.srcs/sources_1/ip/signed_divider/sim/signed_divider.vhd" \
"../../../../mycpu_prj1.srcs/sources_1/ip/unsigned_divider/sim/unsigned_divider.vhd" \

# Do not sort compile order
nosort
