// Seed: 2186586948
module module_0;
  wand id_1 = 1'b0;
  assign module_1.id_2 = 0;
  wire id_2;
  assign id_1 = ~id_1;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    output logic id_2,
    input  tri   id_3
    , id_5
);
  always @(negedge id_1)
    for (id_2 = id_1; 1; id_2 = id_1 == id_3) begin : LABEL_0
      id_0 <= 1 < 1;
      id_5 <= id_5;
      id_0 <= id_1 * id_3#(.id_3(-1));
      id_5 = id_5;
    end
  always @(id_3 or posedge ~|id_3 === id_3) begin : LABEL_1
    id_0 <= -1'h0 - 1'b0;
  end
  module_0 modCall_1 ();
endmodule
