-- This file has been generated by specsgen. Do not modify by hand!

module Unison.Target.ARM.SpecsGen.ReadWriteInfo (readWriteInfo)
       where
import Unison
import Unison.Target.ARM.SpecsGen.ARMInstructionDecl
import Unison.Target.ARM.ARMRegisterDecl
readWriteInfo i
  | i `elem`
      [ADDri, ADDrr, ADDrsi, ADDrsr, ADR, AESD, AESE, AESIMC, AESMC,
       ANDri, ANDrr, ANDrsi, ANDrsr, ASRi, ASRr, B, BFC, BFI, BICri,
       BICrr, BICrsi, BICrsr, BKPT, BLXi, BR_JTadd, BR_JTm, BR_JTr,
       BUNDLE, BX, BXJ, BX_RET, BX_pred, Bcc, CDP, CDP2, CFI_INSTRUCTION,
       CLREX, CLZ, CONSTPOOL_ENTRY, COPY, COPY_STRUCT_BYVAL_I32,
       COPY_TO_REGCLASS, CPS1p, CPS2p, CPS3p, CRC32B, CRC32CB, CRC32CH,
       CRC32CW, CRC32H, CRC32W, DBG, DBG_VALUE, DMB, DSB, EH_LABEL, EORri,
       EORrr, EORrsi, EORrsr, EXTRACT_SUBREG, FCONSTD, FCONSTS,
       FLDMXDB_UPD, FLDMXIA, FLDMXIA_UPD, FMSTAT_cpsr_demat,
       FMSTAT_cpsr_source, FSTMXDB_UPD, FSTMXIA, FSTMXIA_UPD, GC_LABEL,
       HINT, HLT, HVC, IMPLICIT_DEF, INLINEASM, INSERT_SUBREG, ISB, ITasm,
       Int_eh_sjlj_dispatchsetup, Int_eh_sjlj_setup_dispatch,
       JUMPTABLE_ADDRS, JUMPTABLE_INSTS, JUMPTABLE_TBB, JUMPTABLE_TBH,
       KILL, LDA, LDAB, LDAH, LDC2L_OFFSET, LDC2L_OPTION, LDC2L_POST,
       LDC2L_PRE, LDC2_OFFSET, LDC2_OPTION, LDC2_POST, LDC2_PRE,
       LDCL_OFFSET, LDCL_OPTION, LDCL_POST, LDCL_PRE, LDC_OFFSET,
       LDC_OPTION, LDC_POST, LDC_PRE, LDRBT_POST, LDRBi12, LDRBrs, LDRH,
       LDRLIT_ga_abs, LDRLIT_ga_pcrel, LDRLIT_ga_pcrel_ldr, LDRSB, LDRSH,
       LDRT_POST, LDRi12, LDRrs, LEApcrel, LEApcrelJT, LIFETIME_END,
       LIFETIME_START, LOAD, LOAD_D, LOAD_T, LOCAL_ESCAPE, LSLi, LSLr,
       LSRi, LSRr, MCR, MCR2, MCRR, MCRR2, MEMCPY, MEMCPY_4, MLA, MLAv5,
       MLS, MOVCCi, MOVCCi16, MOVCCi32imm, MOVCCr, MOVCCsi, MOVCCsr, MOVE,
       MOVE_ALL, MOVE_D, MOVPCLR, MOVPCRX, MOVTi16, MOVTi16_ga_pcrel,
       MOV_ga_pcrel, MOV_ga_pcrel_ldr, MOVi, MOVi16, MOVi16_ga_pcrel,
       MOVi32imm, MOVr, MOVr_TC, MOVsi, MOVsr, MRC, MRC2, MRRC, MRRC2,
       MRS, MRSbanked, MRSsys, MSR, MSRbanked, MSRi, MUL, MULv5, MVNCCi,
       MVNi, MVNr, MVNsi, MVNsr, NOP, ORRri, ORRrr, ORRrsi, ORRrsr, PHI,
       PICADD, PICLDR, PICLDRB, PICLDRH, PICLDRSB, PICLDRSH, PICSTR,
       PICSTRB, PICSTRH, PKHBT, PKHTB, PLDWi12, PLDWrs, PLDi12, PLDrs,
       PLIi12, PLIrs, QADD, QADD16, QADD8, QASX, QDADD, QDSUB, QSAX, QSUB,
       QSUB16, QSUB8, RBIT, REG_SEQUENCE, REV, REV16, REVSH, RFEDA,
       RFEDA_UPD, RFEDB, RFEDB_UPD, RFEIA, RFEIA_UPD, RFEIB, RFEIB_UPD,
       RORi, RORr, RRXi, RSBri, RSBrr, RSBrsi, RSBrsr, SADD16, SADD8,
       SASX, SBFX, SDIV, SEL, SETEND, SETPAN, SHA1C, SHA1H, SHA1M, SHA1P,
       SHA1SU0, SHA1SU1, SHA256H, SHA256H2, SHA256SU0, SHA256SU1, SHADD16,
       SHADD8, SHASX, SHSAX, SHSUB16, SHSUB8, SMC, SMLABB, SMLABT, SMLAD,
       SMLADX, SMLAL, SMLALBB, SMLALBT, SMLALD, SMLALDX, SMLALTB, SMLALTT,
       SMLALv5, SMLATB, SMLATT, SMLAWB, SMLAWT, SMLSD, SMLSDX, SMLSLD,
       SMLSLDX, SMMLA, SMMLAR, SMMLS, SMMLSR, SMMUL, SMMULR, SMUAD,
       SMUADX, SMULBB, SMULBT, SMULL, SMULLv5, SMULTB, SMULTT, SMULWB,
       SMULWT, SMUSD, SMUSDX, SRSDA, SRSDA_UPD, SRSDB, SRSDB_UPD, SRSIA,
       SRSIA_UPD, SRSIB, SRSIB_UPD, SSAT, SSAT16, SSAX, SSUB16, SSUB8,
       STC2L_OFFSET, STC2L_OPTION, STC2L_POST, STC2L_PRE, STC2_OFFSET,
       STC2_OPTION, STC2_POST, STC2_PRE, STCL_OFFSET, STCL_OPTION,
       STCL_POST, STCL_PRE, STC_OFFSET, STC_OPTION, STC_POST, STC_PRE,
       STL, STLB, STLH, STORE, STORE_D, STORE_T, STRBT_POST,
       STRBT_POST_IMM, STRBT_POST_REG, STRBi12, STRBi_preidx,
       STRBr_preidx, STRBrs, STRH, STRHTi, STRHTr, STRH_POST, STRH_PRE,
       STRH_preidx, STRT_POST, STRi12, STRi_preidx, STRr_preidx, STRrs,
       SUBREG_TO_REG, SUBS_PC_LR, SUBri, SUBrr, SUBrsi, SUBrsr, SXTAB,
       SXTAB16, SXTAH, SXTB, SXTB16, SXTH, TRAP, TRAPNaCl, UADD16, UADD8,
       UASX, UBFX, UDF, UDIV, UHADD16, UHADD8, UHASX, UHSAX, UHSUB16,
       UHSUB8, UMAAL, UMLAL, UMLALv5, UMULL, UMULLv5, UQADD16, UQADD8,
       UQASX, UQSAX, UQSUB16, UQSUB8, USAD8, USADA8, USAT, USAT16, USAX,
       USUB16, USUB8, UXTAB, UXTAB16, UXTAH, UXTB, UXTB16, UXTH,
       VABALsv2i64, VABALsv4i32, VABALsv8i16, VABALuv2i64, VABALuv4i32,
       VABALuv8i16, VABAsv16i8, VABAsv2i32, VABAsv4i16, VABAsv4i32,
       VABAsv8i16, VABAsv8i8, VABAuv16i8, VABAuv2i32, VABAuv4i16,
       VABAuv4i32, VABAuv8i16, VABAuv8i8, VABDLsv2i64, VABDLsv4i32,
       VABDLsv8i16, VABDLuv2i64, VABDLuv4i32, VABDLuv8i16, VABDfd, VABDfq,
       VABDhd, VABDhq, VABDsv16i8, VABDsv2i32, VABDsv4i16, VABDsv4i32,
       VABDsv8i16, VABDsv8i8, VABDuv16i8, VABDuv2i32, VABDuv4i16,
       VABDuv4i32, VABDuv8i16, VABDuv8i8, VABSD, VABSS, VABSfd, VABSfq,
       VABShd, VABShq, VABSv16i8, VABSv2i32, VABSv4i16, VABSv4i32,
       VABSv8i16, VABSv8i8, VACGEfd, VACGEfq, VACGEhd, VACGEhq, VACGTfd,
       VACGTfq, VACGThd, VACGThq, VADDD, VADDHNv2i32, VADDHNv4i16,
       VADDHNv8i8, VADDLsv2i64, VADDLsv4i32, VADDLsv8i16, VADDLuv2i64,
       VADDLuv4i32, VADDLuv8i16, VADDS, VADDWsv2i64, VADDWsv4i32,
       VADDWsv8i16, VADDWuv2i64, VADDWuv4i32, VADDWuv8i16, VADDfd, VADDfq,
       VADDhd, VADDhq, VADDv16i8, VADDv1i64, VADDv2i32, VADDv2i64,
       VADDv4i16, VADDv4i32, VADDv8i16, VADDv8i8, VANDd, VANDq, VBICd,
       VBICiv2i32, VBICiv4i16, VBICiv4i32, VBICiv8i16, VBICq, VBIFd,
       VBIFq, VBITd, VBITq, VBSLd, VBSLq, VCEQfd, VCEQfq, VCEQhd, VCEQhq,
       VCEQv16i8, VCEQv2i32, VCEQv4i16, VCEQv4i32, VCEQv8i16, VCEQv8i8,
       VCEQzv16i8, VCEQzv2f32, VCEQzv2i32, VCEQzv4f16, VCEQzv4f32,
       VCEQzv4i16, VCEQzv4i32, VCEQzv8f16, VCEQzv8i16, VCEQzv8i8, VCGEfd,
       VCGEfq, VCGEhd, VCGEhq, VCGEsv16i8, VCGEsv2i32, VCGEsv4i16,
       VCGEsv4i32, VCGEsv8i16, VCGEsv8i8, VCGEuv16i8, VCGEuv2i32,
       VCGEuv4i16, VCGEuv4i32, VCGEuv8i16, VCGEuv8i8, VCGEzv16i8,
       VCGEzv2f32, VCGEzv2i32, VCGEzv4f16, VCGEzv4f32, VCGEzv4i16,
       VCGEzv4i32, VCGEzv8f16, VCGEzv8i16, VCGEzv8i8, VCGTfd, VCGTfq,
       VCGThd, VCGThq, VCGTsv16i8, VCGTsv2i32, VCGTsv4i16, VCGTsv4i32,
       VCGTsv8i16, VCGTsv8i8, VCGTuv16i8, VCGTuv2i32, VCGTuv4i16,
       VCGTuv4i32, VCGTuv8i16, VCGTuv8i8, VCGTzv16i8, VCGTzv2f32,
       VCGTzv2i32, VCGTzv4f16, VCGTzv4f32, VCGTzv4i16, VCGTzv4i32,
       VCGTzv8f16, VCGTzv8i16, VCGTzv8i8, VCLEzv16i8, VCLEzv2f32,
       VCLEzv2i32, VCLEzv4f16, VCLEzv4f32, VCLEzv4i16, VCLEzv4i32,
       VCLEzv8f16, VCLEzv8i16, VCLEzv8i8, VCLSv16i8, VCLSv2i32, VCLSv4i16,
       VCLSv4i32, VCLSv8i16, VCLSv8i8, VCLTzv16i8, VCLTzv2f32, VCLTzv2i32,
       VCLTzv4f16, VCLTzv4f32, VCLTzv4i16, VCLTzv4i32, VCLTzv8f16,
       VCLTzv8i16, VCLTzv8i8, VCLZv16i8, VCLZv2i32, VCLZv4i16, VCLZv4i32,
       VCLZv8i16, VCLZv8i8, VCNTd, VCNTq, VCVTANSDf, VCVTANSDh, VCVTANSQf,
       VCVTANSQh, VCVTANUDf, VCVTANUDh, VCVTANUQf, VCVTANUQh, VCVTASD,
       VCVTASS, VCVTAUD, VCVTAUS, VCVTBDH, VCVTBHD, VCVTBHS, VCVTBSH,
       VCVTDS, VCVTMNSDf, VCVTMNSDh, VCVTMNSQf, VCVTMNSQh, VCVTMNUDf,
       VCVTMNUDh, VCVTMNUQf, VCVTMNUQh, VCVTMSD, VCVTMSS, VCVTMUD,
       VCVTMUS, VCVTNNSDf, VCVTNNSDh, VCVTNNSQf, VCVTNNSQh, VCVTNNUDf,
       VCVTNNUDh, VCVTNNUQf, VCVTNNUQh, VCVTNSD, VCVTNSS, VCVTNUD,
       VCVTNUS, VCVTPNSDf, VCVTPNSDh, VCVTPNSQf, VCVTPNSQh, VCVTPNUDf,
       VCVTPNUDh, VCVTPNUQf, VCVTPNUQh, VCVTPSD, VCVTPSS, VCVTPUD,
       VCVTPUS, VCVTSD, VCVTTDH, VCVTTHD, VCVTTHS, VCVTTSH, VCVTf2h,
       VCVTf2sd, VCVTf2sq, VCVTf2ud, VCVTf2uq, VCVTf2xsd, VCVTf2xsq,
       VCVTf2xud, VCVTf2xuq, VCVTh2f, VCVTh2sd, VCVTh2sq, VCVTh2ud,
       VCVTh2uq, VCVTh2xsd, VCVTh2xsq, VCVTh2xud, VCVTh2xuq, VCVTs2fd,
       VCVTs2fq, VCVTs2hd, VCVTs2hq, VCVTu2fd, VCVTu2fq, VCVTu2hd,
       VCVTu2hq, VCVTxs2fd, VCVTxs2fq, VCVTxs2hd, VCVTxs2hq, VCVTxu2fd,
       VCVTxu2fq, VCVTxu2hd, VCVTxu2hq, VDIVD, VDIVS, VDUP16d, VDUP16q,
       VDUP32d, VDUP32q, VDUP8d, VDUP8q, VDUPLN16d, VDUPLN16q, VDUPLN32d,
       VDUPLN32q, VDUPLN8d, VDUPLN8q, VEORd, VEORq, VEXTd16, VEXTd32,
       VEXTd8, VEXTq16, VEXTq32, VEXTq64, VEXTq8, VFMAD, VFMAS, VFMAfd,
       VFMAfq, VFMAhd, VFMAhq, VFMSD, VFMSS, VFMSfd, VFMSfq, VFMShd,
       VFMShq, VFNMAD, VFNMAS, VFNMSD, VFNMSS, VGETLNi32, VGETLNs16,
       VGETLNs8, VGETLNu16, VGETLNu8, VHADDsv16i8, VHADDsv2i32,
       VHADDsv4i16, VHADDsv4i32, VHADDsv8i16, VHADDsv8i8, VHADDuv16i8,
       VHADDuv2i32, VHADDuv4i16, VHADDuv4i32, VHADDuv8i16, VHADDuv8i8,
       VHSUBsv16i8, VHSUBsv2i32, VHSUBsv4i16, VHSUBsv4i32, VHSUBsv8i16,
       VHSUBsv8i8, VHSUBuv16i8, VHSUBuv2i32, VHSUBuv4i16, VHSUBuv4i32,
       VHSUBuv8i16, VHSUBuv8i8, VLD1DUPd16, VLD1DUPd32, VLD1DUPd8,
       VLD1DUPq16, VLD1DUPq32, VLD1DUPq8, VLD1LNd16, VLD1LNd32, VLD1LNd8,
       VLD1LNdAsm_16, VLD1LNdAsm_32, VLD1LNdAsm_8, VLD1LNdWB_fixed_Asm_16,
       VLD1LNdWB_fixed_Asm_32, VLD1LNdWB_fixed_Asm_8,
       VLD1LNdWB_register_Asm_16, VLD1LNdWB_register_Asm_32,
       VLD1LNdWB_register_Asm_8, VLD1LNq16Pseudo, VLD1LNq32Pseudo,
       VLD1LNq8Pseudo, VLD2LNdAsm_16, VLD2LNdAsm_32, VLD2LNdAsm_8,
       VLD2LNdWB_fixed_Asm_16, VLD2LNdWB_fixed_Asm_32,
       VLD2LNdWB_fixed_Asm_8, VLD2LNdWB_register_Asm_16,
       VLD2LNdWB_register_Asm_32, VLD2LNdWB_register_Asm_8, VLD2LNqAsm_16,
       VLD2LNqAsm_32, VLD2LNqWB_fixed_Asm_16, VLD2LNqWB_fixed_Asm_32,
       VLD2LNqWB_register_Asm_16, VLD2LNqWB_register_Asm_32,
       VLD3DUPdAsm_16, VLD3DUPdAsm_32, VLD3DUPdAsm_8,
       VLD3DUPdWB_fixed_Asm_16, VLD3DUPdWB_fixed_Asm_32,
       VLD3DUPdWB_fixed_Asm_8, VLD3DUPdWB_register_Asm_16,
       VLD3DUPdWB_register_Asm_32, VLD3DUPdWB_register_Asm_8,
       VLD3DUPqAsm_16, VLD3DUPqAsm_32, VLD3DUPqAsm_8,
       VLD3DUPqWB_fixed_Asm_16, VLD3DUPqWB_fixed_Asm_32,
       VLD3DUPqWB_fixed_Asm_8, VLD3DUPqWB_register_Asm_16,
       VLD3DUPqWB_register_Asm_32, VLD3DUPqWB_register_Asm_8,
       VLD3LNdAsm_16, VLD3LNdAsm_32, VLD3LNdAsm_8, VLD3LNdWB_fixed_Asm_16,
       VLD3LNdWB_fixed_Asm_32, VLD3LNdWB_fixed_Asm_8,
       VLD3LNdWB_register_Asm_16, VLD3LNdWB_register_Asm_32,
       VLD3LNdWB_register_Asm_8, VLD3LNqAsm_16, VLD3LNqAsm_32,
       VLD3LNqWB_fixed_Asm_16, VLD3LNqWB_fixed_Asm_32,
       VLD3LNqWB_register_Asm_16, VLD3LNqWB_register_Asm_32, VLD3dAsm_16,
       VLD3dAsm_32, VLD3dAsm_8, VLD3dWB_fixed_Asm_16,
       VLD3dWB_fixed_Asm_32, VLD3dWB_fixed_Asm_8, VLD3dWB_register_Asm_16,
       VLD3dWB_register_Asm_32, VLD3dWB_register_Asm_8, VLD3qAsm_16,
       VLD3qAsm_32, VLD3qAsm_8, VLD3qWB_fixed_Asm_16,
       VLD3qWB_fixed_Asm_32, VLD3qWB_fixed_Asm_8, VLD3qWB_register_Asm_16,
       VLD3qWB_register_Asm_32, VLD3qWB_register_Asm_8, VLD4DUPdAsm_16,
       VLD4DUPdAsm_32, VLD4DUPdAsm_8, VLD4DUPdWB_fixed_Asm_16,
       VLD4DUPdWB_fixed_Asm_32, VLD4DUPdWB_fixed_Asm_8,
       VLD4DUPdWB_register_Asm_16, VLD4DUPdWB_register_Asm_32,
       VLD4DUPdWB_register_Asm_8, VLD4DUPqAsm_16, VLD4DUPqAsm_32,
       VLD4DUPqAsm_8, VLD4DUPqWB_fixed_Asm_16, VLD4DUPqWB_fixed_Asm_32,
       VLD4DUPqWB_fixed_Asm_8, VLD4DUPqWB_register_Asm_16,
       VLD4DUPqWB_register_Asm_32, VLD4DUPqWB_register_Asm_8,
       VLD4LNdAsm_16, VLD4LNdAsm_32, VLD4LNdAsm_8, VLD4LNdWB_fixed_Asm_16,
       VLD4LNdWB_fixed_Asm_32, VLD4LNdWB_fixed_Asm_8,
       VLD4LNdWB_register_Asm_16, VLD4LNdWB_register_Asm_32,
       VLD4LNdWB_register_Asm_8, VLD4LNqAsm_16, VLD4LNqAsm_32,
       VLD4LNqWB_fixed_Asm_16, VLD4LNqWB_fixed_Asm_32,
       VLD4LNqWB_register_Asm_16, VLD4LNqWB_register_Asm_32, VLD4dAsm_16,
       VLD4dAsm_32, VLD4dAsm_8, VLD4dWB_fixed_Asm_16,
       VLD4dWB_fixed_Asm_32, VLD4dWB_fixed_Asm_8, VLD4dWB_register_Asm_16,
       VLD4dWB_register_Asm_32, VLD4dWB_register_Asm_8, VLD4qAsm_16,
       VLD4qAsm_32, VLD4qAsm_8, VLD4qWB_fixed_Asm_16,
       VLD4qWB_fixed_Asm_32, VLD4qWB_fixed_Asm_8, VLD4qWB_register_Asm_16,
       VLD4qWB_register_Asm_32, VLD4qWB_register_Asm_8, VLDMQIA, VLDRD,
       VLDRD_cpi, VLDRD_cpi_demat_cpi, VLDRD_cpi_remat_cpi,
       VLDRD_cpi_source_cpi, VLDRD_fi, VLDRD_fi_demat_fi,
       VLDRD_fi_remat_fi, VLDRD_fi_source_fi, VLDRS, VLDRS_cpi,
       VLDRS_cpi_demat_cpi, VLDRS_cpi_remat_cpi, VLDRS_cpi_source_cpi,
       VLDRS_fi, VLDRS_fi_demat_fi, VLDRS_fi_remat_fi, VLDRS_fi_source_fi,
       VMAXNMD, VMAXNMNDf, VMAXNMNDh, VMAXNMNQf, VMAXNMNQh, VMAXNMS,
       VMAXfd, VMAXfq, VMAXhd, VMAXhq, VMAXsv16i8, VMAXsv2i32, VMAXsv4i16,
       VMAXsv4i32, VMAXsv8i16, VMAXsv8i8, VMAXuv16i8, VMAXuv2i32,
       VMAXuv4i16, VMAXuv4i32, VMAXuv8i16, VMAXuv8i8, VMINNMD, VMINNMNDf,
       VMINNMNDh, VMINNMNQf, VMINNMNQh, VMINNMS, VMINfd, VMINfq, VMINhd,
       VMINhq, VMINsv16i8, VMINsv2i32, VMINsv4i16, VMINsv4i32, VMINsv8i16,
       VMINsv8i8, VMINuv16i8, VMINuv2i32, VMINuv4i16, VMINuv4i32,
       VMINuv8i16, VMINuv8i8, VMLAD, VMLALslsv2i32, VMLALslsv4i16,
       VMLALsluv2i32, VMLALsluv4i16, VMLALsv2i64, VMLALsv4i32,
       VMLALsv8i16, VMLALuv2i64, VMLALuv4i32, VMLALuv8i16, VMLAS, VMLAfd,
       VMLAfq, VMLAhd, VMLAhq, VMLAslfd, VMLAslfq, VMLAslhd, VMLAslhq,
       VMLAslv2i32, VMLAslv4i16, VMLAslv4i32, VMLAslv8i16, VMLAv16i8,
       VMLAv2i32, VMLAv4i16, VMLAv4i32, VMLAv8i16, VMLAv8i8, VMLSD,
       VMLSLslsv2i32, VMLSLslsv4i16, VMLSLsluv2i32, VMLSLsluv4i16,
       VMLSLsv2i64, VMLSLsv4i32, VMLSLsv8i16, VMLSLuv2i64, VMLSLuv4i32,
       VMLSLuv8i16, VMLSS, VMLSfd, VMLSfq, VMLShd, VMLShq, VMLSslfd,
       VMLSslfq, VMLSslhd, VMLSslhq, VMLSslv2i32, VMLSslv4i16,
       VMLSslv4i32, VMLSslv8i16, VMLSv16i8, VMLSv2i32, VMLSv4i16,
       VMLSv4i32, VMLSv8i16, VMLSv8i8, VMOVD, VMOVD0, VMOVDRR, VMOVDcc,
       VMOVLsv2i64, VMOVLsv4i32, VMOVLsv8i16, VMOVLuv2i64, VMOVLuv4i32,
       VMOVLuv8i16, VMOVNv2i32, VMOVNv4i16, VMOVNv8i8, VMOVQ0, VMOVRRD,
       VMOVRRS, VMOVRS, VMOVS, VMOVSR, VMOVSRR, VMOVScc, VMOVv16i8,
       VMOVv1i64, VMOVv2f32, VMOVv2i32, VMOVv2i64, VMOVv4f32, VMOVv4i16,
       VMOVv4i32, VMOVv8i16, VMOVv8i8, VMULD, VMULLp64, VMULLp8,
       VMULLslsv2i32, VMULLslsv4i16, VMULLsluv2i32, VMULLsluv4i16,
       VMULLsv2i64, VMULLsv4i32, VMULLsv8i16, VMULLuv2i64, VMULLuv4i32,
       VMULLuv8i16, VMULS, VMULfd, VMULfq, VMULhd, VMULhq, VMULpd, VMULpq,
       VMULslfd, VMULslfq, VMULslhd, VMULslhq, VMULslv2i32, VMULslv4i16,
       VMULslv4i32, VMULslv8i16, VMULv16i8, VMULv2i32, VMULv4i16,
       VMULv4i32, VMULv8i16, VMULv8i8, VMVNd, VMVNq, VMVNv2i32, VMVNv4i16,
       VMVNv4i32, VMVNv8i16, VNEGD, VNEGS, VNEGf32q, VNEGfd, VNEGhd,
       VNEGhq, VNEGs16d, VNEGs16q, VNEGs32d, VNEGs32q, VNEGs8d, VNEGs8q,
       VNMLAD, VNMLAS, VNMLSD, VNMLSS, VNMULD, VNMULS, VORNd, VORNq,
       VORRd, VORRiv2i32, VORRiv4i16, VORRiv4i32, VORRiv8i16, VORRq,
       VPADALsv16i8, VPADALsv2i32, VPADALsv4i16, VPADALsv4i32,
       VPADALsv8i16, VPADALsv8i8, VPADALuv16i8, VPADALuv2i32,
       VPADALuv4i16, VPADALuv4i32, VPADALuv8i16, VPADALuv8i8,
       VPADDLsv16i8, VPADDLsv2i32, VPADDLsv4i16, VPADDLsv4i32,
       VPADDLsv8i16, VPADDLsv8i8, VPADDLuv16i8, VPADDLuv2i32,
       VPADDLuv4i16, VPADDLuv4i32, VPADDLuv8i16, VPADDLuv8i8, VPADDf,
       VPADDh, VPADDi16, VPADDi32, VPADDi8, VPMAXf, VPMAXh, VPMAXs16,
       VPMAXs32, VPMAXs8, VPMAXu16, VPMAXu32, VPMAXu8, VPMINf, VPMINh,
       VPMINs16, VPMINs32, VPMINs8, VPMINu16, VPMINu32, VPMINu8,
       VQABSv16i8, VQABSv2i32, VQABSv4i16, VQABSv4i32, VQABSv8i16,
       VQABSv8i8, VQADDsv16i8, VQADDsv1i64, VQADDsv2i32, VQADDsv2i64,
       VQADDsv4i16, VQADDsv4i32, VQADDsv8i16, VQADDsv8i8, VQADDuv16i8,
       VQADDuv1i64, VQADDuv2i32, VQADDuv2i64, VQADDuv4i16, VQADDuv4i32,
       VQADDuv8i16, VQADDuv8i8, VQDMLALslv2i32, VQDMLALslv4i16,
       VQDMLALv2i64, VQDMLALv4i32, VQDMLSLslv2i32, VQDMLSLslv4i16,
       VQDMLSLv2i64, VQDMLSLv4i32, VQDMULHslv2i32, VQDMULHslv4i16,
       VQDMULHslv4i32, VQDMULHslv8i16, VQDMULHv2i32, VQDMULHv4i16,
       VQDMULHv4i32, VQDMULHv8i16, VQDMULLslv2i32, VQDMULLslv4i16,
       VQDMULLv2i64, VQDMULLv4i32, VQMOVNsuv2i32, VQMOVNsuv4i16,
       VQMOVNsuv8i8, VQMOVNsv2i32, VQMOVNsv4i16, VQMOVNsv8i8,
       VQMOVNuv2i32, VQMOVNuv4i16, VQMOVNuv8i8, VQNEGv16i8, VQNEGv2i32,
       VQNEGv4i16, VQNEGv4i32, VQNEGv8i16, VQNEGv8i8, VQRDMLAHslv2i32,
       VQRDMLAHslv4i16, VQRDMLAHslv4i32, VQRDMLAHslv8i16, VQRDMLAHv2i32,
       VQRDMLAHv4i16, VQRDMLAHv4i32, VQRDMLAHv8i16, VQRDMLSHslv2i32,
       VQRDMLSHslv4i16, VQRDMLSHslv4i32, VQRDMLSHslv8i16, VQRDMLSHv2i32,
       VQRDMLSHv4i16, VQRDMLSHv4i32, VQRDMLSHv8i16, VQRDMULHslv2i32,
       VQRDMULHslv4i16, VQRDMULHslv4i32, VQRDMULHslv8i16, VQRDMULHv2i32,
       VQRDMULHv4i16, VQRDMULHv4i32, VQRDMULHv8i16, VQRSHLsv16i8,
       VQRSHLsv1i64, VQRSHLsv2i32, VQRSHLsv2i64, VQRSHLsv4i16,
       VQRSHLsv4i32, VQRSHLsv8i16, VQRSHLsv8i8, VQRSHLuv16i8,
       VQRSHLuv1i64, VQRSHLuv2i32, VQRSHLuv2i64, VQRSHLuv4i16,
       VQRSHLuv4i32, VQRSHLuv8i16, VQRSHLuv8i8, VQRSHRNsv2i32,
       VQRSHRNsv4i16, VQRSHRNsv8i8, VQRSHRNuv2i32, VQRSHRNuv4i16,
       VQRSHRNuv8i8, VQRSHRUNv2i32, VQRSHRUNv4i16, VQRSHRUNv8i8,
       VQSHLsiv16i8, VQSHLsiv1i64, VQSHLsiv2i32, VQSHLsiv2i64,
       VQSHLsiv4i16, VQSHLsiv4i32, VQSHLsiv8i16, VQSHLsiv8i8,
       VQSHLsuv16i8, VQSHLsuv1i64, VQSHLsuv2i32, VQSHLsuv2i64,
       VQSHLsuv4i16, VQSHLsuv4i32, VQSHLsuv8i16, VQSHLsuv8i8, VQSHLsv16i8,
       VQSHLsv1i64, VQSHLsv2i32, VQSHLsv2i64, VQSHLsv4i16, VQSHLsv4i32,
       VQSHLsv8i16, VQSHLsv8i8, VQSHLuiv16i8, VQSHLuiv1i64, VQSHLuiv2i32,
       VQSHLuiv2i64, VQSHLuiv4i16, VQSHLuiv4i32, VQSHLuiv8i16,
       VQSHLuiv8i8, VQSHLuv16i8, VQSHLuv1i64, VQSHLuv2i32, VQSHLuv2i64,
       VQSHLuv4i16, VQSHLuv4i32, VQSHLuv8i16, VQSHLuv8i8, VQSHRNsv2i32,
       VQSHRNsv4i16, VQSHRNsv8i8, VQSHRNuv2i32, VQSHRNuv4i16, VQSHRNuv8i8,
       VQSHRUNv2i32, VQSHRUNv4i16, VQSHRUNv8i8, VQSUBsv16i8, VQSUBsv1i64,
       VQSUBsv2i32, VQSUBsv2i64, VQSUBsv4i16, VQSUBsv4i32, VQSUBsv8i16,
       VQSUBsv8i8, VQSUBuv16i8, VQSUBuv1i64, VQSUBuv2i32, VQSUBuv2i64,
       VQSUBuv4i16, VQSUBuv4i32, VQSUBuv8i16, VQSUBuv8i8, VRADDHNv2i32,
       VRADDHNv4i16, VRADDHNv8i8, VRECPEd, VRECPEfd, VRECPEfq, VRECPEhd,
       VRECPEhq, VRECPEq, VRECPSfd, VRECPSfq, VRECPShd, VRECPShq,
       VREV16d8, VREV16q8, VREV32d16, VREV32d8, VREV32q16, VREV32q8,
       VREV64d16, VREV64d32, VREV64d8, VREV64q16, VREV64q32, VREV64q8,
       VRHADDsv16i8, VRHADDsv2i32, VRHADDsv4i16, VRHADDsv4i32,
       VRHADDsv8i16, VRHADDsv8i8, VRHADDuv16i8, VRHADDuv2i32,
       VRHADDuv4i16, VRHADDuv4i32, VRHADDuv8i16, VRHADDuv8i8, VRINTAD,
       VRINTANDf, VRINTANDh, VRINTANQf, VRINTANQh, VRINTAS, VRINTMD,
       VRINTMNDf, VRINTMNDh, VRINTMNQf, VRINTMNQh, VRINTMS, VRINTND,
       VRINTNNDf, VRINTNNDh, VRINTNNQf, VRINTNNQh, VRINTNS, VRINTPD,
       VRINTPNDf, VRINTPNDh, VRINTPNQf, VRINTPNQh, VRINTPS, VRINTRD,
       VRINTRS, VRINTXD, VRINTXNDf, VRINTXNDh, VRINTXNQf, VRINTXNQh,
       VRINTXS, VRINTZD, VRINTZNDf, VRINTZNDh, VRINTZNQf, VRINTZNQh,
       VRINTZS, VRSHLsv16i8, VRSHLsv1i64, VRSHLsv2i32, VRSHLsv2i64,
       VRSHLsv4i16, VRSHLsv4i32, VRSHLsv8i16, VRSHLsv8i8, VRSHLuv16i8,
       VRSHLuv1i64, VRSHLuv2i32, VRSHLuv2i64, VRSHLuv4i16, VRSHLuv4i32,
       VRSHLuv8i16, VRSHLuv8i8, VRSHRNv2i32, VRSHRNv4i16, VRSHRNv8i8,
       VRSHRsv16i8, VRSHRsv1i64, VRSHRsv2i32, VRSHRsv2i64, VRSHRsv4i16,
       VRSHRsv4i32, VRSHRsv8i16, VRSHRsv8i8, VRSHRuv16i8, VRSHRuv1i64,
       VRSHRuv2i32, VRSHRuv2i64, VRSHRuv4i16, VRSHRuv4i32, VRSHRuv8i16,
       VRSHRuv8i8, VRSQRTEd, VRSQRTEfd, VRSQRTEfq, VRSQRTEhd, VRSQRTEhq,
       VRSQRTEq, VRSQRTSfd, VRSQRTSfq, VRSQRTShd, VRSQRTShq, VRSRAsv16i8,
       VRSRAsv1i64, VRSRAsv2i32, VRSRAsv2i64, VRSRAsv4i16, VRSRAsv4i32,
       VRSRAsv8i16, VRSRAsv8i8, VRSRAuv16i8, VRSRAuv1i64, VRSRAuv2i32,
       VRSRAuv2i64, VRSRAuv4i16, VRSRAuv4i32, VRSRAuv8i16, VRSRAuv8i8,
       VRSUBHNv2i32, VRSUBHNv4i16, VRSUBHNv8i8, VSETLNi16, VSETLNi32,
       VSETLNi8, VSHLLi16, VSHLLi32, VSHLLi8, VSHLLsv2i64, VSHLLsv4i32,
       VSHLLsv8i16, VSHLLuv2i64, VSHLLuv4i32, VSHLLuv8i16, VSHLiv16i8,
       VSHLiv1i64, VSHLiv2i32, VSHLiv2i64, VSHLiv4i16, VSHLiv4i32,
       VSHLiv8i16, VSHLiv8i8, VSHLsv16i8, VSHLsv1i64, VSHLsv2i32,
       VSHLsv2i64, VSHLsv4i16, VSHLsv4i32, VSHLsv8i16, VSHLsv8i8,
       VSHLuv16i8, VSHLuv1i64, VSHLuv2i32, VSHLuv2i64, VSHLuv4i16,
       VSHLuv4i32, VSHLuv8i16, VSHLuv8i8, VSHRNv2i32, VSHRNv4i16,
       VSHRNv8i8, VSHRsv16i8, VSHRsv1i64, VSHRsv2i32, VSHRsv2i64,
       VSHRsv4i16, VSHRsv4i32, VSHRsv8i16, VSHRsv8i8, VSHRuv16i8,
       VSHRuv1i64, VSHRuv2i32, VSHRuv2i64, VSHRuv4i16, VSHRuv4i32,
       VSHRuv8i16, VSHRuv8i8, VSHTOD, VSHTOS, VSITOD, VSITOS, VSLIv16i8,
       VSLIv1i64, VSLIv2i32, VSLIv2i64, VSLIv4i16, VSLIv4i32, VSLIv8i16,
       VSLIv8i8, VSLTOD, VSLTOS, VSQRTD, VSQRTS, VSRAsv16i8, VSRAsv1i64,
       VSRAsv2i32, VSRAsv2i64, VSRAsv4i16, VSRAsv4i32, VSRAsv8i16,
       VSRAsv8i8, VSRAuv16i8, VSRAuv1i64, VSRAuv2i32, VSRAuv2i64,
       VSRAuv4i16, VSRAuv4i32, VSRAuv8i16, VSRAuv8i8, VSRIv16i8,
       VSRIv1i64, VSRIv2i32, VSRIv2i64, VSRIv4i16, VSRIv4i32, VSRIv8i16,
       VSRIv8i8, VST1LNd16, VST1LNd16_UPD, VST1LNd32, VST1LNd32_UPD,
       VST1LNd8, VST1LNd8_UPD, VST1LNdAsm_16, VST1LNdAsm_32, VST1LNdAsm_8,
       VST1LNdWB_fixed_Asm_16, VST1LNdWB_fixed_Asm_32,
       VST1LNdWB_fixed_Asm_8, VST1LNdWB_register_Asm_16,
       VST1LNdWB_register_Asm_32, VST1LNdWB_register_Asm_8,
       VST1LNq16Pseudo, VST1LNq16Pseudo_UPD, VST1LNq32Pseudo,
       VST1LNq32Pseudo_UPD, VST1LNq8Pseudo, VST1LNq8Pseudo_UPD,
       VST2LNdAsm_16, VST2LNdAsm_32, VST2LNdAsm_8, VST2LNdWB_fixed_Asm_16,
       VST2LNdWB_fixed_Asm_32, VST2LNdWB_fixed_Asm_8,
       VST2LNdWB_register_Asm_16, VST2LNdWB_register_Asm_32,
       VST2LNdWB_register_Asm_8, VST2LNqAsm_16, VST2LNqAsm_32,
       VST2LNqWB_fixed_Asm_16, VST2LNqWB_fixed_Asm_32,
       VST2LNqWB_register_Asm_16, VST2LNqWB_register_Asm_32,
       VST3LNdAsm_16, VST3LNdAsm_32, VST3LNdAsm_8, VST3LNdWB_fixed_Asm_16,
       VST3LNdWB_fixed_Asm_32, VST3LNdWB_fixed_Asm_8,
       VST3LNdWB_register_Asm_16, VST3LNdWB_register_Asm_32,
       VST3LNdWB_register_Asm_8, VST3LNqAsm_16, VST3LNqAsm_32,
       VST3LNqWB_fixed_Asm_16, VST3LNqWB_fixed_Asm_32,
       VST3LNqWB_register_Asm_16, VST3LNqWB_register_Asm_32, VST3dAsm_16,
       VST3dAsm_32, VST3dAsm_8, VST3dWB_fixed_Asm_16,
       VST3dWB_fixed_Asm_32, VST3dWB_fixed_Asm_8, VST3dWB_register_Asm_16,
       VST3dWB_register_Asm_32, VST3dWB_register_Asm_8, VST3qAsm_16,
       VST3qAsm_32, VST3qAsm_8, VST3qWB_fixed_Asm_16,
       VST3qWB_fixed_Asm_32, VST3qWB_fixed_Asm_8, VST3qWB_register_Asm_16,
       VST3qWB_register_Asm_32, VST3qWB_register_Asm_8, VST4LNdAsm_16,
       VST4LNdAsm_32, VST4LNdAsm_8, VST4LNdWB_fixed_Asm_16,
       VST4LNdWB_fixed_Asm_32, VST4LNdWB_fixed_Asm_8,
       VST4LNdWB_register_Asm_16, VST4LNdWB_register_Asm_32,
       VST4LNdWB_register_Asm_8, VST4LNqAsm_16, VST4LNqAsm_32,
       VST4LNqWB_fixed_Asm_16, VST4LNqWB_fixed_Asm_32,
       VST4LNqWB_register_Asm_16, VST4LNqWB_register_Asm_32, VST4dAsm_16,
       VST4dAsm_32, VST4dAsm_8, VST4dWB_fixed_Asm_16,
       VST4dWB_fixed_Asm_32, VST4dWB_fixed_Asm_8, VST4dWB_register_Asm_16,
       VST4dWB_register_Asm_32, VST4dWB_register_Asm_8, VST4qAsm_16,
       VST4qAsm_32, VST4qAsm_8, VST4qWB_fixed_Asm_16,
       VST4qWB_fixed_Asm_32, VST4qWB_fixed_Asm_8, VST4qWB_register_Asm_16,
       VST4qWB_register_Asm_32, VST4qWB_register_Asm_8, VSTMQIA, VSTRD,
       VSTRS, VSTRS_fi, VSUBD, VSUBHNv2i32, VSUBHNv4i16, VSUBHNv8i8,
       VSUBLsv2i64, VSUBLsv4i32, VSUBLsv8i16, VSUBLuv2i64, VSUBLuv4i32,
       VSUBLuv8i16, VSUBS, VSUBWsv2i64, VSUBWsv4i32, VSUBWsv8i16,
       VSUBWuv2i64, VSUBWuv4i32, VSUBWuv8i16, VSUBfd, VSUBfq, VSUBhd,
       VSUBhq, VSUBv16i8, VSUBv1i64, VSUBv2i32, VSUBv2i64, VSUBv4i16,
       VSUBv4i32, VSUBv8i16, VSUBv8i8, VSWPd, VSWPq, VTBL1, VTBL2, VTBL3,
       VTBL3Pseudo, VTBL4, VTBL4Pseudo, VTBX1, VTBX2, VTBX3, VTBX3Pseudo,
       VTBX4, VTBX4Pseudo, VTOSHD, VTOSHS, VTOSIZD, VTOSIZS, VTOSLD,
       VTOSLS, VTOUHD, VTOUHS, VTOUIZD, VTOUIZS, VTOULD, VTOULS, VTRNd16,
       VTRNd32, VTRNd8, VTRNq16, VTRNq32, VTRNq8, VTSTv16i8, VTSTv2i32,
       VTSTv4i16, VTSTv4i32, VTSTv8i16, VTSTv8i8, VUHTOD, VUHTOS, VUITOD,
       VUITOS, VULTOD, VULTOS, VUZPd16, VUZPd8, VUZPq16, VUZPq32, VUZPq8,
       VZIPd16, VZIPd8, VZIPq16, VZIPq32, VZIPq8, Load_merge, T2ADDri,
       T2ADDri12, T2ADDri_cpsr, T2ADDri_fi, T2ADDri_fi_demat_fi,
       T2ADDri_fi_remat_fi, T2ADDri_fi_source_fi, T2ADDricc, T2ADDrr,
       T2ADDrrcc, T2ADDrs, T2ADDrscc, T2ADR, T2ANDri, T2ANDri_cpsr,
       T2ANDricc, T2ANDrr, T2ANDrs, T2ASRri, T2ASRrr, T2B, T2BFC, T2BFI,
       T2BICri, T2BICrr, T2BICrs, T2BR_JT, T2BXJ, T2Bcc, T2CDP, T2CDP2,
       T2CLREX, T2CLZ, T2CMNri_cpsr, T2CMPri_cpsr, T2CMPrr_cpsr,
       T2CMPrs_cpsr, T2CPS1p, T2CPS2p, T2CPS3p, T2CRC32B, T2CRC32CB,
       T2CRC32CH, T2CRC32CW, T2CRC32H, T2CRC32W, T2DBG, T2DCPS1, T2DCPS2,
       T2DCPS3, T2DMB, T2DSB, T2EORri, T2EORrr, T2EORrs, T2HINT, T2HVC,
       T2ISB, T2LDA, T2LDAB, T2LDAH, T2LDC2L_OFFSET, T2LDC2L_OPTION,
       T2LDC2L_POST, T2LDC2L_PRE, T2LDC2_OFFSET, T2LDC2_OPTION,
       T2LDC2_POST, T2LDC2_PRE, T2LDCL_OFFSET, T2LDCL_OPTION, T2LDCL_POST,
       T2LDCL_PRE, T2LDC_OFFSET, T2LDC_OPTION, T2LDC_POST, T2LDC_PRE,
       T2LDRBT, T2LDRBi12, T2LDRBi12_fi, T2LDRBi12_fi_demat_fi,
       T2LDRBi12_fi_remat_fi, T2LDRBi12_fi_source_fi, T2LDRBi8, T2LDRBpci,
       T2LDRBpcrel, T2LDRBs, T2LDRHT, T2LDRHi12, T2LDRHi12_fi, T2LDRHi8,
       T2LDRHpci, T2LDRHpcrel, T2LDRHs, T2LDRSBT, T2LDRSBi12, T2LDRSBi8,
       T2LDRSBpci, T2LDRSBpcrel, T2LDRSBs, T2LDRSHT, T2LDRSHi12,
       T2LDRSHi12_fi, T2LDRSHi8, T2LDRSHpci, T2LDRSHpcrel, T2LDRSHs,
       T2LDRT, T2LDRi12, T2LDRi12_fi, T2LDRi12_fi_demat_fi,
       T2LDRi12_fi_remat_fi, T2LDRi12_fi_source_fi, T2LDRi8, T2LDRpci,
       T2LDRpci_pic, T2LDRpcrel, T2LDRs, T2LEApcrel, T2LEApcrelJT,
       T2LEApcrelJT_demat, T2LEApcrelJT_remat, T2LEApcrelJT_source,
       T2LEApcrel_cpi, T2LEApcrel_cpi_demat_cpi, T2LEApcrel_cpi_remat_cpi,
       T2LEApcrel_cpi_source_cpi, T2LSLri, T2LSLricc, T2LSLrr, T2LSRri,
       T2LSRrr, T2MCR, T2MCR2, T2MCRR, T2MCRR2, T2MLA, T2MLS, T2MOVCCasr,
       T2MOVCCi, T2MOVCCi16, T2MOVCCi32imm, T2MOVCClsl, T2MOVCClsr,
       T2MOVCCr, T2MOVCCror, T2MOVSsi, T2MOVSsr, T2MOVTi16,
       T2MOVTi16_ga_pcrel, T2MOV_ga_pcrel, T2MOVi, T2MOVi16,
       T2MOVi16_demat, T2MOVi16_ga_pcrel, T2MOVi16_remat, T2MOVi16_source,
       T2MOVi32imm, T2MOVi32imm_demat, T2MOVi32imm_remat,
       T2MOVi32imm_source, T2MOVi_demat, T2MOVi_remat, T2MOVi_source,
       T2MOVr, T2MOVsi, T2MOVsr, T2MRC, T2MRC2, T2MRRC, T2MRRC2, T2MRS_AR,
       T2MRS_M, T2MRSbanked, T2MRSsys_AR, T2MSR_AR, T2MSR_M, T2MSRbanked,
       T2MUL, T2MVNCCi, T2MVNi, T2MVNi_demat, T2MVNi_remat, T2MVNi_source,
       T2MVNr, T2MVNs, T2ORNri, T2ORNrr, T2ORNrs, T2ORRri, T2ORRricc,
       T2ORRrr, T2ORRrr_cpsr, T2ORRrs, T2PKHBT, T2PKHTB, T2PLDWi12,
       T2PLDWi8, T2PLDWs, T2PLDi12, T2PLDi8, T2PLDpci, T2PLDs, T2PLIi12,
       T2PLIi8, T2PLIpci, T2PLIs, T2QADD, T2QADD16, T2QADD8, T2QASX,
       T2QDADD, T2QDSUB, T2QSAX, T2QSUB, T2QSUB16, T2QSUB8, T2RBIT, T2REV,
       T2REV16, T2REVSH, T2RFEDB, T2RFEDBW, T2RFEIA, T2RFEIAW, T2RORri,
       T2RORrr, T2RSBri, T2RSBrr, T2RSBrs, T2SADD16, T2SADD8, T2SASX,
       T2SBFX, T2SDIV, T2SEL, T2SETPAN, T2SHADD16, T2SHADD8, T2SHASX,
       T2SHSAX, T2SHSUB16, T2SHSUB8, T2SMC, T2SMLABB, T2SMLABT, T2SMLAD,
       T2SMLADX, T2SMLAL, T2SMLALBB, T2SMLALBT, T2SMLALD, T2SMLALDX,
       T2SMLALTB, T2SMLALTT, T2SMLATB, T2SMLATT, T2SMLAWB, T2SMLAWT,
       T2SMLSD, T2SMLSDX, T2SMLSLD, T2SMLSLDX, T2SMMLA, T2SMMLAR, T2SMMLS,
       T2SMMLSR, T2SMMUL, T2SMMULR, T2SMUAD, T2SMUADX, T2SMULBB, T2SMULBT,
       T2SMULL, T2SMULTB, T2SMULTT, T2SMULWB, T2SMULWT, T2SMUSD, T2SMUSDX,
       T2SRSDB, T2SRSDB_UPD, T2SRSIA, T2SRSIA_UPD, T2SSAT, T2SSAT16,
       T2SSAX, T2SSUB16, T2SSUB8, T2STC2L_OFFSET, T2STC2L_OPTION,
       T2STC2L_POST, T2STC2L_PRE, T2STC2_OFFSET, T2STC2_OPTION,
       T2STC2_POST, T2STC2_PRE, T2STCL_OFFSET, T2STCL_OPTION, T2STCL_POST,
       T2STCL_PRE, T2STC_OFFSET, T2STC_OPTION, T2STC_POST, T2STC_PRE,
       T2STL, T2STLB, T2STLH, T2STRBT, T2STRB_POST, T2STRB_preidx,
       T2STRBi12, T2STRBi12_fi, T2STRBi8, T2STRBs, T2STRHT, T2STRH_POST,
       T2STRH_preidx, T2STRHi12, T2STRHi12_fi, T2STRHi8, T2STRHs, T2STRT,
       T2STR_POST, T2STR_preidx, T2STRi12, T2STRi12_fi, T2STRi8, T2STRs,
       T2SUBri, T2SUBri12, T2SUBri_cpsr, T2SUBricc, T2SUBrr, T2SUBrr_cpsr,
       T2SUBrrcc, T2SUBrs, T2SXTAB, T2SXTAB16, T2SXTAH, T2SXTB, T2SXTB16,
       T2SXTH, T2TBB, T2TBB_JT, T2TBH, T2TBH_JT, T2TEQrr_cpsr,
       T2TSTri_cpsr, T2TSTrr_cpsr, T2TSTrs_cpsr, T2UADD16, T2UADD8,
       T2UASX, T2UBFX, T2UDF, T2UDIV, T2UHADD16, T2UHADD8, T2UHASX,
       T2UHSAX, T2UHSUB16, T2UHSUB8, T2UMAAL, T2UMLAL, T2UMULL, T2UQADD16,
       T2UQADD8, T2UQASX, T2UQSAX, T2UQSUB16, T2UQSUB8, T2USAD8, T2USADA8,
       T2USAT, T2USAT16, T2USAX, T2USUB16, T2USUB8, T2UXTAB, T2UXTAB16,
       T2UXTAH, T2UXTB, T2UXTB16, T2UXTH, TADDhirr, TADDhirrs, TADDi3,
       TADDi3s, TADDi8, TADDi8s, TADDrSP, TADDrSPi, TADDrr, TADDrrs,
       TADDspi, TADDspi_pseudo, TADDspr, TADR, TAND, TANDs, TASRri,
       TASRris, TASRrr, TASRrrs, TB, TBIC, TBICs, TBKPT, TBRIND, TBR_JTr,
       TBX, TBX_RET, TBX_RET_vararg, TBcc, TCBNZ, TCBZ, TCMPhir_cpsr,
       TCMPi8_cpsr, TCMPr_cpsr, TCPS, TEOR, TEORs, THINT, THLT, TLDRBi,
       TLDRBr, TLDRBrz, TLDRHi, TLDRHr, TLDRHrz, TLDRLIT_ga_abs,
       TLDRLIT_ga_pcrel, TLDRSB, TLDRSBz, TLDRSH, TLDRSHz, TLDRi, TLDRpci,
       TLDRpci_pic, TLDRr, TLDRrz, TLDRspi, TLEApcrel, TLEApcrelJT,
       TLSLri, TLSLris, TLSLrr, TLSLrrs, TLSRri, TLSRris, TLSRrr, TLSRrrs,
       TMOVCCr_pseudo, TMOVi8, TMOVi8s, TMOVi8s_demat, TMOVi8s_remat,
       TMOVi8s_source, TMOVr, TMUL, TMULz, TMVN, TMVNs, TORR, TORRs,
       TPICADD, TREV, TREV16, TREVSH, TROR, TRORs, TRSB, TRSBs, TSETEND,
       TSTRBi, TSTRBr, TSTRBrz, TSTRHi, TSTRHr, TSTRHrz, TSTRi, TSTRr,
       TSTRrz, TSTRspi, TSUBi3, TSUBi3s, TSUBi8, TSUBi8s, TSUBrr, TSUBrrs,
       TSUBspi, TSUBspi_pseudo, TSXTB, TSXTH, TSXTHz, TTRAP, TTST_cpsr,
       TUDF, TUXTB, TUXTBz, TUXTH, TUXTHz]
    = ([], [])
  | i `elem`
      [STLEX, STLEXB, STLEXD, STLEXH, STMDA, STMDA_UPD, STMDB, STMDB_UPD,
       STMIA, STMIA_UPD, STMIB, STMIB_UPD, STRB_POST_IMM, STRB_POST_REG,
       STRB_PRE_IMM, STRB_PRE_REG, STRD, STRD_POST, STRD_PRE, STREX,
       STREXB, STREXD, STREXH, STRT_POST_IMM, STRT_POST_REG, STR_POST_IMM,
       STR_POST_REG, STR_PRE_IMM, STR_PRE_REG, VST1d16, VST1d16Q,
       VST1d16Qwb_fixed, VST1d16Qwb_register, VST1d16T, VST1d16Twb_fixed,
       VST1d16Twb_register, VST1d16wb_fixed, VST1d16wb_register, VST1d32,
       VST1d32Q, VST1d32Qwb_fixed, VST1d32Qwb_register, VST1d32T,
       VST1d32Twb_fixed, VST1d32Twb_register, VST1d32wb_fixed,
       VST1d32wb_register, VST1d64, VST1d64Q, VST1d64QPseudo,
       VST1d64QPseudoWB_fixed, VST1d64QPseudoWB_register,
       VST1d64Qwb_fixed, VST1d64Qwb_register, VST1d64T, VST1d64TPseudo,
       VST1d64TPseudoWB_fixed, VST1d64TPseudoWB_register,
       VST1d64Twb_fixed, VST1d64Twb_register, VST1d64wb_fixed,
       VST1d64wb_register, VST1d8, VST1d8Q, VST1d8Qwb_fixed,
       VST1d8Qwb_register, VST1d8T, VST1d8Twb_fixed, VST1d8Twb_register,
       VST1d8wb_fixed, VST1d8wb_register, VST1q16, VST1q16wb_fixed,
       VST1q16wb_register, VST1q32, VST1q32wb_fixed, VST1q32wb_register,
       VST1q64, VST1q64wb_fixed, VST1q64wb_register, VST1q8,
       VST1q8wb_fixed, VST1q8wb_register, VST2LNd16, VST2LNd16Pseudo,
       VST2LNd16Pseudo_UPD, VST2LNd16_UPD, VST2LNd32, VST2LNd32Pseudo,
       VST2LNd32Pseudo_UPD, VST2LNd32_UPD, VST2LNd8, VST2LNd8Pseudo,
       VST2LNd8Pseudo_UPD, VST2LNd8_UPD, VST2LNq16, VST2LNq16Pseudo,
       VST2LNq16Pseudo_UPD, VST2LNq16_UPD, VST2LNq32, VST2LNq32Pseudo,
       VST2LNq32Pseudo_UPD, VST2LNq32_UPD, VST2b16, VST2b16wb_fixed,
       VST2b16wb_register, VST2b32, VST2b32wb_fixed, VST2b32wb_register,
       VST2b8, VST2b8wb_fixed, VST2b8wb_register, VST2d16,
       VST2d16wb_fixed, VST2d16wb_register, VST2d32, VST2d32wb_fixed,
       VST2d32wb_register, VST2d8, VST2d8wb_fixed, VST2d8wb_register,
       VST2q16, VST2q16Pseudo, VST2q16PseudoWB_fixed,
       VST2q16PseudoWB_register, VST2q16wb_fixed, VST2q16wb_register,
       VST2q32, VST2q32Pseudo, VST2q32PseudoWB_fixed,
       VST2q32PseudoWB_register, VST2q32wb_fixed, VST2q32wb_register,
       VST2q8, VST2q8Pseudo, VST2q8PseudoWB_fixed,
       VST2q8PseudoWB_register, VST2q8wb_fixed, VST2q8wb_register,
       VST3LNd16, VST3LNd16Pseudo, VST3LNd16Pseudo_UPD, VST3LNd16_UPD,
       VST3LNd32, VST3LNd32Pseudo, VST3LNd32Pseudo_UPD, VST3LNd32_UPD,
       VST3LNd8, VST3LNd8Pseudo, VST3LNd8Pseudo_UPD, VST3LNd8_UPD,
       VST3LNq16, VST3LNq16Pseudo, VST3LNq16Pseudo_UPD, VST3LNq16_UPD,
       VST3LNq32, VST3LNq32Pseudo, VST3LNq32Pseudo_UPD, VST3LNq32_UPD,
       VST3d16, VST3d16Pseudo, VST3d16Pseudo_UPD, VST3d16_UPD, VST3d32,
       VST3d32Pseudo, VST3d32Pseudo_UPD, VST3d32_UPD, VST3d8,
       VST3d8Pseudo, VST3d8Pseudo_UPD, VST3d8_UPD, VST3q16,
       VST3q16Pseudo_UPD, VST3q16_UPD, VST3q16oddPseudo,
       VST3q16oddPseudo_UPD, VST3q32, VST3q32Pseudo_UPD, VST3q32_UPD,
       VST3q32oddPseudo, VST3q32oddPseudo_UPD, VST3q8, VST3q8Pseudo_UPD,
       VST3q8_UPD, VST3q8oddPseudo, VST3q8oddPseudo_UPD, VST4LNd16,
       VST4LNd16Pseudo, VST4LNd16Pseudo_UPD, VST4LNd16_UPD, VST4LNd32,
       VST4LNd32Pseudo, VST4LNd32Pseudo_UPD, VST4LNd32_UPD, VST4LNd8,
       VST4LNd8Pseudo, VST4LNd8Pseudo_UPD, VST4LNd8_UPD, VST4LNq16,
       VST4LNq16Pseudo, VST4LNq16Pseudo_UPD, VST4LNq16_UPD, VST4LNq32,
       VST4LNq32Pseudo, VST4LNq32Pseudo_UPD, VST4LNq32_UPD, VST4d16,
       VST4d16Pseudo, VST4d16Pseudo_UPD, VST4d16_UPD, VST4d32,
       VST4d32Pseudo, VST4d32Pseudo_UPD, VST4d32_UPD, VST4d8,
       VST4d8Pseudo, VST4d8Pseudo_UPD, VST4d8_UPD, VST4q16,
       VST4q16Pseudo_UPD, VST4q16_UPD, VST4q16oddPseudo,
       VST4q16oddPseudo_UPD, VST4q32, VST4q32Pseudo_UPD, VST4q32_UPD,
       VST4q32oddPseudo, VST4q32oddPseudo_UPD, VST4q8, VST4q8Pseudo_UPD,
       VST4q8_UPD, VST4q8oddPseudo, VST4q8oddPseudo_UPD, VSTMDDB_UPD,
       VSTMDIA, VSTMDIA_UPD, VSTMSDB_UPD, VSTMSIA, VSTMSIA_UPD, SysSTMDA,
       SysSTMDA_UPD, SysSTMDB, SysSTMDB_UPD, SysSTMIA, SysSTMIA_UPD,
       SysSTMIB, SysSTMIB_UPD, T2STLEX, T2STLEXB, T2STLEXD, T2STLEXH,
       T2STMDB, T2STMDB_UPD, T2STMDB_UPD_4_10, T2STMDB_UPD_4_11,
       T2STMDB_UPD_4_8, T2STMDB_UPD_4_9, T2STMIA, T2STMIA_4, T2STMIA_UPD,
       T2STMIA_UPD_4, T2STRB_PRE, T2STRD_POST, T2STRD_PRE, T2STRDi8,
       T2STREX, T2STREXB, T2STREXD, T2STREXH, T2STRH_PRE, T2STR_PRE,
       TSTMIA_UPD]
    = ([], [Memory "mem"])
  | i `elem`
      [ABS, ADDSri, ADDSrr, ADDSrsi, ADDSrsr, BCCZi64, BCCi64, CMNri,
       CMNzrr, CMNzrsi, CMNzrsr, CMPri, CMPrr, CMPrsi, CMPrsr,
       MOVsra_flag, MOVsrl_flag, RSBSri, RSBSrsi, RSBSrsr, SUBSri, SUBSrr,
       SUBSrsi, SUBSrsr, TEQri, TEQrr, TEQrsi, TEQrsr, TSTri, TSTrr,
       TSTrsi, TSTrsr, WIN__DBZCHK, T2ABS, T2ADDSri, T2ADDSrr, T2ADDSrs,
       T2CMNri, T2CMNzrr, T2CMNzrs, T2CMPri, T2CMPrr, T2CMPrs,
       T2MOVsra_flag, T2MOVsrl_flag, T2RSBSri, T2RSBSrs, T2SUBSri,
       T2SUBSrr, T2SUBSrs, T2TEQri, T2TEQrr, T2TEQrs, T2TSTri, T2TSTrr,
       T2TSTrs, TADDframe, TCMNz, TCMPhir, TCMPi8, TCMPr, TMOVSr, TTST]
    = ([], [OtherSideEffect CPSR])
  | i `elem`
      [VMSR, VMSR_FPEXC, VMSR_FPINST, VMSR_FPINST2, VMSR_FPSID]
    = ([], [OtherSideEffect FPSCR])
  | i `elem`
      [VCMPD, VCMPED, VCMPES, VCMPEZD, VCMPEZS, VCMPS, VCMPZD, VCMPZS]
    = ([], [OtherSideEffect FPSCR_NZCV])
  | i `elem` [T2IT] = ([], [OtherSideEffect ITSTATE])
  | i `elem` [TBfar] = ([], [OtherSideEffect LR])
  | i `elem` [ERET, T2SUBS_PC_LR] = ([], [OtherSideEffect PC])
  | i `elem` [TInt_eh_sjlj_setjmp] =
    ([],
     [OtherSideEffect R0, OtherSideEffect R1, OtherSideEffect R2,
      OtherSideEffect R3, OtherSideEffect R4, OtherSideEffect R5,
      OtherSideEffect R6, OtherSideEffect R7, OtherSideEffect R12,
      OtherSideEffect CPSR])
  | i `elem` [Int_eh_sjlj_setjmp_nofp, T2Int_eh_sjlj_setjmp_nofp] =
    ([],
     [OtherSideEffect R0, OtherSideEffect R1, OtherSideEffect R2,
      OtherSideEffect R3, OtherSideEffect R4, OtherSideEffect R5,
      OtherSideEffect R6, OtherSideEffect R7, OtherSideEffect R8,
      OtherSideEffect R9, OtherSideEffect R10, OtherSideEffect R11,
      OtherSideEffect R12, OtherSideEffect LR, OtherSideEffect CPSR])
  | i `elem` [Int_eh_sjlj_setjmp] =
    ([],
     [OtherSideEffect R0, OtherSideEffect R1, OtherSideEffect R2,
      OtherSideEffect R3, OtherSideEffect R4, OtherSideEffect R5,
      OtherSideEffect R6, OtherSideEffect R7, OtherSideEffect R8,
      OtherSideEffect R9, OtherSideEffect R10, OtherSideEffect R11,
      OtherSideEffect R12, OtherSideEffect LR, OtherSideEffect CPSR,
      OtherSideEffect Q0, OtherSideEffect Q1, OtherSideEffect Q2,
      OtherSideEffect Q3, OtherSideEffect Q4, OtherSideEffect Q5,
      OtherSideEffect Q6, OtherSideEffect Q7, OtherSideEffect Q8,
      OtherSideEffect Q9, OtherSideEffect Q10, OtherSideEffect Q11,
      OtherSideEffect Q12, OtherSideEffect Q13, OtherSideEffect Q14,
      OtherSideEffect Q15])
  | i `elem` [T2Int_eh_sjlj_setjmp] =
    ([],
     [OtherSideEffect R0, OtherSideEffect R1, OtherSideEffect R2,
      OtherSideEffect R3, OtherSideEffect R4, OtherSideEffect R5,
      OtherSideEffect R6, OtherSideEffect R7, OtherSideEffect R8,
      OtherSideEffect R9, OtherSideEffect R10, OtherSideEffect R11,
      OtherSideEffect R12, OtherSideEffect LR, OtherSideEffect CPSR,
      OtherSideEffect Q0, OtherSideEffect Q1, OtherSideEffect Q2,
      OtherSideEffect Q3, OtherSideEffect Q8, OtherSideEffect Q9,
      OtherSideEffect Q10, OtherSideEffect Q11, OtherSideEffect Q12,
      OtherSideEffect Q13, OtherSideEffect Q14, OtherSideEffect Q15])
  | i `elem` [TInt_WIN_eh_sjlj_longjmp] =
    ([], [OtherSideEffect R11, OtherSideEffect LR, OtherSideEffect SP])
  | i `elem` [Int_eh_sjlj_longjmp, TInt_eh_sjlj_longjmp] =
    ([], [OtherSideEffect R7, OtherSideEffect LR, OtherSideEffect SP])
  | i `elem`
      [FAULTING_LOAD_OP, LDAEX, LDAEXB, LDAEXD, LDAEXH, LDMDA, LDMDA_UPD,
       LDMDB, LDMDB_UPD, LDMIA, LDMIA_RET, LDMIA_UPD, LDMIB, LDMIB_UPD,
       LDRBT_POST_IMM, LDRBT_POST_REG, LDRB_POST_IMM, LDRB_POST_REG,
       LDRB_PRE_IMM, LDRB_PRE_REG, LDRD, LDRD_POST, LDRD_PRE, LDREX,
       LDREXB, LDREXD, LDREXH, LDRHTi, LDRHTr, LDRH_POST, LDRH_PRE,
       LDRSBTi, LDRSBTr, LDRSB_POST, LDRSB_PRE, LDRSHTi, LDRSHTr,
       LDRSH_POST, LDRSH_PRE, LDRT_POST_IMM, LDRT_POST_REG, LDR_POST_IMM,
       LDR_POST_REG, LDR_PRE_IMM, LDR_PRE_REG, LDRcp, LOAD_STACK_GUARD,
       PATCHPOINT, STACKMAP, VLD1DUPd16wb_fixed, VLD1DUPd16wb_register,
       VLD1DUPd32wb_fixed, VLD1DUPd32wb_register, VLD1DUPd8wb_fixed,
       VLD1DUPd8wb_register, VLD1DUPq16wb_fixed, VLD1DUPq16wb_register,
       VLD1DUPq32wb_fixed, VLD1DUPq32wb_register, VLD1DUPq8wb_fixed,
       VLD1DUPq8wb_register, VLD1LNd16_UPD, VLD1LNd32_UPD, VLD1LNd8_UPD,
       VLD1LNq16Pseudo_UPD, VLD1LNq32Pseudo_UPD, VLD1LNq8Pseudo_UPD,
       VLD1d16, VLD1d16Q, VLD1d16Qwb_fixed, VLD1d16Qwb_register, VLD1d16T,
       VLD1d16Twb_fixed, VLD1d16Twb_register, VLD1d16wb_fixed,
       VLD1d16wb_register, VLD1d32, VLD1d32Q, VLD1d32Qwb_fixed,
       VLD1d32Qwb_register, VLD1d32T, VLD1d32Twb_fixed,
       VLD1d32Twb_register, VLD1d32wb_fixed, VLD1d32wb_register, VLD1d64,
       VLD1d64Q, VLD1d64QPseudo, VLD1d64QPseudoWB_fixed,
       VLD1d64QPseudoWB_register, VLD1d64Qwb_fixed, VLD1d64Qwb_register,
       VLD1d64T, VLD1d64TPseudo, VLD1d64TPseudoWB_fixed,
       VLD1d64TPseudoWB_register, VLD1d64Twb_fixed, VLD1d64Twb_register,
       VLD1d64wb_fixed, VLD1d64wb_register, VLD1d8, VLD1d8Q,
       VLD1d8Qwb_fixed, VLD1d8Qwb_register, VLD1d8T, VLD1d8Twb_fixed,
       VLD1d8Twb_register, VLD1d8wb_fixed, VLD1d8wb_register, VLD1q16,
       VLD1q16wb_fixed, VLD1q16wb_register, VLD1q32, VLD1q32wb_fixed,
       VLD1q32wb_register, VLD1q64, VLD1q64wb_fixed, VLD1q64wb_register,
       VLD1q8, VLD1q8wb_fixed, VLD1q8wb_register, VLD2DUPd16,
       VLD2DUPd16wb_fixed, VLD2DUPd16wb_register, VLD2DUPd16x2,
       VLD2DUPd16x2wb_fixed, VLD2DUPd16x2wb_register, VLD2DUPd32,
       VLD2DUPd32wb_fixed, VLD2DUPd32wb_register, VLD2DUPd32x2,
       VLD2DUPd32x2wb_fixed, VLD2DUPd32x2wb_register, VLD2DUPd8,
       VLD2DUPd8wb_fixed, VLD2DUPd8wb_register, VLD2DUPd8x2,
       VLD2DUPd8x2wb_fixed, VLD2DUPd8x2wb_register, VLD2LNd16,
       VLD2LNd16Pseudo, VLD2LNd16Pseudo_UPD, VLD2LNd16_UPD, VLD2LNd32,
       VLD2LNd32Pseudo, VLD2LNd32Pseudo_UPD, VLD2LNd32_UPD, VLD2LNd8,
       VLD2LNd8Pseudo, VLD2LNd8Pseudo_UPD, VLD2LNd8_UPD, VLD2LNq16,
       VLD2LNq16Pseudo, VLD2LNq16Pseudo_UPD, VLD2LNq16_UPD, VLD2LNq32,
       VLD2LNq32Pseudo, VLD2LNq32Pseudo_UPD, VLD2LNq32_UPD, VLD2b16,
       VLD2b16wb_fixed, VLD2b16wb_register, VLD2b32, VLD2b32wb_fixed,
       VLD2b32wb_register, VLD2b8, VLD2b8wb_fixed, VLD2b8wb_register,
       VLD2d16, VLD2d16wb_fixed, VLD2d16wb_register, VLD2d32,
       VLD2d32wb_fixed, VLD2d32wb_register, VLD2d8, VLD2d8wb_fixed,
       VLD2d8wb_register, VLD2q16, VLD2q16Pseudo, VLD2q16PseudoWB_fixed,
       VLD2q16PseudoWB_register, VLD2q16wb_fixed, VLD2q16wb_register,
       VLD2q32, VLD2q32Pseudo, VLD2q32PseudoWB_fixed,
       VLD2q32PseudoWB_register, VLD2q32wb_fixed, VLD2q32wb_register,
       VLD2q8, VLD2q8Pseudo, VLD2q8PseudoWB_fixed,
       VLD2q8PseudoWB_register, VLD2q8wb_fixed, VLD2q8wb_register,
       VLD3DUPd16, VLD3DUPd16Pseudo, VLD3DUPd16Pseudo_UPD, VLD3DUPd16_UPD,
       VLD3DUPd32, VLD3DUPd32Pseudo, VLD3DUPd32Pseudo_UPD, VLD3DUPd32_UPD,
       VLD3DUPd8, VLD3DUPd8Pseudo, VLD3DUPd8Pseudo_UPD, VLD3DUPd8_UPD,
       VLD3DUPq16, VLD3DUPq16_UPD, VLD3DUPq32, VLD3DUPq32_UPD, VLD3DUPq8,
       VLD3DUPq8_UPD, VLD3LNd16, VLD3LNd16Pseudo, VLD3LNd16Pseudo_UPD,
       VLD3LNd16_UPD, VLD3LNd32, VLD3LNd32Pseudo, VLD3LNd32Pseudo_UPD,
       VLD3LNd32_UPD, VLD3LNd8, VLD3LNd8Pseudo, VLD3LNd8Pseudo_UPD,
       VLD3LNd8_UPD, VLD3LNq16, VLD3LNq16Pseudo, VLD3LNq16Pseudo_UPD,
       VLD3LNq16_UPD, VLD3LNq32, VLD3LNq32Pseudo, VLD3LNq32Pseudo_UPD,
       VLD3LNq32_UPD, VLD3d16, VLD3d16Pseudo, VLD3d16Pseudo_UPD,
       VLD3d16_UPD, VLD3d32, VLD3d32Pseudo, VLD3d32Pseudo_UPD,
       VLD3d32_UPD, VLD3d8, VLD3d8Pseudo, VLD3d8Pseudo_UPD, VLD3d8_UPD,
       VLD3q16, VLD3q16Pseudo_UPD, VLD3q16_UPD, VLD3q16oddPseudo,
       VLD3q16oddPseudo_UPD, VLD3q32, VLD3q32Pseudo_UPD, VLD3q32_UPD,
       VLD3q32oddPseudo, VLD3q32oddPseudo_UPD, VLD3q8, VLD3q8Pseudo_UPD,
       VLD3q8_UPD, VLD3q8oddPseudo, VLD3q8oddPseudo_UPD, VLD4DUPd16,
       VLD4DUPd16Pseudo, VLD4DUPd16Pseudo_UPD, VLD4DUPd16_UPD, VLD4DUPd32,
       VLD4DUPd32Pseudo, VLD4DUPd32Pseudo_UPD, VLD4DUPd32_UPD, VLD4DUPd8,
       VLD4DUPd8Pseudo, VLD4DUPd8Pseudo_UPD, VLD4DUPd8_UPD, VLD4DUPq16,
       VLD4DUPq16_UPD, VLD4DUPq32, VLD4DUPq32_UPD, VLD4DUPq8,
       VLD4DUPq8_UPD, VLD4LNd16, VLD4LNd16Pseudo, VLD4LNd16Pseudo_UPD,
       VLD4LNd16_UPD, VLD4LNd32, VLD4LNd32Pseudo, VLD4LNd32Pseudo_UPD,
       VLD4LNd32_UPD, VLD4LNd8, VLD4LNd8Pseudo, VLD4LNd8Pseudo_UPD,
       VLD4LNd8_UPD, VLD4LNq16, VLD4LNq16Pseudo, VLD4LNq16Pseudo_UPD,
       VLD4LNq16_UPD, VLD4LNq32, VLD4LNq32Pseudo, VLD4LNq32Pseudo_UPD,
       VLD4LNq32_UPD, VLD4d16, VLD4d16Pseudo, VLD4d16Pseudo_UPD,
       VLD4d16_UPD, VLD4d32, VLD4d32Pseudo, VLD4d32Pseudo_UPD,
       VLD4d32_UPD, VLD4d8, VLD4d8Pseudo, VLD4d8Pseudo_UPD, VLD4d8_UPD,
       VLD4q16, VLD4q16Pseudo_UPD, VLD4q16_UPD, VLD4q16oddPseudo,
       VLD4q16oddPseudo_UPD, VLD4q32, VLD4q32Pseudo_UPD, VLD4q32_UPD,
       VLD4q32oddPseudo, VLD4q32oddPseudo_UPD, VLD4q8, VLD4q8Pseudo_UPD,
       VLD4q8_UPD, VLD4q8oddPseudo, VLD4q8oddPseudo_UPD, VLDMDDB_UPD,
       VLDMDIA, VLDMDIA_UPD, VLDMSDB_UPD, VLDMSIA, VLDMSIA_UPD, SysLDMDA,
       SysLDMDA_UPD, SysLDMDB, SysLDMDB_UPD, SysLDMIA, SysLDMIA_UPD,
       SysLDMIB, SysLDMIB_UPD, T2LDAEX, T2LDAEXB, T2LDAEXD, T2LDAEXH,
       T2LDMDB, T2LDMDB_UPD, T2LDMIA, T2LDMIA_4, T2LDMIA_RET,
       T2LDMIA_RET_4_10, T2LDMIA_RET_4_11, T2LDMIA_RET_4_8,
       T2LDMIA_RET_4_9, T2LDMIA_UPD, T2LDMIA_UPD_4, T2LDMIA_UPD_4_10,
       T2LDMIA_UPD_4_11, T2LDMIA_UPD_4_4, T2LDMIA_UPD_4_5,
       T2LDMIA_UPD_4_6, T2LDMIA_UPD_4_7, T2LDMIA_UPD_4_8, T2LDMIA_UPD_4_9,
       T2LDRB_POST, T2LDRB_PRE, T2LDRD_POST, T2LDRD_PRE, T2LDRDi8,
       T2LDREX, T2LDREXB, T2LDREXD, T2LDREXH, T2LDRH_POST, T2LDRH_PRE,
       T2LDRSB_POST, T2LDRSB_PRE, T2LDRSH_POST, T2LDRSH_PRE, T2LDR_POST,
       T2LDR_PRE, TLDMIA, TLDMIA_UPD, TPOP_RET, TPOP_RET_4, TPOP_RET_4_5,
       TPOP_RET_4_6, TPOP_RET_4_7]
    = ([Memory "mem"], [])
  | i `elem` [SPACE, STATEPOINT, SWP, SWPB] =
    ([Memory "mem"], [Memory "mem"])
  | i `elem` [TPOP] =
    ([Memory "mem", OtherSideEffect SP], [OtherSideEffect SP])
  | i `elem`
      [RRX, VSELEQD, VSELEQS, VSELGED, VSELGES, VSELGTD, VSELGTS,
       VSELVSD, VSELVSS, T2RRX, TADC, TSBC]
    = ([OtherSideEffect CPSR], [])
  | i `elem`
      [ADCri, ADCrr, ADCrsi, ADCrsr, RSCri, RSCrr, RSCrsi, RSCrsr, SBCri,
       SBCrr, SBCrsi, SBCrsr, T2ADCri, T2ADCrr, T2ADCrs, T2SBCri, T2SBCrr,
       T2SBCrs]
    = ([OtherSideEffect CPSR], [OtherSideEffect CPSR])
  | i `elem`
      [VMRS, VMRS_FPEXC, VMRS_FPINST, VMRS_FPINST2, VMRS_FPSID,
       VMRS_MVFR0, VMRS_MVFR1, VMRS_MVFR2, VTOSIRD, VTOSIRS, VTOUIRD,
       VTOUIRS]
    = ([OtherSideEffect FPSCR], [])
  | i `elem` [FMSTAT_cpsr, FMSTAT_cpsr_remat] =
    ([OtherSideEffect FPSCR_NZCV], [])
  | i `elem` [FMSTAT] =
    ([OtherSideEffect FPSCR_NZCV], [OtherSideEffect CPSR])
  | i `elem` [WIN__CHKSTK] =
    ([OtherSideEffect R4], [OtherSideEffect R4, OtherSideEffect SP])
  | i `elem`
      [SVC, TAILJMPd, TAILJMPr, TCRETURNdi, TCRETURNri, TFP, TSVC,
       TTAILJMPd, TTAILJMPdND, TTAILJMPr]
    = ([OtherSideEffect SP], [])
  | i `elem` [TPUSH, TPUSH_4, TPUSH_4_5, TPUSH_4_6, TPUSH_4_7] =
    ([OtherSideEffect SP], [Memory "mem", OtherSideEffect SP])
  | i `elem`
      [BL, BLX, BLX_pred, BL_pred, BMOVPCB_CALL, BMOVPCRX_CALL, BX_CALL,
       TBL, TBLXi, TBLXr, TBX_CALL]
    = ([OtherSideEffect SP], [OtherSideEffect LR])
  | i `elem` [TPsoft, TTPsoft] =
    ([OtherSideEffect SP],
     [OtherSideEffect R0, OtherSideEffect R12, OtherSideEffect LR,
      OtherSideEffect CPSR])
  | i `elem`
      [ADJCALLSTACKDOWN, ADJCALLSTACKUP, VLDMDIA_UPD_d8_15,
       VSTMDDB_UPD_d8_15, TADJCALLSTACKDOWN, TADJCALLSTACKUP, TPOP2_r4_11,
       TPOP2_r4_11_RET, TPOP2_r4_7, TPOP2_r4_7_RET, TPOP_r4_7, TPOP_r8_11,
       TPUSH2_r4_11, TPUSH2_r4_7, TPUSH_r4_7, TPUSH_r8_11]
    = ([OtherSideEffect SP], [OtherSideEffect SP])

