{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484080184310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484080184310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:29:44 2017 " "Processing started: Tue Jan 10 21:29:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484080184310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484080184310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off freqcounter -c freqcounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off freqcounter -c freqcounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484080184311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1484080184762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-arch " "Found design unit 1: uart-arch" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185373 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateled-arch " "Found design unit 1: gateled-arch" {  } { { "gateled.vhd" "" { Text "D:/Documents/Altera/freqcounter/gateled.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185376 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateled " "Found entity 1: gateled" {  } { { "gateled.vhd" "" { Text "D:/Documents/Altera/freqcounter/gateled.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartxmt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartxmt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTxmt-UART " "Found design unit 1: UARTxmt-UART" {  } { { "UARTxmt.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTxmt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185379 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTxmt " "Found entity 1: UARTxmt" {  } { { "UARTxmt.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTxmt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTRx-UART " "Found design unit 1: UARTRx-UART" {  } { { "UARTRx.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTRx.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185382 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTRx " "Found entity 1: UARTRx" {  } { { "UARTRx.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTRx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegment-Behavioral " "Found design unit 1: sevensegment-Behavioral" {  } { { "sevensegment.vhd" "" { Text "D:/Documents/Altera/freqcounter/sevensegment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185386 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.vhd" "" { Text "D:/Documents/Altera/freqcounter/sevensegment.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licznikasynch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file licznikasynch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 licznikasynch-arch " "Found design unit 1: licznikasynch-arch" {  } { { "licznikasynch.vhd" "" { Text "D:/Documents/Altera/freqcounter/licznikasynch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185389 ""} { "Info" "ISGN_ENTITY_NAME" "1 licznikasynch " "Found entity 1: licznikasynch" {  } { { "licznikasynch.vhd" "" { Text "D:/Documents/Altera/freqcounter/licznikasynch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymultipl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaymultipl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaymultipl-arch " "Found design unit 1: displaymultipl-arch" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185392 ""} { "Info" "ISGN_ENTITY_NAME" "1 displaymultipl " "Found entity 1: displaymultipl" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-RTL " "Found design unit 1: clock_divider-RTL" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185395 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_bcd-behaviour " "Found design unit 1: binary_bcd-behaviour" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/Altera/freqcounter/binary_bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185398 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/Altera/freqcounter/binary_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185401 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microswitch-arch " "Found design unit 1: microswitch-arch" {  } { { "microswitch.vhd" "" { Text "D:/Documents/Altera/freqcounter/microswitch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185405 ""} { "Info" "ISGN_ENTITY_NAME" "1 microswitch " "Found entity 1: microswitch" {  } { { "microswitch.vhd" "" { Text "D:/Documents/Altera/freqcounter/microswitch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185405 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1484080185408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch " "Found design unit 1: mux-arch" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185408 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sterbramki.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sterbramki.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sterbramki-arch " "Found design unit 1: sterbramki-arch" {  } { { "sterbramki.vhd" "" { Text "D:/Documents/Altera/freqcounter/sterbramki.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185411 ""} { "Info" "ISGN_ENTITY_NAME" "1 sterbramki " "Found entity 1: sterbramki" {  } { { "sterbramki.vhd" "" { Text "D:/Documents/Altera/freqcounter/sterbramki.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxvector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxvector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxvector-arch " "Found design unit 1: muxvector-arch" {  } { { "muxvector.vhd" "" { Text "D:/Documents/Altera/freqcounter/muxvector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185414 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxvector " "Found entity 1: muxvector" {  } { { "muxvector.vhd" "" { Text "D:/Documents/Altera/freqcounter/muxvector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weled-arch " "Found design unit 1: weled-arch" {  } { { "weled.vhd" "" { Text "D:/Documents/Altera/freqcounter/weled.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185418 ""} { "Info" "ISGN_ENTITY_NAME" "1 weled " "Found entity 1: weled" {  } { { "weled.vhd" "" { Text "D:/Documents/Altera/freqcounter/weled.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatepik.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gatepik.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gatepik-arch " "Found design unit 1: gatepik-arch" {  } { { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185421 ""} { "Info" "ISGN_ENTITY_NAME" "1 gatepik " "Found entity 1: gatepik" {  } { { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484080185421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484080185421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484080185455 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "buzz top.vhd(16) " "VHDL Signal Declaration warning at top.vhd(16): used explicit default value for signal \"buzz\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484080185457 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unitled0 top.vhd(19) " "VHDL Signal Declaration warning at top.vhd(19): used explicit default value for signal \"unitled0\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484080185457 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unitled1 top.vhd(19) " "VHDL Signal Declaration warning at top.vhd(19): used explicit default value for signal \"unitled1\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484080185457 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unitled2 top.vhd(19) " "VHDL Signal Declaration warning at top.vhd(19): used explicit default value for signal \"unitled2\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484080185457 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset top.vhd(94) " "Verilog HDL or VHDL warning at top.vhd(94): object \"reset\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484080185457 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetfast top.vhd(179) " "VHDL Process Statement warning at top.vhd(179): signal \"resetfast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185461 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wesel top.vhd(191) " "VHDL Process Statement warning at top.vhd(191): signal \"wesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185462 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wesel top.vhd(193) " "VHDL Process Statement warning at top.vhd(193): signal \"wesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185462 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0a top.vhd(198) " "VHDL Process Statement warning at top.vhd(198): signal \"sw0a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185462 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0a top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): signal \"sw0a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185462 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sw0a top.vhd(188) " "VHDL Process Statement warning at top.vhd(188): inferring latch(es) for signal or variable \"sw0a\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484080185462 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gatesel top.vhd(209) " "VHDL Process Statement warning at top.vhd(209): signal \"gatesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185462 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gatesel top.vhd(211) " "VHDL Process Statement warning at top.vhd(211): signal \"gatesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185462 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gatesel top.vhd(213) " "VHDL Process Statement warning at top.vhd(213): signal \"gatesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185462 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw1a top.vhd(218) " "VHDL Process Statement warning at top.vhd(218): signal \"sw1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185462 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw1a top.vhd(221) " "VHDL Process Statement warning at top.vhd(221): signal \"sw1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185463 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sw1a top.vhd(206) " "VHDL Process Statement warning at top.vhd(206): inferring latch(es) for signal or variable \"sw1a\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484080185463 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw1a\[0\] top.vhd(206) " "Inferred latch for \"sw1a\[0\]\" at top.vhd(206)" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484080185465 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw1a\[1\] top.vhd(206) " "Inferred latch for \"sw1a\[1\]\" at top.vhd(206)" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484080185465 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw0a top.vhd(188) " "Inferred latch for \"sw0a\" at top.vhd(188)" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484080185465 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider1\"" {  } { { "top.vhd" "clkdivider1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185482 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal clock_divider.vhd(31) " "VHDL Process Statement warning at clock_divider.vhd(31): signal \"temporal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185483 "|top|clock_divider:clkdivider1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider2 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider2\"" {  } { { "top.vhd" "clkdivider2" { Text "D:/Documents/Altera/freqcounter/top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185489 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal clock_divider.vhd(31) " "VHDL Process Statement warning at clock_divider.vhd(31): signal \"temporal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185490 "|top|clock_divider:clkdivider2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider3 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider3\"" {  } { { "top.vhd" "clkdivider3" { Text "D:/Documents/Altera/freqcounter/top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185497 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal clock_divider.vhd(31) " "VHDL Process Statement warning at clock_divider.vhd(31): signal \"temporal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185498 "|top|clock_divider:clkdivider3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider4 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider4\"" {  } { { "top.vhd" "clkdivider4" { Text "D:/Documents/Altera/freqcounter/top.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185507 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal clock_divider.vhd(31) " "VHDL Process Statement warning at clock_divider.vhd(31): signal \"temporal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185509 "|top|clock_divider:clkdivider4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider5 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider5\"" {  } { { "top.vhd" "clkdivider5" { Text "D:/Documents/Altera/freqcounter/top.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185511 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal clock_divider.vhd(31) " "VHDL Process Statement warning at clock_divider.vhd(31): signal \"temporal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185512 "|top|clock_divider:clkdivider5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microswitch microswitch:switch1 " "Elaborating entity \"microswitch\" for hierarchy \"microswitch:switch1\"" {  } { { "top.vhd" "switch1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185515 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset microswitch.vhd(15) " "VHDL Signal Declaration warning at microswitch.vhd(15): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "microswitch.vhd" "" { Text "D:/Documents/Altera/freqcounter/microswitch.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484080185517 "|top|microswitch:switch1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset microswitch.vhd(21) " "VHDL Process Statement warning at microswitch.vhd(21): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microswitch.vhd" "" { Text "D:/Documents/Altera/freqcounter/microswitch.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185517 "|top|microswitch:switch1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "licznikasynch licznikasynch:licznik1 " "Elaborating entity \"licznikasynch\" for hierarchy \"licznikasynch:licznik1\"" {  } { { "top.vhd" "licznik1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185519 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count licznikasynch.vhd(21) " "VHDL Process Statement warning at licznikasynch.vhd(21): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "licznikasynch.vhd" "" { Text "D:/Documents/Altera/freqcounter/licznikasynch.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185520 "|top|licznikasynch:licznik1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxvector muxvector:mux1 " "Elaborating entity \"muxvector\" for hierarchy \"muxvector:mux1\"" {  } { { "top.vhd" "mux1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux2 " "Elaborating entity \"mux\" for hierarchy \"mux:mux2\"" {  } { { "top.vhd" "mux2" { Text "D:/Documents/Altera/freqcounter/top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weled weled:ledbar1 " "Elaborating entity \"weled\" for hierarchy \"weled:ledbar1\"" {  } { { "top.vhd" "ledbar1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateled gateled:ledbar2 " "Elaborating entity \"gateled\" for hierarchy \"gateled:ledbar2\"" {  } { { "top.vhd" "ledbar2" { Text "D:/Documents/Altera/freqcounter/top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gatepik gatepik:ledbar3 " "Elaborating entity \"gatepik\" for hierarchy \"gatepik:ledbar3\"" {  } { { "top.vhd" "ledbar3" { Text "D:/Documents/Altera/freqcounter/top.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185533 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gateb gatepik.vhd(16) " "VHDL Process Statement warning at gatepik.vhd(16): signal \"gateb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185534 "|top|gatepik:ledbar3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gatea gatepik.vhd(26) " "VHDL Process Statement warning at gatepik.vhd(26): signal \"gatea\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185534 "|top|gatepik:ledbar3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart1 " "Elaborating entity \"uart\" for hierarchy \"uart:uart1\"" {  } { { "top.vhd" "uart1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datauartrx uart.vhd(172) " "VHDL Process Statement warning at uart.vhd(172): signal \"datauartrx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185539 "|top|uart:uart1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTxmt uart:uart1\|UARTxmt:uarttx1 " "Elaborating entity \"UARTxmt\" for hierarchy \"uart:uart1\|UARTxmt:uarttx1\"" {  } { { "uart.vhd" "uarttx1" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTRx uart:uart1\|UARTRx:uartrx1 " "Elaborating entity \"UARTRx\" for hierarchy \"uart:uart1\|UARTRx:uartrx1\"" {  } { { "uart.vhd" "uartrx1" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaymultipl displaymultipl:disp2 " "Elaborating entity \"displaymultipl\" for hierarchy \"displaymultipl:disp2\"" {  } { { "top.vhd" "disp2" { Text "D:/Documents/Altera/freqcounter/top.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185547 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit0 displaymultipl.vhd(47) " "VHDL Process Statement warning at displaymultipl.vhd(47): signal \"digit0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185548 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit1 displaymultipl.vhd(48) " "VHDL Process Statement warning at displaymultipl.vhd(48): signal \"digit1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185548 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit2 displaymultipl.vhd(49) " "VHDL Process Statement warning at displaymultipl.vhd(49): signal \"digit2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185548 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit3 displaymultipl.vhd(50) " "VHDL Process Statement warning at displaymultipl.vhd(50): signal \"digit3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185549 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit4 displaymultipl.vhd(51) " "VHDL Process Statement warning at displaymultipl.vhd(51): signal \"digit4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185549 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit5 displaymultipl.vhd(52) " "VHDL Process Statement warning at displaymultipl.vhd(52): signal \"digit5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185549 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit6 displaymultipl.vhd(53) " "VHDL Process Statement warning at displaymultipl.vhd(53): signal \"digit6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185549 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit7 displaymultipl.vhd(54) " "VHDL Process Statement warning at displaymultipl.vhd(54): signal \"digit7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484080185549 "|top|displaymultipl:disp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_bcd displaymultipl:disp2\|binary_bcd:bcd1 " "Elaborating entity \"binary_bcd\" for hierarchy \"displaymultipl:disp2\|binary_bcd:bcd1\"" {  } { { "displaymultipl.vhd" "bcd1" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment displaymultipl:disp2\|sevensegment:segment0 " "Elaborating entity \"sevensegment\" for hierarchy \"displaymultipl:disp2\|sevensegment:segment0\"" {  } { { "displaymultipl.vhd" "segment0" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484080185554 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:mux2\|wy " "Found clock multiplexer mux:mux2\|wy" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484080185772 "|top|mux:mux2|wy"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:mux2\|wy~synth " "Found clock multiplexer mux:mux2\|wy~synth" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484080185772 "|top|mux:mux2|wy"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1484080185772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sw0a " "Latch sw0a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:uart1\|conf " "Ports D and ENA on the latch are fed by the same signal uart:uart1\|conf" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1484080186406 ""}  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1484080186406 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sw1a\[1\] " "Latch sw1a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:uart1\|gatesel\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:uart1\|gatesel\[1\]" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1484080186407 ""}  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1484080186407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sw1a\[0\] " "Latch sw1a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:uart1\|confgate " "Ports D and ENA on the latch are fed by the same signal uart:uart1\|confgate" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1484080186407 ""}  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1484080186407 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UARTxmt.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTxmt.vhd" 18 -1 0 } } { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 16 -1 0 } } { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 37 -1 0 } } { "UARTRx.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTRx.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1484080186411 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1484080186411 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[0\] uart:uart1\|datauartrx1\[0\]~_emulated uart:uart1\|datauartrx1\[0\]~1 " "Register \"uart:uart1\|datauartrx1\[0\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[0\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[0\]~1\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484080186412 "|top|uart:uart1|datauartrx1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[7\] uart:uart1\|datauartrx1\[7\]~_emulated uart:uart1\|datauartrx1\[7\]~5 " "Register \"uart:uart1\|datauartrx1\[7\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[7\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[7\]~5\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484080186412 "|top|uart:uart1|datauartrx1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[6\] uart:uart1\|datauartrx1\[6\]~_emulated uart:uart1\|datauartrx1\[6\]~9 " "Register \"uart:uart1\|datauartrx1\[6\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[6\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[6\]~9\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484080186412 "|top|uart:uart1|datauartrx1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[5\] uart:uart1\|datauartrx1\[5\]~_emulated uart:uart1\|datauartrx1\[5\]~13 " "Register \"uart:uart1\|datauartrx1\[5\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[5\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[5\]~13\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484080186412 "|top|uart:uart1|datauartrx1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[4\] uart:uart1\|datauartrx1\[4\]~_emulated uart:uart1\|datauartrx1\[4\]~17 " "Register \"uart:uart1\|datauartrx1\[4\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[4\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[4\]~17\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484080186412 "|top|uart:uart1|datauartrx1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[3\] uart:uart1\|datauartrx1\[3\]~_emulated uart:uart1\|datauartrx1\[3\]~21 " "Register \"uart:uart1\|datauartrx1\[3\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[3\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[3\]~21\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484080186412 "|top|uart:uart1|datauartrx1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[2\] uart:uart1\|datauartrx1\[2\]~_emulated uart:uart1\|datauartrx1\[2\]~25 " "Register \"uart:uart1\|datauartrx1\[2\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[2\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[2\]~25\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484080186412 "|top|uart:uart1|datauartrx1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[1\] uart:uart1\|datauartrx1\[1\]~_emulated uart:uart1\|datauartrx1\[1\]~29 " "Register \"uart:uart1\|datauartrx1\[1\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[1\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[1\]~29\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484080186412 "|top|uart:uart1|datauartrx1[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1484080186412 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzz VCC " "Pin \"buzz\" is stuck at VCC" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484080186627 "|top|buzz"} { "Warning" "WMLS_MLS_STUCK_PIN" "unitled0 VCC " "Pin \"unitled0\" is stuck at VCC" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484080186627 "|top|unitled0"} { "Warning" "WMLS_MLS_STUCK_PIN" "unitled1 VCC " "Pin \"unitled1\" is stuck at VCC" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484080186627 "|top|unitled1"} { "Warning" "WMLS_MLS_STUCK_PIN" "unitled2 VCC " "Pin \"unitled2\" is stuck at VCC" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484080186627 "|top|unitled2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484080186627 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gatepik:ledbar3\|gateb Low " "Register gatepik:ledbar3\|gateb will power up to Low" {  } { { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 11 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484080186632 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart:uart1\|UARTxmt:uarttx1\|count\[0\] High " "Register uart:uart1\|UARTxmt:uarttx1\|count\[0\] will power up to High" {  } { { "UARTxmt.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTxmt.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484080186632 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart:uart1\|UARTxmt:uarttx1\|count\[3\] High " "Register uart:uart1\|UARTxmt:uarttx1\|count\[3\] will power up to High" {  } { { "UARTxmt.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTxmt.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484080186632 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart:uart1\|rxdready1 High " "Register uart:uart1\|rxdready1 will power up to High" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484080186632 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1484080186632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1484080186779 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484080187458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484080187627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484080187627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "658 " "Implemented 658 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484080187729 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484080187729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "626 " "Implemented 626 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484080187729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484080187729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484080187764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:29:47 2017 " "Processing ended: Tue Jan 10 21:29:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484080187764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484080187764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484080187764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484080187764 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484080189036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484080189037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:29:48 2017 " "Processing started: Tue Jan 10 21:29:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484080189037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1484080189037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off freqcounter -c freqcounter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off freqcounter -c freqcounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1484080189037 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1484080189180 ""}
{ "Info" "0" "" "Project  = freqcounter" {  } {  } 0 0 "Project  = freqcounter" 0 0 "Fitter" 0 0 1484080189181 ""}
{ "Info" "0" "" "Revision = freqcounter" {  } {  } 0 0 "Revision = freqcounter" 0 0 "Fitter" 0 0 1484080189181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1484080189264 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "freqcounter EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"freqcounter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1484080189275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484080189323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1484080189323 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1484080189421 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1484080189436 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484080189689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484080189689 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1484080189689 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1484080189689 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484080189692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 1255 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484080189692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 1257 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484080189692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 1259 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484080189692 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 1261 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1484080189692 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1484080189692 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1484080189694 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1484080190281 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "freqcounter.sdc " "Synopsys Design Constraints File file not found: 'freqcounter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1484080190282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1484080190283 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1484080190291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1484080190292 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1484080190293 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""}  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 1243 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484080190337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "we2~input (placed in PIN 30 (DIFFIO_L8p, DQS1L/CQ1L#,DPCLK1)) " "Automatically promoted node we2~input (placed in PIN 30 (DIFFIO_L8p, DQS1L/CQ1L#,DPCLK1))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""}  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { we2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 1247 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484080190337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clkdivider3\|temporal  " "Automatically promoted node clock_divider:clkdivider3\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clkdivider3\|temporal~1 " "Destination node clock_divider:clkdivider3\|temporal~1" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider3|temporal~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484080190337 ""}  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider3|temporal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484080190337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux:mux2\|wy  " "Automatically promoted node mux:mux2\|wy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""}  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:mux2|wy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484080190337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clkdivider2\|temporal  " "Automatically promoted node clock_divider:clkdivider2\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|conf " "Destination node uart:uart1\|conf" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|conf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|gatesel\[1\] " "Destination node uart:uart1\|gatesel\[1\]" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|gatesel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|confgate " "Destination node uart:uart1\|confgate" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|confgate } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|gatesel\[0\] " "Destination node uart:uart1\|gatesel\[0\]" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 58 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|gatesel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clkdivider2\|temporal~0 " "Destination node clock_divider:clkdivider2\|temporal~0" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider2|temporal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 711 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190337 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484080190337 ""}  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider2|temporal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484080190337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clkdivider1\|temporal  " "Automatically promoted node clock_divider:clkdivider1\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484080190338 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clkdivider1\|temporal~0 " "Destination node clock_divider:clkdivider1\|temporal~0" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider1|temporal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 1143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190338 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484080190338 ""}  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider1|temporal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484080190338 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clkdivider4\|temporal  " "Automatically promoted node clock_divider:clkdivider4\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clkdivider4\|temporal~0 " "Destination node clock_divider:clkdivider4\|temporal~0" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider4|temporal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:mux2\|wy " "Destination node mux:mux2\|wy" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:mux2|wy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484080190339 ""}  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider4|temporal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484080190339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:uart1\|UARTRx:uartrx1\|Dready  " "Automatically promoted node uart:uart1\|UARTRx:uartrx1\|Dready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|datauartrx1\[4\]~18 " "Destination node uart:uart1\|datauartrx1\[4\]~18" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|datauartrx1[4]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|datauartrx1\[5\]~14 " "Destination node uart:uart1\|datauartrx1\[5\]~14" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|datauartrx1[5]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|datauartrx1\[7\]~6 " "Destination node uart:uart1\|datauartrx1\[7\]~6" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|datauartrx1[7]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|datauartrx1\[6\]~10 " "Destination node uart:uart1\|datauartrx1\[6\]~10" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|datauartrx1[6]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|datauartrx1\[3\]~22 " "Destination node uart:uart1\|datauartrx1\[3\]~22" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|datauartrx1[3]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|datauartrx1\[2\]~26 " "Destination node uart:uart1\|datauartrx1\[2\]~26" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|datauartrx1[2]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|datauartrx1\[1\]~30 " "Destination node uart:uart1\|datauartrx1\[1\]~30" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|datauartrx1[1]~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:uart1\|datauartrx1\[0\]~2 " "Destination node uart:uart1\|datauartrx1\[0\]~2" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|datauartrx1[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190339 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484080190339 ""}  } { { "UARTRx.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTRx.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:uart1|UARTRx:uartrx1|Dready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484080190339 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clkdivider5\|temporal  " "Automatically promoted node clock_divider:clkdivider5\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1484080190340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clkdivider6\|temporal " "Destination node clock_divider:clkdivider6\|temporal" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider6|temporal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:mux2\|wy~1 " "Destination node mux:mux2\|wy~1" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 6 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:mux2|wy~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190340 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clkdivider5\|temporal~0 " "Destination node clock_divider:clkdivider5\|temporal~0" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider5|temporal~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 924 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1484080190340 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1484080190340 ""}  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divider:clkdivider5|temporal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1484080190340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1484080190688 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484080190690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1484080190690 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484080190692 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1484080190694 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1484080190695 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1484080190695 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1484080190697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1484080191106 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1484080191108 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1484080191108 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484080191136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1484080191885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484080192152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1484080192163 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1484080193282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484080193282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1484080193691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1484080194912 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1484080194912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484080197213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1484080197215 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1484080197215 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.37 " "Total time spent on timing analysis during the Fitter is 1.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1484080197238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484080197299 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484080197574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1484080197646 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1484080197964 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1484080198446 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 Cyclone IV E " "6 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1484080198772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw0 3.3-V LVTTL 90 " "Pin sw0 uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sw0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw0" } } } } { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1484080198772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw1 3.3-V LVTTL 91 " "Pin sw1 uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sw1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw1" } } } } { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sw1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1484080198772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "we1 3.3-V LVTTL 28 " "Pin we1 uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { we1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "we1" } } } } { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { we1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1484080198772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "we2 3.3-V LVTTL 30 " "Pin we2 uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { we2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "we2" } } } } { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { we2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1484080198772 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rxd 3.3-V LVTTL 52 " "Pin rxd uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rxd } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rxd" } } } } { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/Altera/freqcounter/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1484080198772 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1484080198772 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Altera/freqcounter/output_files/freqcounter.fit.smsg " "Generated suppressed messages file D:/Documents/Altera/freqcounter/output_files/freqcounter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1484080198890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "841 " "Peak virtual memory: 841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484080199491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:29:59 2017 " "Processing ended: Tue Jan 10 21:29:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484080199491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484080199491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484080199491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1484080199491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1484080200463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484080200463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:30:00 2017 " "Processing started: Tue Jan 10 21:30:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484080200463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1484080200463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off freqcounter -c freqcounter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off freqcounter -c freqcounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1484080200463 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1484080201183 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1484080201201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484080201530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:30:01 2017 " "Processing ended: Tue Jan 10 21:30:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484080201530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484080201530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484080201530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1484080201530 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1484080202151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1484080202845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484080202846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:30:02 2017 " "Processing started: Tue Jan 10 21:30:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484080202846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484080202846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta freqcounter -c freqcounter " "Command: quartus_sta freqcounter -c freqcounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484080202846 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1484080203003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1484080203209 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484080203260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1484080203260 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1484080203453 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "freqcounter.sdc " "Synopsys Design Constraints File file not found: 'freqcounter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1484080203525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1484080203525 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clkdivider4\|temporal clock_divider:clkdivider4\|temporal " "create_clock -period 1.000 -name clock_divider:clkdivider4\|temporal clock_divider:clkdivider4\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clkdivider2\|temporal clock_divider:clkdivider2\|temporal " "create_clock -period 1.000 -name clock_divider:clkdivider2\|temporal clock_divider:clkdivider2\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart:uart1\|UARTRx:uartrx1\|Dready uart:uart1\|UARTRx:uartrx1\|Dready " "create_clock -period 1.000 -name uart:uart1\|UARTRx:uartrx1\|Dready uart:uart1\|UARTRx:uartrx1\|Dready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clkdivider1\|temporal clock_divider:clkdivider1\|temporal " "create_clock -period 1.000 -name clock_divider:clkdivider1\|temporal clock_divider:clkdivider1\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name microswitch:switch2\|wy microswitch:switch2\|wy " "create_clock -period 1.000 -name microswitch:switch2\|wy microswitch:switch2\|wy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name microswitch:switch1\|wy microswitch:switch1\|wy " "create_clock -period 1.000 -name microswitch:switch1\|wy microswitch:switch1\|wy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clkdivider5\|temporal clock_divider:clkdivider5\|temporal " "create_clock -period 1.000 -name clock_divider:clkdivider5\|temporal clock_divider:clkdivider5\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name we1 we1 " "create_clock -period 1.000 -name we1 we1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name we2 we2 " "create_clock -period 1.000 -name we2 we2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clkdivider3\|temporal clock_divider:clkdivider3\|temporal " "create_clock -period 1.000 -name clock_divider:clkdivider3\|temporal clock_divider:clkdivider3\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203528 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1484080203628 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203632 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1484080203633 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1484080203642 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1484080203729 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484080203729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.515 " "Worst-case setup slack is -8.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.515      -305.410 clock_divider:clkdivider3\|temporal  " "   -8.515      -305.410 clock_divider:clkdivider3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.033      -128.066 clock_divider:clkdivider2\|temporal  " "   -5.033      -128.066 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.615       -78.112 we2  " "   -3.615       -78.112 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.615       -73.084 we1  " "   -3.615       -73.084 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.569       -98.878 clk  " "   -3.569       -98.878 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.376        -3.376 microswitch:switch1\|wy  " "   -3.376        -3.376 microswitch:switch1\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.248        -6.310 microswitch:switch2\|wy  " "   -3.248        -6.310 microswitch:switch2\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461       -50.120 clock_divider:clkdivider5\|temporal  " "   -2.461       -50.120 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.270       -30.238 clock_divider:clkdivider1\|temporal  " "   -2.270       -30.238 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123        -8.191 uart:uart1\|UARTRx:uartrx1\|Dready  " "   -2.123        -8.191 uart:uart1\|UARTRx:uartrx1\|Dready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.776       -86.361 clock_divider:clkdivider4\|temporal  " "   -1.776       -86.361 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080203731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.386 " "Worst-case hold slack is -0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386        -0.386 clock_divider:clkdivider2\|temporal  " "   -0.386        -0.386 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270        -0.540 clock_divider:clkdivider4\|temporal  " "   -0.270        -0.540 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158        -0.630 uart:uart1\|UARTRx:uartrx1\|Dready  " "   -0.158        -0.630 uart:uart1\|UARTRx:uartrx1\|Dready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151        -0.226 clk  " "   -0.151        -0.226 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036        -0.066 clock_divider:clkdivider5\|temporal  " "   -0.036        -0.066 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 clock_divider:clkdivider3\|temporal  " "    0.217         0.000 clock_divider:clkdivider3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 clock_divider:clkdivider1\|temporal  " "    0.454         0.000 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 we2  " "    0.465         0.000 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497         0.000 we1  " "    0.497         0.000 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767         0.000 microswitch:switch1\|wy  " "    0.767         0.000 microswitch:switch1\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.419         0.000 microswitch:switch2\|wy  " "    1.419         0.000 microswitch:switch2\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080203748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.822 " "Worst-case recovery slack is -3.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.822      -119.947 we2  " "   -3.822      -119.947 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.843       -84.016 we1  " "   -2.843       -84.016 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.024        -4.850 clock_divider:clkdivider4\|temporal  " "   -2.024        -4.850 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.006       -27.986 clock_divider:clkdivider1\|temporal  " "   -2.006       -27.986 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.263       -11.089 clock_divider:clkdivider2\|temporal  " "   -1.263       -11.089 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.772        -1.440 clock_divider:clkdivider5\|temporal  " "   -0.772        -1.440 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080203755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.218 " "Worst-case removal slack is -0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218        -0.218 clock_divider:clkdivider5\|temporal  " "   -0.218        -0.218 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107        -0.841 clock_divider:clkdivider2\|temporal  " "   -0.107        -0.841 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367         0.000 clock_divider:clkdivider4\|temporal  " "    0.367         0.000 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.092         0.000 clock_divider:clkdivider1\|temporal  " "    2.092         0.000 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.116         0.000 we1  " "    2.116         0.000 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.437         0.000 we2  " "    3.437         0.000 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080203760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -66.941 clk  " "   -3.000       -66.941 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -50.584 we1  " "   -3.000       -50.584 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -50.584 we2  " "   -3.000       -50.584 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -188.849 clock_divider:clkdivider3\|temporal  " "   -1.487      -188.849 clock_divider:clkdivider3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -115.986 clock_divider:clkdivider4\|temporal  " "   -1.487      -115.986 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -105.577 clock_divider:clkdivider5\|temporal  " "   -1.487      -105.577 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -83.272 clock_divider:clkdivider2\|temporal  " "   -1.487       -83.272 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -25.279 clock_divider:clkdivider1\|temporal  " "   -1.487       -25.279 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374         0.000 uart:uart1\|UARTRx:uartrx1\|Dready  " "    0.374         0.000 uart:uart1\|UARTRx:uartrx1\|Dready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 microswitch:switch1\|wy  " "    0.422         0.000 microswitch:switch1\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462         0.000 microswitch:switch2\|wy  " "    0.462         0.000 microswitch:switch2\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080203763 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1484080204254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1484080204281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1484080204668 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204797 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1484080204826 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484080204826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.839 " "Worst-case setup slack is -7.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.839      -274.555 clock_divider:clkdivider3\|temporal  " "   -7.839      -274.555 clock_divider:clkdivider3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.520      -114.800 clock_divider:clkdivider2\|temporal  " "   -4.520      -114.800 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.344       -87.551 clk  " "   -3.344       -87.551 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.160       -68.379 we2  " "   -3.160       -68.379 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.145       -63.028 we1  " "   -3.145       -63.028 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.105        -3.105 microswitch:switch1\|wy  " "   -3.105        -3.105 microswitch:switch1\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.016        -5.864 microswitch:switch2\|wy  " "   -3.016        -5.864 microswitch:switch2\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.160       -49.233 clock_divider:clkdivider5\|temporal  " "   -2.160       -49.233 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.109       -27.497 clock_divider:clkdivider1\|temporal  " "   -2.109       -27.497 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.055        -7.962 uart:uart1\|UARTRx:uartrx1\|Dready  " "   -2.055        -7.962 uart:uart1\|UARTRx:uartrx1\|Dready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.795       -85.308 clock_divider:clkdivider4\|temporal  " "   -1.795       -85.308 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080204839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.340 " "Worst-case hold slack is -0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340        -0.340 clock_divider:clkdivider2\|temporal  " "   -0.340        -0.340 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164        -0.245 clock_divider:clkdivider4\|temporal  " "   -0.164        -0.245 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131        -0.140 clk  " "   -0.131        -0.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053        -0.207 uart:uart1\|UARTRx:uartrx1\|Dready  " "   -0.053        -0.207 uart:uart1\|UARTRx:uartrx1\|Dready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004        -0.004 clock_divider:clkdivider5\|temporal  " "   -0.004        -0.004 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 clock_divider:clkdivider3\|temporal  " "    0.172         0.000 clock_divider:clkdivider3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 clock_divider:clkdivider1\|temporal  " "    0.403         0.000 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416         0.000 we2  " "    0.416         0.000 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 we1  " "    0.445         0.000 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708         0.000 microswitch:switch1\|wy  " "    0.708         0.000 microswitch:switch1\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.308         0.000 microswitch:switch2\|wy  " "    1.308         0.000 microswitch:switch2\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080204862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.480 " "Worst-case recovery slack is -3.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.480      -109.224 we2  " "   -3.480      -109.224 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.470       -71.520 we1  " "   -2.470       -71.520 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835       -25.493 clock_divider:clkdivider1\|temporal  " "   -1.835       -25.493 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.709        -4.185 clock_divider:clkdivider4\|temporal  " "   -1.709        -4.185 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122        -8.926 clock_divider:clkdivider2\|temporal  " "   -1.122        -8.926 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716        -1.223 clock_divider:clkdivider5\|temporal  " "   -0.716        -1.223 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080204875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.167 " "Worst-case removal slack is -0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167        -0.167 clock_divider:clkdivider5\|temporal  " "   -0.167        -0.167 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108        -0.875 clock_divider:clkdivider2\|temporal  " "   -0.108        -0.875 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 clock_divider:clkdivider4\|temporal  " "    0.323         0.000 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.800         0.000 we1  " "    1.800         0.000 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.928         0.000 clock_divider:clkdivider1\|temporal  " "    1.928         0.000 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.090         0.000 we2  " "    3.090         0.000 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080204886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -66.941 clk  " "   -3.000       -66.941 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -50.584 we1  " "   -3.000       -50.584 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -50.584 we2  " "   -3.000       -50.584 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -188.849 clock_divider:clkdivider3\|temporal  " "   -1.487      -188.849 clock_divider:clkdivider3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -115.986 clock_divider:clkdivider4\|temporal  " "   -1.487      -115.986 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -105.577 clock_divider:clkdivider5\|temporal  " "   -1.487      -105.577 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -83.272 clock_divider:clkdivider2\|temporal  " "   -1.487       -83.272 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -25.279 clock_divider:clkdivider1\|temporal  " "   -1.487       -25.279 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270         0.000 uart:uart1\|UARTRx:uartrx1\|Dready  " "    0.270         0.000 uart:uart1\|UARTRx:uartrx1\|Dready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333         0.000 microswitch:switch1\|wy  " "    0.333         0.000 microswitch:switch1\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439         0.000 microswitch:switch2\|wy  " "    0.439         0.000 microswitch:switch2\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080204896 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1484080205820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1484080206040 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1484080206040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.488 " "Worst-case setup slack is -3.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.488       -67.421 clock_divider:clkdivider3\|temporal  " "   -3.488       -67.421 clock_divider:clkdivider3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.045       -38.309 clock_divider:clkdivider2\|temporal  " "   -2.045       -38.309 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170        -1.170 microswitch:switch1\|wy  " "   -1.170        -1.170 microswitch:switch1\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.080        -2.081 microswitch:switch2\|wy  " "   -1.080        -2.081 microswitch:switch2\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.079       -17.060 we2  " "   -1.079       -17.060 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.079       -15.073 we1  " "   -1.079       -15.073 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003       -19.742 clk  " "   -1.003       -19.742 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540        -0.875 uart:uart1\|UARTRx:uartrx1\|Dready  " "   -0.540        -0.875 uart:uart1\|UARTRx:uartrx1\|Dready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524        -4.326 clock_divider:clkdivider5\|temporal  " "   -0.524        -4.326 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449       -13.666 clock_divider:clkdivider4\|temporal  " "   -0.449       -13.666 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.414        -4.101 clock_divider:clkdivider1\|temporal  " "   -0.414        -4.101 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080206055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.318 " "Worst-case hold slack is -0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318        -0.432 clock_divider:clkdivider2\|temporal  " "   -0.318        -0.432 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217        -0.577 clock_divider:clkdivider4\|temporal  " "   -0.217        -0.577 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167        -0.364 clk  " "   -0.167        -0.364 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021         0.000 clock_divider:clkdivider3\|temporal  " "    0.021         0.000 clock_divider:clkdivider3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080         0.000 uart:uart1\|UARTRx:uartrx1\|Dready  " "    0.080         0.000 uart:uart1\|UARTRx:uartrx1\|Dready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092         0.000 clock_divider:clkdivider5\|temporal  " "    0.092         0.000 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 clock_divider:clkdivider1\|temporal  " "    0.187         0.000 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 we2  " "    0.193         0.000 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208         0.000 we1  " "    0.208         0.000 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 microswitch:switch1\|wy  " "    0.323         0.000 microswitch:switch1\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600         0.000 microswitch:switch2\|wy  " "    0.600         0.000 microswitch:switch2\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080206080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.579 " "Worst-case recovery slack is -1.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.579       -48.177 we2  " "   -1.579       -48.177 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234       -36.208 we1  " "   -1.234       -36.208 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378        -0.664 clock_divider:clkdivider4\|temporal  " "   -0.378        -0.664 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335        -4.199 clock_divider:clkdivider1\|temporal  " "   -0.335        -4.199 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.082 clock_divider:clkdivider5\|temporal  " "   -0.082        -0.082 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037        -0.111 clock_divider:clkdivider2\|temporal  " "   -0.037        -0.111 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080206099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.147 " "Worst-case removal slack is -0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147        -0.147 clock_divider:clkdivider5\|temporal  " "   -0.147        -0.147 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066        -0.530 clock_divider:clkdivider2\|temporal  " "   -0.066        -0.530 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167         0.000 clock_divider:clkdivider4\|temporal  " "    0.167         0.000 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866         0.000 clock_divider:clkdivider1\|temporal  " "    0.866         0.000 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439         0.000 we1  " "    1.439         0.000 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.883         0.000 we2  " "    1.883         0.000 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080206118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -58.958 clk  " "   -3.000       -58.958 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -50.956 we1  " "   -3.000       -50.956 we1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -45.195 we2  " "   -3.000       -45.195 we2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -127.000 clock_divider:clkdivider3\|temporal  " "   -1.000      -127.000 clock_divider:clkdivider3\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -78.000 clock_divider:clkdivider4\|temporal  " "   -1.000       -78.000 clock_divider:clkdivider4\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -71.000 clock_divider:clkdivider5\|temporal  " "   -1.000       -71.000 clock_divider:clkdivider5\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -56.000 clock_divider:clkdivider2\|temporal  " "   -1.000       -56.000 clock_divider:clkdivider2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 clock_divider:clkdivider1\|temporal  " "   -1.000       -17.000 clock_divider:clkdivider1\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 uart:uart1\|UARTRx:uartrx1\|Dready  " "    0.356         0.000 uart:uart1\|UARTRx:uartrx1\|Dready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406         0.000 microswitch:switch1\|wy  " "    0.406         0.000 microswitch:switch1\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475         0.000 microswitch:switch2\|wy  " "    0.475         0.000 microswitch:switch2\|wy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1484080206137 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484080207841 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1484080207841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484080208128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:30:08 2017 " "Processing ended: Tue Jan 10 21:30:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484080208128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484080208128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484080208128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484080208128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484080209310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484080209310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:30:09 2017 " "Processing started: Tue Jan 10 21:30:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484080209310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484080209310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off freqcounter -c freqcounter " "Command: quartus_eda --read_settings_files=off --write_settings_files=off freqcounter -c freqcounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484080209310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "freqcounter_8_1200mv_85c_slow.vho D:/Documents/Altera/freqcounter/simulation/modelsim/ simulation " "Generated file freqcounter_8_1200mv_85c_slow.vho in folder \"D:/Documents/Altera/freqcounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484080209959 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "freqcounter_8_1200mv_0c_slow.vho D:/Documents/Altera/freqcounter/simulation/modelsim/ simulation " "Generated file freqcounter_8_1200mv_0c_slow.vho in folder \"D:/Documents/Altera/freqcounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484080210073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "freqcounter_min_1200mv_0c_fast.vho D:/Documents/Altera/freqcounter/simulation/modelsim/ simulation " "Generated file freqcounter_min_1200mv_0c_fast.vho in folder \"D:/Documents/Altera/freqcounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484080210189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "freqcounter.vho D:/Documents/Altera/freqcounter/simulation/modelsim/ simulation " "Generated file freqcounter.vho in folder \"D:/Documents/Altera/freqcounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484080210305 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "freqcounter_8_1200mv_85c_vhd_slow.sdo D:/Documents/Altera/freqcounter/simulation/modelsim/ simulation " "Generated file freqcounter_8_1200mv_85c_vhd_slow.sdo in folder \"D:/Documents/Altera/freqcounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484080210398 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "freqcounter_8_1200mv_0c_vhd_slow.sdo D:/Documents/Altera/freqcounter/simulation/modelsim/ simulation " "Generated file freqcounter_8_1200mv_0c_vhd_slow.sdo in folder \"D:/Documents/Altera/freqcounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484080210495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "freqcounter_min_1200mv_0c_vhd_fast.sdo D:/Documents/Altera/freqcounter/simulation/modelsim/ simulation " "Generated file freqcounter_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Documents/Altera/freqcounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484080210591 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "freqcounter_vhd.sdo D:/Documents/Altera/freqcounter/simulation/modelsim/ simulation " "Generated file freqcounter_vhd.sdo in folder \"D:/Documents/Altera/freqcounter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1484080210698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484080210791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:30:10 2017 " "Processing ended: Tue Jan 10 21:30:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484080210791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484080210791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484080210791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484080210791 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus II Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484080211469 ""}
